Chip Vendor ID (l)
    21.314664: p    0: a 0x60: wr reg 0x00 (A) : 
    21.314892: p    1: a 0x61: rd              : 0x01 
Slave Addr XVYCC
    21.316102: p    2: a 0x60: wr reg 0x15 (A) : 0x64 0xd0 0xe6 0xce 0xee 
<Unknown>
    21.317314: p    3: a 0x60: wr reg 0x14 (A) : 0x70 
Chip Device ID (l)
    21.317965: p    4: a 0x60: wr reg 0x02 (A) : 
    21.318183: p    5: a 0x61: rd              : 0x33 0x92 
Interrupt Unmask 6
    21.321278: p    6: a 0x60: wr reg 0x7e (A) : 0x04 
Interrupt Status 5
    21.321927: p    7: a 0x60: wr reg 0x7b (A) : 0x10 
Interrupt Unmask 5
    21.322565: p    8: a 0x60: wr reg 0x7d (A) : 0x10 
<Unknown>
    21.323207: p    9: a 0x60: wr reg 0xb8 (A) : 
    21.323424: p   16: a 0x61: rd              : 0x00 
<Unknown>
    21.323966: p   17: a 0x60: wr reg 0xb8 (A) : 0x01 
<Unknown>
    21.324851: p   18: a 0x60: wr reg 0xb7 (A) : 
    21.325069: p   19: a 0x61: rd              : 0x00 
Interrupt Info Frame Control
    21.325872: p   20: a 0x60: wr reg 0x7a (A) : 
    21.326090: p   21: a 0x61: rd              : 0x00 
Interrupt Info Frame Control
    21.326636: p   22: a 0x60: wr reg 0x7a (A) : 0x40 
Port Switch
    21.327293: p   23: a 0x60: wr reg 0x09 (A) : 0x00 
TMDS Termination Control
    21.327932: p   24: a 0x60: wr reg 0x82 (A) : 0xff 
RX_AUDP_STAT
    21.328830: p   25: a 0x68: wr reg 0x34 (A) : 
    21.329048: p   32: a 0x69: rd              : 0x00 
<Unknown>
    21.329649: p   33: a 0x60: wr reg 0xb8 (A) : 
    21.329867: p   34: a 0x61: rd              : 0x01 
<Unknown>
    21.330412: p   35: a 0x60: wr reg 0xb7 (A) : 
    21.330630: p   36: a 0x61: rd              : 0x00 
Interrupt Info Frame Control
    21.331196: p   37: a 0x60: wr reg 0x7a (A) : 
    21.331414: p   38: a 0x61: rd              : 0x40 
Interrupt Info Frame Control
    21.331974: p   39: a 0x60: wr reg 0x7a (A) : 
    21.332192: p   40: a 0x61: rd              : 0x40 
Interrupt Info Frame Control
    21.332960: p   41: a 0x60: wr reg 0x7a (A) : 0x41 
RX_AUDP_MUTE
    21.333610: p   48: a 0x68: wr reg 0x37 (A) : 
    21.333828: p   49: a 0x69: rd              : 0x00 
RX_AUDP_MUTE
    21.334372: p   50: a 0x68: wr reg 0x37 (A) : 0x02 
RX_AUDIO_CTRL
    21.335013: p   51: a 0x68: wr reg 0x29 (A) : 0x14 
RX_I2S_CTRL2
    21.335659: p   52: a 0x68: wr reg 0x27 (A) : 
    21.335877: p   53: a 0x69: rd              : 0x01 
SW Reset 2
    21.336547: p   54: a 0x60: wr reg 0x07 (A) : 
    21.336801: p   55: a 0x61: rd              : 0x00 
SW Reset 2
    21.337353: p   56: a 0x60: wr reg 0x07 (A) : 0x08 
System Ctrl 1
    21.337988: p   57: a 0x60: wr reg 0x08 (A) : 
    21.338206: p   64: a 0x61: rd              : 0x04 
System Ctrl 1
    21.338752: p   65: a 0x60: wr reg 0x08 (A) : 0x04 
Port Switch
    21.339395: p   66: a 0x60: wr reg 0x09 (A) : 
    21.339612: p   67: a 0x61: rd              : 0x00 
Port Switch
    21.340154: p   68: a 0x60: wr reg 0x09 (A) : 0x00 
<Unknown>
    21.340985: p   69: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
<Unknown>
    21.341722: p   70: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
System Status
    21.361517: p   71: a 0x60: wr reg 0x06 (A) : 
    21.361735: p   72: a 0x61: rd              : 0x30 
RX_AUDP_STAT
    21.374780: p   73: a 0x68: wr reg 0x34 (A) : 
    21.374999: p   80: a 0x69: rd              : 0x00 
<Unknown>
    21.397067: p   81: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    21.397710: p   82: a 0x60: wr reg 0x7a (A) : 
    21.397928: p   83: a 0x61: rd              : 0x41 
Interrupt Info Frame Control
    21.398474: p   84: a 0x60: wr reg 0x7a (A) : 0x49 
Interrupt Status 3
    21.399117: p   85: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    21.399767: p   86: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    21.400604: p   87: a 0x60: wr reg 0x94 (A) : 
    21.400824: p   88: a 0x61: rd              : 0x00 
<Unknown>
    21.401394: p   89: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    21.402034: p   96: a 0x60: wr reg 0x73 (A) : 0x02 
Interrupt Unmask 3
    21.402697: p   97: a 0x60: wr reg 0x77 (A) : 0x02 
RX_AUDP_STAT
    21.403350: p   98: a 0x68: wr reg 0x34 (A) : 
    21.403568: p   99: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.422199: p  100: a 0x68: wr reg 0x34 (A) : 
    21.422483: p  101: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.450522: p  102: a 0x68: wr reg 0x34 (A) : 
    21.450739: p  103: a 0x69: rd              : 0x00 
SW Reset
    21.465046: p  104: a 0x60: wr reg 0x05 (A) : 
    21.465264: p  105: a 0x61: rd              : 0x00 
SW Reset
    21.465812: p  112: a 0x60: wr reg 0x05 (A) : 0x10 
<Unknown>
    21.466457: p  113: a 0x68: wr reg 0x18 (A) : 0x54 
<Unknown>
    21.467099: p  114: a 0x68: wr reg 0x13 (A) : 0x0f 0x20 0x00 0x00 
System Ctrl 1
    21.468049: p  115: a 0x60: wr reg 0x08 (A) : 0x04 
* RX_HDMI_CRIT1
    21.468906: p  116: a 0x68: wr reg 0x35 (A) : 0x06 
* RX_HDMI_CRIT2
    21.469548: p  117: a 0x68: wr reg 0x38 (A) : 0x0c 
Interrupt Control
    21.470190: p  118: a 0x60: wr reg 0x79 (A) : 0x06 
RX_AUDP_MUTE
    21.470832: p  119: a 0x68: wr reg 0x37 (A) : 0x03 
<Unknown>
    21.471475: p  120: a 0x60: wr reg 0x57 (A) : 
    21.471693: p  121: a 0x61: rd              : 0x03 
<Unknown>
    21.472238: p  128: a 0x60: wr reg 0x57 (A) : 0x02 
Auto Exception Control
    21.473052: p  129: a 0x60: wr reg 0xb5 (A) : 0x00 
<Unknown>
    21.473692: p  130: a 0x60: wr reg 0xbc (A) : 0x02 
AEC Exception Enable 3
    21.474333: p  131: a 0x60: wr reg 0xbb (A) : 0x01 
<Unknown>
    21.474978: p  132: a 0xee: wr reg 0xfa (A) : 0x0f 
<Unknown>
    21.475621: p  133: a 0xee: wr reg 0xfc (A) : 0x0a 
<Unknown>
    21.476261: p  134: a 0x60: wr reg 0x0e (A) : 0x40 
TMDS Termination Control 2
    21.477044: p  135: a 0x60: wr reg 0x83 (A) : 0x60 
<Unknown>
    21.477687: p  136: a 0x64: wr reg 0x87 (A) : 0x43 
<Unknown>
    21.478330: p  137: a 0x64: wr reg 0x81 (A) : 0x18 
DRIVE_CNTL
    21.479872: p  144: a 0xee: wr reg 0xe9 (A) : 0x32 
* RX_ECC_CTRL
    21.481541: p  145: a 0x64: wr reg 0xbb (A) : 0x04 
<Unknown>
    21.482798: p  146: a 0x64: wr reg 0x92 (A) : 0x8a 0xaa 0x1a 0x2a 
<Unknown>
    21.484520: p  147: a 0x64: wr reg 0xb5 (A) : 0x40 
<Unknown>
    21.485176: p  148: a 0x64: wr reg 0x89 (A) : 0x00 
<Unknown>
    21.485819: p  149: a 0xee: wr reg 0xe5 (A) : 0x02 
<Unknown>
    21.486462: p  150: a 0x68: wr reg 0xff (A) : 0x04 
<Unknown>
    21.487150: p  151: a 0x60: wr reg 0xb8 (A) : 
    21.487368: p  152: a 0x61: rd              : 0x01 
<Unknown>
    21.487914: p  153: a 0x60: wr reg 0xb7 (A) : 
    21.488132: p  256: a 0x61: rd              : 0x00 
Interrupt Info Frame Control
    21.488918: p  257: a 0x60: wr reg 0x7a (A) : 
    21.489135: p  258: a 0x61: rd              : 0x49 
Interrupt Unmask 1
    21.489722: p  259: a 0x60: wr reg 0x75 (A) : 0x02 0x98 0x4f 0x40 
Interrupt Unmask 5
    21.490675: p  260: a 0x60: wr reg 0x7d (A) : 0x59 0x97 
Interrupt Unmask 7
    21.491422: p  261: a 0x60: wr reg 0x92 (A) : 0x00 0xc0 
Interrupt Info Frame Control
    21.492171: p  262: a 0x60: wr reg 0x7a (A) : 0x2f 
INFM_CLR
    21.492965: p  263: a 0x60: wr reg 0x94 (A) : 0x40 
RX_AUDIO_SWAP
    21.493620: p  264: a 0x68: wr reg 0x2e (A) : 
    21.493838: p  265: a 0x69: rd              : 0x02 
RX_I2S_CTRL1
    21.494385: p  272: a 0x68: wr reg 0x26 (A) : 0x40 
ACR Configuration 1
    21.495027: p  273: a 0x60: wr reg 0x88 (A) : 0x88 
ACR Configuration 2
    21.495667: p  274: a 0x60: wr reg 0x89 (A) : 0x16 
RX_AUDIO_CTRL
    21.496310: p  275: a 0x68: wr reg 0x29 (A) : 0x04 
AEC Exception Enable 1
    21.497081: p  276: a 0x60: wr reg 0xb6 (A) : 0xc1 0x07 0x01 
RX_AUDP_MUTE
    21.497937: p  277: a 0x68: wr reg 0x37 (A) : 
    21.498155: p  278: a 0x69: rd              : 0x73 
RX_AUDIO_CTRL
    21.498703: p  279: a 0x68: wr reg 0x29 (A) : 0x14 
Interrupt Unmask 5
    21.499352: p  280: a 0x60: wr reg 0x7d (A) : 0x19 
RX_I2S_CTRL2
    21.499994: p  281: a 0x68: wr reg 0x27 (A) : 
    21.500212: p  288: a 0x69: rd              : 0x01 
Interrupt Info Frame Control
    21.501005: p  289: a 0x60: wr reg 0x7a (A) : 
    21.501223: p  290: a 0x61: rd              : 0x2f 
Interrupt Status 3
    21.501772: p  291: a 0x60: wr reg 0x73 (A) : 0x04 
TMDS Analog Control 2
    21.502459: p  292: a 0x60: wr reg 0x81 (A) : 0x00 
Deep Color Status
    21.503106: p  293: a 0x60: wr reg 0x61 (A) : 
    21.503324: p  294: a 0x61: rd              : 0x00 
<Unknown>
    21.503892: p  295: a 0x60: wr reg 0xc5 (A) : 0x40 0x0b 
Video Channel PCLK Count Base
    21.504849: p  296: a 0x60: wr reg 0x69 (A) : 0xff 
System SW Reset 2
    21.505494: p  297: a 0x60: wr reg 0x0b (A) : 
    21.505712: p  304: a 0x61: rd              : 0x00 
System SW Reset 2
    21.506259: p  305: a 0x60: wr reg 0x0b (A) : 0x40 
SW Reset 2
    21.506905: p  306: a 0x60: wr reg 0x07 (A) : 
    21.507123: p  307: a 0x61: rd              : 0x08 
SW Reset 2
    21.507670: p  308: a 0x60: wr reg 0x07 (A) : 0x0a 
SW Reset 2
    21.508317: p  309: a 0x60: wr reg 0x07 (A) : 0x0a 
SW Reset 2
    21.509087: p  310: a 0x60: wr reg 0x07 (A) : 0x08 
SW Reset 2
    21.509732: p  311: a 0x60: wr reg 0x07 (A) : 0x08 
<Unknown>
    21.510381: p  312: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
<Unknown>
    21.511129: p  313: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
<Unknown>
    21.511882: p  320: a 0x60: wr reg 0x2e (A) : 0x80 
Interrupt Unmask 1
    21.512767: p  321: a 0x60: wr reg 0x75 (A) : 0x01 
Interrupt Status 1
    21.513410: p  322: a 0x60: wr reg 0x71 (A) : 0x03 
RX_AUDP_MUTE
    21.514059: p  323: a 0x68: wr reg 0x37 (A) : 
    21.514277: p  324: a 0x69: rd              : 0x73 
RX_AUDP_STAT
    21.525108: p  325: a 0x68: wr reg 0x34 (A) : 
    21.525326: p  326: a 0x69: rd              : 0x00 
Deep Color Status
    21.530601: p  327: a 0x60: wr reg 0x61 (A) : 
    21.530890: p  328: a 0x61: rd              : 0x00 
System Status
    21.569094: p  329: a 0x60: wr reg 0x06 (A) : 
    21.569312: p  336: a 0x61: rd              : 0x20 
<Unknown>
    21.571421: p  337: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    21.572064: p  338: a 0x60: wr reg 0x7a (A) : 
    21.572282: p  339: a 0x61: rd              : 0x2f 
Interrupt Status 3
    21.572974: p  340: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    21.573622: p  341: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    21.574264: p  342: a 0x60: wr reg 0x94 (A) : 
    21.574481: p  343: a 0x61: rd              : 0x40 
<Unknown>
    21.575049: p  344: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    21.575690: p  345: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    21.576555: p  352: a 0x68: wr reg 0x34 (A) : 
    21.576774: p  353: a 0x69: rd              : 0x00 
Hot plug Control
    21.580838: p  354: a 0x60: wr reg 0x10 (A) : 0x00 
<Unknown>
    21.581559: p  355: a 0x60: wr reg 0xb8 (A) : 
    21.581777: p  356: a 0x61: rd              : 0x01 
<Unknown>
    21.582325: p  357: a 0x60: wr reg 0xb7 (A) : 
    21.582542: p  358: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    21.583112: p  359: a 0x60: wr reg 0x7a (A) : 
    21.583330: p  360: a 0x61: rd              : 0x2f 
Interrupt Info Frame Control
    21.583876: p  361: a 0x60: wr reg 0x7a (A) : 0x6f 
Port Switch
    21.584773: p  368: a 0x60: wr reg 0x09 (A) : 0x00 
TMDS Termination Control
    21.585416: p  369: a 0x60: wr reg 0x82 (A) : 0xff 
RX_AUDP_STAT
    21.586067: p  370: a 0x68: wr reg 0x34 (A) : 
    21.586285: p  371: a 0x69: rd              : 0x00 
<Unknown>
    21.586885: p  372: a 0x60: wr reg 0xb8 (A) : 
    21.587102: p  373: a 0x61: rd              : 0x01 
<Unknown>
    21.587650: p  374: a 0x60: wr reg 0xb7 (A) : 
    21.587868: p  375: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    21.588682: p  376: a 0x60: wr reg 0x7a (A) : 
    21.588900: p  377: a 0x61: rd              : 0x6f 
Interrupt Info Frame Control
    21.589465: p  384: a 0x60: wr reg 0x7a (A) : 
    21.589683: p  385: a 0x61: rd              : 0x6f 
RX_AUDP_MUTE
    21.590235: p  386: a 0x68: wr reg 0x37 (A) : 
    21.590453: p  387: a 0x69: rd              : 0x73 
SW Reset 2
    21.591007: p  388: a 0x60: wr reg 0x07 (A) : 
    21.591225: p  389: a 0x61: rd              : 0x08 
System Ctrl 1
    21.591769: p  390: a 0x60: wr reg 0x08 (A) : 
    21.591987: p  391: a 0x61: rd              : 0x04 
System Ctrl 1
    21.592768: p  392: a 0x60: wr reg 0x08 (A) : 0x04 
<Unknown>
    21.593432: p  393: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
<Unknown>
    21.594171: p  400: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
Deep Color Status
    21.605079: p  401: a 0x60: wr reg 0x61 (A) : 
    21.605296: p  402: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.607258: p  403: a 0x68: wr reg 0x34 (A) : 
    21.607476: p  404: a 0x69: rd              : 0x00 
<Unknown>
    21.633059: p  405: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    21.633702: p  406: a 0x60: wr reg 0x7a (A) : 
    21.633919: p  407: a 0x61: rd              : 0x6f 
Interrupt Status 3
    21.634467: p  408: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    21.635116: p  409: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    21.635755: p  512: a 0x60: wr reg 0x94 (A) : 
    21.635973: p  513: a 0x61: rd              : 0x40 
<Unknown>
    21.636778: p  514: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    21.637419: p  515: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    21.638086: p  516: a 0x68: wr reg 0x34 (A) : 
    21.638304: p  517: a 0x69: rd              : 0x00 
Deep Color Status
    21.658447: p  518: a 0x60: wr reg 0x61 (A) : 
    21.658665: p  519: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.659790: p  520: a 0x68: wr reg 0x34 (A) : 
    21.660008: p  521: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.682463: p  528: a 0x68: wr reg 0x34 (A) : 
    21.682681: p  529: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.709056: p  530: a 0x68: wr reg 0x34 (A) : 
    21.709273: p  531: a 0x69: rd              : 0x00 
Deep Color Status
    21.717583: p  532: a 0x60: wr reg 0x61 (A) : 
    21.717801: p  533: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.733102: p  534: a 0x68: wr reg 0x34 (A) : 
    21.733320: p  535: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.761066: p  536: a 0x68: wr reg 0x34 (A) : 
    21.761284: p  537: a 0x69: rd              : 0x00 
System Status
    21.771466: p  544: a 0x60: wr reg 0x06 (A) : 
    21.771684: p  545: a 0x61: rd              : 0x20 
Deep Color Status
    21.772512: p  546: a 0x60: wr reg 0x61 (A) : 
    21.772731: p  547: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.789053: p  548: a 0x68: wr reg 0x34 (A) : 
    21.789271: p  549: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.814457: p  550: a 0x68: wr reg 0x34 (A) : 
    21.814675: p  551: a 0x69: rd              : 0x00 
Deep Color Status
    21.830540: p  552: a 0x60: wr reg 0x61 (A) : 
    21.830758: p  553: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.841051: p  560: a 0x68: wr reg 0x34 (A) : 
    21.841269: p  561: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.873068: p  562: a 0x68: wr reg 0x34 (A) : 
    21.873286: p  563: a 0x69: rd              : 0x00 
Deep Color Status
    21.885083: p  564: a 0x60: wr reg 0x61 (A) : 
    21.885301: p  565: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.901046: p  566: a 0x68: wr reg 0x34 (A) : 
    21.901264: p  567: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    21.931328: p  568: a 0x68: wr reg 0x34 (A) : 
    21.931546: p  569: a 0x69: rd              : 0x00 
Deep Color Status
    21.941613: p  576: a 0x60: wr reg 0x61 (A) : 
    21.941831: p  577: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    21.953041: p  578: a 0x68: wr reg 0x34 (A) : 
    21.953259: p  579: a 0x69: rd              : 0x00 
System Status
    21.981095: p  580: a 0x60: wr reg 0x06 (A) : 
    21.981313: p  581: a 0x61: rd              : 0x20 
RX_AUDP_STAT
    21.981953: p  582: a 0x68: wr reg 0x34 (A) : 
    21.982171: p  583: a 0x69: rd              : 0x00 
Deep Color Status
    21.994491: p  584: a 0x60: wr reg 0x61 (A) : 
    21.994709: p  585: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.009041: p  592: a 0x68: wr reg 0x34 (A) : 
    22.009259: p  593: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.038484: p  594: a 0x68: wr reg 0x34 (A) : 
    22.038702: p  595: a 0x69: rd              : 0x00 
Deep Color Status
    22.054471: p  596: a 0x60: wr reg 0x61 (A) : 
    22.054689: p  597: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.065038: p  598: a 0x68: wr reg 0x34 (A) : 
    22.065256: p  599: a 0x69: rd              : 0x00 
EN_EDID
    22.152504: p  600: a 0xee: wr reg 0x01 (A) : 0x00 
HDP_HW_CTRL
    22.153206: p  601: a 0xee: wr reg 0x13 (A) : 0xff 
EDID_FIFO_SEL
    22.153859: p  608: a 0xee: wr reg 0x04 (A) : 0x01 
EDID_FIFO_ADDR
    22.154510: p  609: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    22.155179: p  610: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EDID_FIFO_SEL
    22.169317: p  611: a 0xee: wr reg 0x04 (A) : 0x02 
EDID_FIFO_ADDR
    22.169966: p  612: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    22.170635: p  613: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EDID_FIFO_SEL
    22.184769: p  614: a 0xee: wr reg 0x04 (A) : 0x04 
EDID_FIFO_ADDR
    22.185420: p  615: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    22.186087: p  616: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EDID_FIFO_SEL
    22.200035: p  617: a 0xee: wr reg 0x04 (A) : 0x08 
EDID_FIFO_ADDR
    22.200902: p  624: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    22.201569: p  625: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EN_EDID
    22.215529: p  626: a 0xee: wr reg 0x01 (A) : 0x0f 
EN_EDID
    22.216496: p  627: a 0xee: wr reg 0x01 (A) : 0x00 
HDP_HW_CTRL
    22.217153: p  628: a 0xee: wr reg 0x13 (A) : 0xff 
EDID_FIFO_SEL
    22.218073: p  629: a 0xee: wr reg 0x04 (A) : 0x01 
EDID_FIFO_ADDR
    22.218720: p  630: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    22.219393: p  631: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x11 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x63 
EDID_FIFO_SEL
    22.233508: p  632: a 0xee: wr reg 0x04 (A) : 0x02 
EDID_FIFO_ADDR
    22.234156: p  633: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    22.234829: p  640: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x12 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x62 
EDID_FIFO_SEL
    22.248929: p  641: a 0xee: wr reg 0x04 (A) : 0x04 
EDID_FIFO_ADDR
    22.249578: p  642: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    22.250249: p  643: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x13 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x61 
EDID_FIFO_SEL
    22.264236: p  644: a 0xee: wr reg 0x04 (A) : 0x08 
EDID_FIFO_ADDR
    22.265020: p  645: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    22.265689: p  646: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x14 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x60 
EN_EDID
    22.279629: p  647: a 0xee: wr reg 0x01 (A) : 0x0f 
Video Mode 2
    22.280502: p  648: a 0x60: wr reg 0x49 (A) : 
    22.280722: p  649: a 0x61: rd              : 0x00 
Video Mode 2
    22.281280: p  656: a 0x60: wr reg 0x49 (A) : 0x80 
<Unknown>
    22.281934: p  657: a 0x60: wr reg 0x2e (A) : 0xc0 
Interrupt Status 1
    22.282585: p  658: a 0x60: wr reg 0x71 (A) : 0x03 
Interrupt Unmask 1
    22.283230: p  659: a 0x60: wr reg 0x75 (A) : 0x03 
<Unknown>
    22.284895: p  660: a 0x60: wr reg 0x2e (A) : 0xc0 
Port Switch
    22.285553: p  661: a 0x60: wr reg 0x09 (A) : 0x10 
Port Switch 2
    22.286199: p  662: a 0x60: wr reg 0x0a (A) : 0x08 
TMDS Termination Control
    22.286843: p  663: a 0x60: wr reg 0x82 (A) : 0xfc 
Hot plug Control
    22.287496: p  664: a 0x60: wr reg 0x10 (A) : 0x55 
System Status
    22.301060: p  665: a 0x60: wr reg 0x06 (A) : 
    22.301278: p  768: a 0x61: rd              : 0x20 
RX_AUDP_STAT
    22.301924: p  769: a 0x68: wr reg 0x34 (A) : 
    22.302142: p  770: a 0x69: rd              : 0x00 
Deep Color Status
    22.310323: p  771: a 0x60: wr reg 0x61 (A) : 
    22.310541: p  772: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.333556: p  773: a 0x68: wr reg 0x34 (A) : 
    22.333774: p  774: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.362147: p  775: a 0x68: wr reg 0x34 (A) : 
    22.362434: p  776: a 0x69: rd              : 0x00 
Deep Color Status
    22.373544: p  777: a 0x60: wr reg 0x61 (A) : 
    22.373762: p  784: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.389022: p  785: a 0x68: wr reg 0x34 (A) : 
    22.389240: p  786: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.413065: p  787: a 0x68: wr reg 0x34 (A) : 
    22.413283: p  788: a 0x69: rd              : 0x00 
Deep Color Status
    22.426527: p  789: a 0x60: wr reg 0x61 (A) : 
    22.426745: p  790: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.437023: p  791: a 0x68: wr reg 0x34 (A) : 
    22.437241: p  792: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.470998: p  793: a 0x68: wr reg 0x34 (A) : 
    22.471286: p  800: a 0x69: rd              : 0x00 
Deep Color Status
    22.481009: p  801: a 0x60: wr reg 0x61 (A) : 
    22.481227: p  802: a 0x61: rd              : 0x00 
System Status
    22.509048: p  803: a 0x60: wr reg 0x06 (A) : 
    22.509266: p  804: a 0x61: rd              : 0x20 
RX_AUDP_STAT
    22.511374: p  805: a 0x68: wr reg 0x34 (A) : 
    22.511592: p  806: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.541024: p  807: a 0x68: wr reg 0x34 (A) : 
    22.541242: p  808: a 0x69: rd              : 0x00 
Deep Color Status
    22.550461: p  809: a 0x60: wr reg 0x61 (A) : 
    22.550679: p  816: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.578090: p  817: a 0x68: wr reg 0x34 (A) : 
    22.578377: p  818: a 0x69: rd              : 0x00 
Deep Color Status
    22.601004: p  819: a 0x60: wr reg 0x61 (A) : 
    22.601222: p  820: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.602358: p  821: a 0x68: wr reg 0x34 (A) : 
    22.602576: p  822: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.633989: p  823: a 0x68: wr reg 0x34 (A) : 
    22.634278: p  824: a 0x69: rd              : 0x00 
Deep Color Status
    22.657001: p  825: a 0x60: wr reg 0x61 (A) : 
    22.657219: p  832: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.659177: p  833: a 0x68: wr reg 0x34 (A) : 
    22.659395: p  834: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.685011: p  835: a 0x68: wr reg 0x34 (A) : 
    22.685229: p  836: a 0x69: rd              : 0x00 
System Status
    22.713036: p  837: a 0x60: wr reg 0x06 (A) : 
    22.713254: p  838: a 0x61: rd              : 0x20 
Deep Color Status
    22.713887: p  839: a 0x60: wr reg 0x61 (A) : 
    22.714105: p  840: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.716061: p  841: a 0x68: wr reg 0x34 (A) : 
    22.716439: p  848: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.741010: p  849: a 0x68: wr reg 0x34 (A) : 
    22.741228: p  850: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.765051: p  851: a 0x68: wr reg 0x34 (A) : 
    22.765269: p  852: a 0x69: rd              : 0x00 
Deep Color Status
    22.774441: p  853: a 0x60: wr reg 0x61 (A) : 
    22.774659: p  854: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.785003: p  855: a 0x68: wr reg 0x34 (A) : 
    22.785221: p  856: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.817068: p  857: a 0x68: wr reg 0x34 (A) : 
    22.817285: p  864: a 0x69: rd              : 0x00 
Deep Color Status
    22.824994: p  865: a 0x60: wr reg 0x61 (A) : 
    22.825212: p  866: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.853171: p  867: a 0x68: wr reg 0x34 (A) : 
    22.853453: p  868: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    22.873046: p  869: a 0x68: wr reg 0x34 (A) : 
    22.873264: p  870: a 0x69: rd              : 0x00 
RX_AUDP_MUTE
    22.883011: p  871: a 0x68: wr reg 0x37 (A) : 
    22.883229: p  872: a 0x69: rd              : 0x73 
<Unknown>
    22.883879: p  873: a 0x60: wr reg 0xb8 (A) : 
    22.884097: p  880: a 0x61: rd              : 0x01 
<Unknown>
    22.884857: p  881: a 0x60: wr reg 0xb7 (A) : 
    22.885075: p  882: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    22.886985: p  883: a 0x60: wr reg 0x7a (A) : 
    22.887203: p  884: a 0x61: rd              : 0x6f 
Port Switch
    22.887766: p  885: a 0x60: wr reg 0x09 (A) : 0x00 
TMDS Termination Control
    22.888653: p  886: a 0x60: wr reg 0x82 (A) : 0xff 
<Unknown>
    22.890120: p  887: a 0x60: wr reg 0x2e (A) : 0xc0 
RX_AUDP_STAT
    22.890767: p  888: a 0x68: wr reg 0x34 (A) : 
    22.890984: p  889: a 0x69: rd              : 0x00 
<Unknown>
    22.891600: p  896: a 0x60: wr reg 0xb8 (A) : 
    22.891818: p  897: a 0x61: rd              : 0x01 
<Unknown>
    22.892604: p  898: a 0x60: wr reg 0xb7 (A) : 
    22.892822: p  899: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    22.894740: p  900: a 0x60: wr reg 0x7a (A) : 
    22.894958: p  901: a 0x61: rd              : 0x6f 
Interrupt Info Frame Control
    22.895522: p  902: a 0x60: wr reg 0x7a (A) : 
    22.895740: p  903: a 0x61: rd              : 0x6f 
RX_AUDP_MUTE
    22.896487: p  904: a 0x68: wr reg 0x37 (A) : 
    22.896707: p  905: a 0x69: rd              : 0x73 
SW Reset 2
    22.897267: p  912: a 0x60: wr reg 0x07 (A) : 
    22.897485: p  913: a 0x61: rd              : 0x08 
System Ctrl 1
    22.898027: p  914: a 0x60: wr reg 0x08 (A) : 
    22.898245: p  915: a 0x61: rd              : 0x04 
System Ctrl 1
    22.898791: p  916: a 0x60: wr reg 0x08 (A) : 0x04 
Deep Color Status
    22.904489: p  917: a 0x60: wr reg 0x61 (A) : 
    22.904709: p  918: a 0x61: rd              : 0x00 
System Status
    22.926632: p  919: a 0x60: wr reg 0x06 (A) : 
    22.926849: p  920: a 0x61: rd              : 0x20 
RX_AUDP_STAT
    22.927491: p  921: a 0x68: wr reg 0x34 (A) : 
    22.927709: p 1024: a 0x69: rd              : 0x00 
<Unknown>
    22.948985: p 1025: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    22.949627: p 1026: a 0x60: wr reg 0x7a (A) : 
    22.949845: p 1027: a 0x61: rd              : 0x6f 
Interrupt Status 3
    22.950391: p 1028: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    22.951038: p 1029: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    22.951678: p 1030: a 0x60: wr reg 0x94 (A) : 
    22.951896: p 1031: a 0x61: rd              : 0x40 
<Unknown>
    22.954028: p 1032: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    22.954671: p 1033: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    22.963659: p 1040: a 0x68: wr reg 0x34 (A) : 
    22.963877: p 1041: a 0x69: rd              : 0x00 
Deep Color Status
    22.977207: p 1042: a 0x60: wr reg 0x61 (A) : 
    22.977494: p 1043: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    22.978586: p 1044: a 0x68: wr reg 0x34 (A) : 
    22.978804: p 1045: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.006346: p 1046: a 0x68: wr reg 0x34 (A) : 
    23.006564: p 1047: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.029035: p 1048: a 0x68: wr reg 0x34 (A) : 
    23.029253: p 1049: a 0x69: rd              : 0x00 
Deep Color Status
    23.042486: p 1056: a 0x60: wr reg 0x61 (A) : 
    23.042704: p 1057: a 0x61: rd              : 0x00 
Port Switch
    23.043264: p 1058: a 0x60: wr reg 0x09 (A) : 0x80 
Port Switch 2
    23.043903: p 1059: a 0x60: wr reg 0x0a (A) : 0x0b 
TMDS Termination Control
    23.044781: p 1060: a 0x60: wr reg 0x82 (A) : 0x3f 
RX_AUDP_STAT
    23.052990: p 1061: a 0x68: wr reg 0x34 (A) : 
    23.053208: p 1062: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.079241: p 1063: a 0x68: wr reg 0x34 (A) : 
    23.079459: p 1064: a 0x69: rd              : 0x00 
Deep Color Status
    23.093000: p 1065: a 0x60: wr reg 0x61 (A) : 
    23.093218: p 1072: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.104989: p 1073: a 0x68: wr reg 0x34 (A) : 
    23.105207: p 1074: a 0x69: rd              : 0x00 
System Status
    23.133014: p 1075: a 0x60: wr reg 0x06 (A) : 
    23.133232: p 1076: a 0x61: rd              : 0x3b 
System Ctrl 1
    23.133773: p 1077: a 0x60: wr reg 0x08 (A) : 
    23.133991: p 1078: a 0x61: rd              : 0x04 
System Ctrl 1
    23.134537: p 1079: a 0x60: wr reg 0x08 (A) : 0x05 
SW Reset 2
    23.135184: p 1080: a 0x60: wr reg 0x07 (A) : 
    23.135402: p 1081: a 0x61: rd              : 0x08 
SW Reset 2
    23.135945: p 1088: a 0x60: wr reg 0x07 (A) : 0x88 
SW Reset 2
    23.136802: p 1089: a 0x60: wr reg 0x07 (A) : 
    23.137020: p 1090: a 0x61: rd              : 0x88 
SW Reset 2
    23.137568: p 1091: a 0x60: wr reg 0x07 (A) : 0x08 
RX_AUDP_MUTE
    23.138215: p 1092: a 0x68: wr reg 0x37 (A) : 
    23.138433: p 1093: a 0x69: rd              : 0x73 
Interrupt Status 2
    23.139022: p 1094: a 0x60: wr reg 0x72 (A) : 0x08 
Interrupt Status 5
    23.139665: p 1095: a 0x60: wr reg 0x7b (A) : 0x18 
<Unknown>
    23.141330: p 1096: a 0x60: wr reg 0x2e (A) : 0xc0 
<Unknown>
    23.142089: p 1097: a 0x60: wr reg 0xb8 (A) : 
    23.142307: p 1104: a 0x61: rd              : 0x01 
<Unknown>
    23.142857: p 1105: a 0x60: wr reg 0xb7 (A) : 
    23.143075: p 1106: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    23.145186: p 1107: a 0x60: wr reg 0x7a (A) : 
    23.145404: p 1108: a 0x61: rd              : 0x6f 
SW Reset 2
    23.145970: p 1109: a 0x60: wr reg 0x07 (A) : 
    23.146188: p 1110: a 0x61: rd              : 0x08 
SW Reset 2
    23.146733: p 1111: a 0x60: wr reg 0x07 (A) : 0x00 
Interrupt Status
    23.147462: p 1112: a 0x60: wr reg 0x70 (A) : 
    23.147680: p 1113: a 0x61: rd              : 0x07 
Interrupt Status 1
    23.148231: p 1120: a 0x60: wr reg 0x71 (A) : 
    23.148568: p 1121: a 0x61: rd              : 0x38 0x51 0x00 0x00 
Interrupt Status 5
    23.149432: p 1122: a 0x60: wr reg 0x7b (A) : 
    23.149650: p 1123: a 0x61: rd              : 0x95 0x01 
Interrupt Status 7
    23.150302: p 1124: a 0x60: wr reg 0x90 (A) : 
    23.150520: p 1125: a 0x61: rd              : 0x6b 0x00 
Interrupt Status 1
    23.151174: p 1126: a 0x60: wr reg 0x71 (A) : 0x00 0x10 0x00 0x00 
Interrupt Status 5
    23.152126: p 1127: a 0x60: wr reg 0x7b (A) : 0x11 0x01 
Interrupt Status 7
    23.153071: p 1128: a 0x60: wr reg 0x90 (A) : 0x00 0x00 
* RX_CH_STATUS1
    23.153837: p 1129: a 0x68: wr reg 0x2a (A) : 
    23.154055: p 1136: a 0x69: rd              : 0x00 0x00 0x00 
* RX_CH_STATUS4
    23.154809: p 1137: a 0x68: wr reg 0x30 (A) : 
    23.155026: p 1138: a 0x69: rd              : 0x01 0x0b 
<Unknown>
    23.155675: p 1139: a 0x68: wr reg 0x17 (A) : 
    23.155893: p 1140: a 0x69: rd              : 0x11 
RX_AUDP_STAT
    23.156689: p 1141: a 0x68: wr reg 0x34 (A) : 
    23.156907: p 1142: a 0x69: rd              : 0x00 
Interrupt Status
    23.191999: p 1143: a 0x60: wr reg 0x70 (A) : 
    23.192217: p 1144: a 0x61: rd              : 0x05 
Interrupt Status 1
    23.192906: p 1145: a 0x60: wr reg 0x71 (A) : 
    23.193124: p 1152: a 0x61: rd              : 0x38 0x41 0x00 0x00 
Interrupt Status 5
    23.193981: p 1153: a 0x60: wr reg 0x7b (A) : 
    23.194199: p 1154: a 0x61: rd              : 0x94 0x00 
Interrupt Status 7
    23.194848: p 1155: a 0x60: wr reg 0x90 (A) : 
    23.195065: p 1156: a 0x61: rd              : 0x6b 0x00 
Interrupt Status 1
    23.195716: p 1157: a 0x60: wr reg 0x71 (A) : 0x00 0x00 0x00 0x00 
Interrupt Status 5
    23.196886: p 1158: a 0x60: wr reg 0x7b (A) : 0x10 0x00 
Interrupt Status 7
    23.197627: p 1159: a 0x60: wr reg 0x90 (A) : 0x00 0x00 
RX_AUDP_STAT
    23.198417: p 1160: a 0x68: wr reg 0x34 (A) : 
    23.198635: p 1161: a 0x69: rd              : 0x00 
Interrupt Status
    23.204071: p 1168: a 0x60: wr reg 0x70 (A) : 
    23.204445: p 1169: a 0x61: rd              : 0x00 
<Unknown>
    23.388972: p 1170: a 0x64: wr reg 0x88 (A) : 
    23.389190: p 1171: a 0x65: rd              : 0x01 
Interrupt Status
    23.389816: p 1172: a 0x60: wr reg 0x70 (A) : 
    23.390033: p 1173: a 0x61: rd              : 0x00 
Deep Color Status
    23.390585: p 1174: a 0x60: wr reg 0x61 (A) : 
    23.390803: p 1175: a 0x61: rd              : 0x00 
System Status
    23.582030: p 1176: a 0x60: wr reg 0x06 (A) : 
    23.582248: p 1177: a 0x61: rd              : 0x3b 
Interrupt Status
    23.582928: p 1280: a 0x60: wr reg 0x70 (A) : 
    23.583146: p 1281: a 0x61: rd              : 0x00 
<Unknown>
    23.583709: p 1282: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    23.584606: p 1283: a 0x60: wr reg 0x7a (A) : 
    23.584824: p 1284: a 0x61: rd              : 0x6f 
Interrupt Status 3
    23.585376: p 1285: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    23.586025: p 1286: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    23.586665: p 1287: a 0x60: wr reg 0x94 (A) : 
    23.586883: p 1288: a 0x61: rd              : 0x40 
<Unknown>
    23.588967: p 1289: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    23.589607: p 1296: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    23.599984: p 1297: a 0x68: wr reg 0x34 (A) : 
    23.600396: p 1298: a 0x69: rd              : 0x00 
Interrupt Status
    23.617931: p 1299: a 0x60: wr reg 0x70 (A) : 
    23.618149: p 1300: a 0x61: rd              : 0x00 
Deep Color Status
    23.620067: p 1301: a 0x60: wr reg 0x61 (A) : 
    23.620399: p 1302: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.621485: p 1303: a 0x68: wr reg 0x34 (A) : 
    23.621702: p 1304: a 0x69: rd              : 0x00 
System Status
    23.636988: p 1305: a 0x60: wr reg 0x06 (A) : 
    23.637206: p 1312: a 0x61: rd              : 0x3b 
System Ctrl 1
    23.637763: p 1313: a 0x60: wr reg 0x08 (A) : 
    23.637981: p 1314: a 0x61: rd              : 0x05 
<Unknown>
    23.638525: p 1315: a 0x60: wr reg 0x55 (A) : 
    23.638743: p 1316: a 0x61: rd              : 0x03 
Video Input H Resolution (l)
    23.639288: p 1317: a 0x60: wr reg 0x3a (A) : 
    23.639506: p 1318: a 0x61: rd              : 0x98 0x08 0x65 0x04 
XCLK to PCLK Update
    23.640615: p 1319: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.641258: p 1320: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.641898: p 1321: a 0x60: wr reg 0x6e (A) : 
    23.642117: p 1328: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    23.642769: p 1329: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.643412: p 1330: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.644055: p 1331: a 0x60: wr reg 0x6e (A) : 
    23.644392: p 1332: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    23.645049: p 1333: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.645695: p 1334: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.646333: p 1335: a 0x60: wr reg 0x6e (A) : 
    23.646551: p 1336: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    23.647202: p 1337: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.647845: p 1344: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.648725: p 1345: a 0x60: wr reg 0x6e (A) : 
    23.648943: p 1346: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    23.649592: p 1347: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.650236: p 1348: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.650877: p 1349: a 0x60: wr reg 0x6e (A) : 
    23.651096: p 1350: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    23.651748: p 1351: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.652651: p 1352: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.653292: p 1353: a 0x60: wr reg 0x6e (A) : 
    23.653509: p 1360: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    23.654160: p 1361: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.654801: p 1362: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.655444: p 1363: a 0x60: wr reg 0x6e (A) : 
    23.655662: p 1364: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    23.656433: p 1365: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    23.657117: p 1366: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    23.657758: p 1367: a 0x60: wr reg 0x6e (A) : 
    23.657976: p 1368: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    23.658627: p 1369: a 0x60: wr reg 0x6a (A) : 0x01 
Pixel Clock Timing (l)
    23.659365: p 1376: a 0x60: wr reg 0x6e (A) : 
    23.659584: p 1377: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    23.660430: p 1378: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.661081: p 1379: a 0x60: wr reg 0x6e (A) : 
    23.661299: p 1380: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    23.661949: p 1381: a 0x60: wr reg 0x6e (A) : 
    23.662167: p 1382: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.662818: p 1383: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.663547: p 1384: a 0x60: wr reg 0x70 (A) : 
    23.663765: p 1385: a 0x61: rd              : 0x00 
Interrupt Status
    23.689006: p 1392: a 0x60: wr reg 0x70 (A) : 
    23.689224: p 1393: a 0x61: rd              : 0x00 
Deep Color Status
    23.689779: p 1394: a 0x60: wr reg 0x61 (A) : 
    23.689997: p 1395: a 0x61: rd              : 0x00 
<Unknown>
    23.697264: p 1396: a 0x60: wr reg 0x4b (A) : 0x10 0x10 0x10 
Video Mode 2
    23.698149: p 1397: a 0x60: wr reg 0x49 (A) : 
    23.698367: p 1398: a 0x61: rd              : 0x80 
Video Control
    23.698925: p 1399: a 0x60: wr reg 0x48 (A) : 0x05 0x80 0x20 
System Ctrl 1
    23.699780: p 1400: a 0x60: wr reg 0x08 (A) : 
    23.699997: p 1401: a 0x61: rd              : 0x05 
System Ctrl 1
    23.700764: p 1408: a 0x60: wr reg 0x08 (A) : 0x05 
RX_AUDP_MUTE
    23.701446: p 1409: a 0x68: wr reg 0x37 (A) : 
    23.701664: p 1410: a 0x69: rd              : 0x73 
RX_AUDP_MUTE
    23.702218: p 1411: a 0x68: wr reg 0x37 (A) : 0x72 
Pixel Clock Timing (l)
    23.702890: p 1412: a 0x60: wr reg 0x6e (A) : 
    23.703108: p 1413: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    23.703764: p 1414: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.704662: p 1415: a 0x60: wr reg 0x6e (A) : 
    23.704880: p 1416: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.705533: p 1417: a 0x60: wr reg 0x6e (A) : 
    23.705751: p 1424: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.706405: p 1425: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    23.707150: p 1426: a 0x68: wr reg 0x34 (A) : 
    23.707368: p 1427: a 0x69: rd              : 0x00 
Interrupt Status
    23.709454: p 1428: a 0x60: wr reg 0x70 (A) : 
    23.709671: p 1429: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.740982: p 1430: a 0x68: wr reg 0x34 (A) : 
    23.741200: p 1431: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.741752: p 1432: a 0x60: wr reg 0x6e (A) : 
    23.741969: p 1433: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.742622: p 1536: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.743269: p 1537: a 0x60: wr reg 0x6e (A) : 
    23.743487: p 1538: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    23.744138: p 1539: a 0x60: wr reg 0x6e (A) : 
    23.744506: p 1540: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.745165: p 1541: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.745891: p 1542: a 0x60: wr reg 0x70 (A) : 
    23.746109: p 1543: a 0x61: rd              : 0x00 
Deep Color Status
    23.746663: p 1544: a 0x60: wr reg 0x61 (A) : 
    23.746881: p 1545: a 0x61: rd              : 0x00 
Interrupt Status
    23.753591: p 1552: a 0x60: wr reg 0x70 (A) : 
    23.753874: p 1553: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.754452: p 1554: a 0x68: wr reg 0x34 (A) : 
    23.754670: p 1555: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.761004: p 1556: a 0x68: wr reg 0x34 (A) : 
    23.761222: p 1557: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.761771: p 1558: a 0x60: wr reg 0x6e (A) : 
    23.761989: p 1559: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.762642: p 1560: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.763287: p 1561: a 0x60: wr reg 0x6e (A) : 
    23.763505: p 1568: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.764153: p 1569: a 0x60: wr reg 0x6e (A) : 
    23.764505: p 1570: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.765165: p 1571: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.772941: p 1572: a 0x60: wr reg 0x70 (A) : 
    23.773159: p 1573: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.773726: p 1574: a 0x68: wr reg 0x34 (A) : 
    23.773944: p 1575: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.784979: p 1576: a 0x68: wr reg 0x34 (A) : 
    23.785197: p 1577: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.785747: p 1584: a 0x60: wr reg 0x6e (A) : 
    23.785965: p 1585: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.786616: p 1586: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.787259: p 1587: a 0x60: wr reg 0x6e (A) : 
    23.787477: p 1588: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    23.788128: p 1589: a 0x60: wr reg 0x6e (A) : 
    23.788501: p 1590: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.789156: p 1591: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.789883: p 1592: a 0x60: wr reg 0x70 (A) : 
    23.790101: p 1593: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.800984: p 1600: a 0x68: wr reg 0x34 (A) : 
    23.801202: p 1601: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.801752: p 1602: a 0x60: wr reg 0x6e (A) : 
    23.801970: p 1603: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.802620: p 1604: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.803263: p 1605: a 0x60: wr reg 0x6e (A) : 
    23.803482: p 1606: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    23.804130: p 1607: a 0x60: wr reg 0x6e (A) : 
    23.804504: p 1608: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.805160: p 1609: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.805888: p 1616: a 0x60: wr reg 0x70 (A) : 
    23.806106: p 1617: a 0x61: rd              : 0x00 
Deep Color Status
    23.806659: p 1618: a 0x60: wr reg 0x61 (A) : 
    23.806877: p 1619: a 0x61: rd              : 0x00 
Interrupt Status
    23.813699: p 1620: a 0x60: wr reg 0x70 (A) : 
    23.813917: p 1621: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.814487: p 1622: a 0x68: wr reg 0x34 (A) : 
    23.814705: p 1623: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.817138: p 1624: a 0x68: wr reg 0x34 (A) : 
    23.817356: p 1625: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.817906: p 1632: a 0x60: wr reg 0x6e (A) : 
    23.818124: p 1633: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.818776: p 1634: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.819422: p 1635: a 0x60: wr reg 0x6e (A) : 
    23.819639: p 1636: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.820486: p 1637: a 0x60: wr reg 0x6e (A) : 
    23.820706: p 1638: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.821361: p 1639: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    23.832979: p 1640: a 0x68: wr reg 0x34 (A) : 
    23.833197: p 1641: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.833747: p 1648: a 0x60: wr reg 0x6e (A) : 
    23.833965: p 1649: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.834616: p 1650: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.835258: p 1651: a 0x60: wr reg 0x6e (A) : 
    23.835476: p 1652: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.836126: p 1653: a 0x60: wr reg 0x6e (A) : 
    23.836500: p 1654: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.837157: p 1655: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.837884: p 1656: a 0x60: wr reg 0x70 (A) : 
    23.838102: p 1657: a 0x61: rd              : 0x00 
Interrupt Status
    23.844966: p 1664: a 0x60: wr reg 0x70 (A) : 
    23.845184: p 1665: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.845754: p 1666: a 0x68: wr reg 0x34 (A) : 
    23.845971: p 1667: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.852979: p 1668: a 0x68: wr reg 0x34 (A) : 
    23.853196: p 1669: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.853748: p 1670: a 0x60: wr reg 0x6e (A) : 
    23.853966: p 1671: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.854619: p 1672: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.855264: p 1673: a 0x60: wr reg 0x6e (A) : 
    23.855482: p 1680: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    23.856134: p 1681: a 0x60: wr reg 0x6e (A) : 
    23.856499: p 1682: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.857156: p 1683: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.862014: p 1684: a 0x60: wr reg 0x70 (A) : 
    23.862302: p 1685: a 0x61: rd              : 0x00 
Deep Color Status
    23.862868: p 1686: a 0x60: wr reg 0x61 (A) : 
    23.863086: p 1687: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.872981: p 1688: a 0x68: wr reg 0x34 (A) : 
    23.873199: p 1689: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.873749: p 1792: a 0x60: wr reg 0x6e (A) : 
    23.873967: p 1793: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.874620: p 1794: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.875264: p 1795: a 0x60: wr reg 0x6e (A) : 
    23.875482: p 1796: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.876133: p 1797: a 0x60: wr reg 0x6e (A) : 
    23.876499: p 1798: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.877156: p 1799: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.877882: p 1800: a 0x60: wr reg 0x70 (A) : 
    23.878100: p 1801: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.878670: p 1808: a 0x68: wr reg 0x34 (A) : 
    23.878888: p 1809: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.892977: p 1810: a 0x68: wr reg 0x34 (A) : 
    23.893195: p 1811: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.893745: p 1812: a 0x60: wr reg 0x6e (A) : 
    23.893960: p 1813: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.894613: p 1814: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.895256: p 1815: a 0x60: wr reg 0x6e (A) : 
    23.895474: p 1816: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.896125: p 1817: a 0x60: wr reg 0x6e (A) : 
    23.896499: p 1824: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    23.897154: p 1825: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.897880: p 1826: a 0x60: wr reg 0x70 (A) : 
    23.898098: p 1827: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.912979: p 1828: a 0x68: wr reg 0x34 (A) : 
    23.913197: p 1829: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.913747: p 1830: a 0x60: wr reg 0x6e (A) : 
    23.913965: p 1831: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.914618: p 1832: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.915263: p 1833: a 0x60: wr reg 0x6e (A) : 
    23.915481: p 1840: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.916131: p 1841: a 0x60: wr reg 0x6e (A) : 
    23.916495: p 1842: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.917152: p 1843: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.917880: p 1844: a 0x60: wr reg 0x70 (A) : 
    23.918098: p 1845: a 0x61: rd              : 0x00 
Deep Color Status
    23.918650: p 1846: a 0x60: wr reg 0x61 (A) : 
    23.918868: p 1847: a 0x61: rd              : 0x00 
Interrupt Status
    23.925098: p 1848: a 0x60: wr reg 0x70 (A) : 
    23.925316: p 1849: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.925881: p 1856: a 0x68: wr reg 0x34 (A) : 
    23.926099: p 1857: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.932999: p 1858: a 0x68: wr reg 0x34 (A) : 
    23.933217: p 1859: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.933765: p 1860: a 0x60: wr reg 0x6e (A) : 
    23.933983: p 1861: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    23.934634: p 1862: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.935277: p 1863: a 0x60: wr reg 0x6e (A) : 
    23.935494: p 1864: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.936143: p 1865: a 0x60: wr reg 0x6e (A) : 
    23.936499: p 1872: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.937155: p 1873: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.944930: p 1874: a 0x60: wr reg 0x70 (A) : 
    23.945148: p 1875: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.945714: p 1876: a 0x68: wr reg 0x34 (A) : 
    23.945932: p 1877: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.956975: p 1878: a 0x68: wr reg 0x34 (A) : 
    23.957193: p 1879: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.957743: p 1880: a 0x60: wr reg 0x6e (A) : 
    23.957960: p 1881: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    23.958613: p 1888: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.959256: p 1889: a 0x60: wr reg 0x6e (A) : 
    23.959474: p 1890: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.960125: p 1891: a 0x60: wr reg 0x6e (A) : 
    23.960497: p 1892: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.961151: p 1893: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.961879: p 1894: a 0x60: wr reg 0x70 (A) : 
    23.962096: p 1895: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.972970: p 1896: a 0x68: wr reg 0x34 (A) : 
    23.973188: p 1897: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.973736: p 1904: a 0x60: wr reg 0x6e (A) : 
    23.973953: p 1905: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.974606: p 1906: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.975251: p 1907: a 0x60: wr reg 0x6e (A) : 
    23.975469: p 1908: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    23.976119: p 1909: a 0x60: wr reg 0x6e (A) : 
    23.976494: p 1910: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.977148: p 1911: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    23.977875: p 1912: a 0x60: wr reg 0x70 (A) : 
    23.978092: p 1913: a 0x61: rd              : 0x00 
Deep Color Status
    23.978648: p 1920: a 0x60: wr reg 0x61 (A) : 
    23.978866: p 1921: a 0x61: rd              : 0x00 
Interrupt Status
    23.984998: p 1922: a 0x60: wr reg 0x70 (A) : 
    23.985216: p 1923: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    23.985786: p 1924: a 0x68: wr reg 0x34 (A) : 
    23.986003: p 1925: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    23.992995: p 1926: a 0x68: wr reg 0x34 (A) : 
    23.993213: p 1927: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    23.993761: p 1928: a 0x60: wr reg 0x6e (A) : 
    23.993979: p 1929: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    23.994632: p 1936: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    23.995272: p 1937: a 0x60: wr reg 0x6e (A) : 
    23.995490: p 1938: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    23.996139: p 1939: a 0x60: wr reg 0x6e (A) : 
    23.996493: p 1940: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    23.997146: p 1941: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.004928: p 1942: a 0x60: wr reg 0x70 (A) : 
    24.005146: p 1943: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.005712: p 1944: a 0x68: wr reg 0x34 (A) : 
    24.005930: p 1945: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.016969: p 2048: a 0x68: wr reg 0x34 (A) : 
    24.017187: p 2049: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.017733: p 2050: a 0x60: wr reg 0x6e (A) : 
    24.017951: p 2051: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.018605: p 2052: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.019247: p 2053: a 0x60: wr reg 0x6e (A) : 
    24.019465: p 2054: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.020113: p 2055: a 0x60: wr reg 0x6e (A) : 
    24.020493: p 2056: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.021148: p 2057: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.021873: p 2064: a 0x60: wr reg 0x70 (A) : 
    24.022091: p 2065: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.036966: p 2066: a 0x68: wr reg 0x34 (A) : 
    24.037184: p 2067: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.037731: p 2068: a 0x60: wr reg 0x6e (A) : 
    24.037949: p 2069: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.038604: p 2070: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.039245: p 2071: a 0x60: wr reg 0x6e (A) : 
    24.039462: p 2072: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.040111: p 2073: a 0x60: wr reg 0x6e (A) : 
    24.040492: p 2080: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.041148: p 2081: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.041875: p 2082: a 0x60: wr reg 0x70 (A) : 
    24.042092: p 2083: a 0x61: rd              : 0x00 
Deep Color Status
    24.042647: p 2084: a 0x60: wr reg 0x61 (A) : 
    24.042865: p 2085: a 0x61: rd              : 0x00 
Interrupt Status
    24.047532: p 2086: a 0x60: wr reg 0x70 (A) : 
    24.047816: p 2087: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.048880: p 2088: a 0x68: wr reg 0x34 (A) : 
    24.049098: p 2089: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.056991: p 2096: a 0x68: wr reg 0x34 (A) : 
    24.057209: p 2097: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.057757: p 2098: a 0x60: wr reg 0x6e (A) : 
    24.057975: p 2099: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.058626: p 2100: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.059266: p 2101: a 0x60: wr reg 0x6e (A) : 
    24.059484: p 2102: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.060131: p 2103: a 0x60: wr reg 0x6e (A) : 
    24.060489: p 2104: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.061140: p 2105: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.061864: p 2112: a 0x60: wr reg 0x70 (A) : 
    24.062082: p 2113: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.076964: p 2114: a 0x68: wr reg 0x34 (A) : 
    24.077181: p 2115: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.077728: p 2116: a 0x60: wr reg 0x6e (A) : 
    24.077945: p 2117: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.078594: p 2118: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.079237: p 2119: a 0x60: wr reg 0x6e (A) : 
    24.079455: p 2120: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.080102: p 2121: a 0x60: wr reg 0x6e (A) : 
    24.080488: p 2128: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.081142: p 2129: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.081871: p 2130: a 0x60: wr reg 0x70 (A) : 
    24.082089: p 2131: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.082656: p 2132: a 0x68: wr reg 0x34 (A) : 
    24.082874: p 2133: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.092960: p 2134: a 0x68: wr reg 0x34 (A) : 
    24.093178: p 2135: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.093723: p 2136: a 0x60: wr reg 0x6e (A) : 
    24.093941: p 2137: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.094590: p 2144: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.095231: p 2145: a 0x60: wr reg 0x6e (A) : 
    24.095449: p 2146: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.096100: p 2147: a 0x60: wr reg 0x6e (A) : 
    24.096487: p 2148: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.097143: p 2149: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.097869: p 2150: a 0x60: wr reg 0x70 (A) : 
    24.098087: p 2151: a 0x61: rd              : 0x00 
Interrupt Status
    24.103672: p 2152: a 0x60: wr reg 0x70 (A) : 
    24.103960: p 2153: a 0x61: rd              : 0x00 
Deep Color Status
    24.104909: p 2160: a 0x60: wr reg 0x61 (A) : 
    24.105127: p 2161: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.107050: p 2162: a 0x68: wr reg 0x34 (A) : 
    24.107268: p 2163: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.112967: p 2164: a 0x68: wr reg 0x34 (A) : 
    24.113186: p 2165: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.113733: p 2166: a 0x60: wr reg 0x6e (A) : 
    24.113951: p 2167: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.114604: p 2168: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.115245: p 2169: a 0x60: wr reg 0x6e (A) : 
    24.115463: p 2176: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.116111: p 2177: a 0x60: wr reg 0x6e (A) : 
    24.116488: p 2178: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.117140: p 2179: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.124924: p 2180: a 0x60: wr reg 0x70 (A) : 
    24.125142: p 2181: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.136964: p 2182: a 0x68: wr reg 0x34 (A) : 
    24.137182: p 2183: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.137728: p 2184: a 0x60: wr reg 0x6e (A) : 
    24.137946: p 2185: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.138594: p 2192: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.139237: p 2193: a 0x60: wr reg 0x6e (A) : 
    24.139455: p 2194: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.140102: p 2195: a 0x60: wr reg 0x6e (A) : 
    24.140487: p 2196: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.141140: p 2197: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.141865: p 2198: a 0x60: wr reg 0x70 (A) : 
    24.142083: p 2199: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.142651: p 2200: a 0x68: wr reg 0x34 (A) : 
    24.142869: p 2201: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.156992: p 2304: a 0x68: wr reg 0x34 (A) : 
    24.157210: p 2305: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.157760: p 2306: a 0x60: wr reg 0x6e (A) : 
    24.157978: p 2307: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.158628: p 2308: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.159269: p 2309: a 0x60: wr reg 0x6e (A) : 
    24.159485: p 2310: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.160132: p 2311: a 0x60: wr reg 0x6e (A) : 
    24.160486: p 2312: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.161140: p 2313: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.161869: p 2320: a 0x60: wr reg 0x70 (A) : 
    24.162087: p 2321: a 0x61: rd              : 0x00 
Deep Color Status
    24.162645: p 2322: a 0x60: wr reg 0x61 (A) : 
    24.162863: p 2323: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.165154: p 2324: a 0x68: wr reg 0x34 (A) : 
    24.165373: p 2325: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.172962: p 2326: a 0x68: wr reg 0x34 (A) : 
    24.173180: p 2327: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.173732: p 2328: a 0x60: wr reg 0x6e (A) : 
    24.173950: p 2329: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.174602: p 2336: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.175248: p 2337: a 0x60: wr reg 0x6e (A) : 
    24.175465: p 2338: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.176118: p 2339: a 0x60: wr reg 0x6e (A) : 
    24.176484: p 2340: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.177145: p 2341: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.177869: p 2342: a 0x60: wr reg 0x70 (A) : 
    24.178088: p 2343: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.192963: p 2344: a 0x68: wr reg 0x34 (A) : 
    24.193181: p 2345: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.193730: p 2352: a 0x60: wr reg 0x6e (A) : 
    24.193948: p 2353: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.194601: p 2354: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.195245: p 2355: a 0x60: wr reg 0x6e (A) : 
    24.195463: p 2356: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.196115: p 2357: a 0x60: wr reg 0x6e (A) : 
    24.196482: p 2358: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.197139: p 2359: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.197868: p 2360: a 0x60: wr reg 0x70 (A) : 
    24.198086: p 2361: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.201138: p 2368: a 0x68: wr reg 0x34 (A) : 
    24.201355: p 2369: a 0x69: rd              : 0x00 
Interrupt Status
    24.206047: p 2370: a 0x60: wr reg 0x70 (A) : 
    24.206335: p 2371: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.212978: p 2372: a 0x68: wr reg 0x34 (A) : 
    24.213196: p 2373: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.213746: p 2374: a 0x60: wr reg 0x6e (A) : 
    24.213964: p 2375: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.214617: p 2376: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.215259: p 2377: a 0x60: wr reg 0x6e (A) : 
    24.215477: p 2384: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.216126: p 2385: a 0x60: wr reg 0x6e (A) : 
    24.216484: p 2386: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.217139: p 2387: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    24.217865: p 2388: a 0x60: wr reg 0x61 (A) : 
    24.218083: p 2389: a 0x61: rd              : 0x00 
Interrupt Status
    24.224919: p 2390: a 0x60: wr reg 0x70 (A) : 
    24.225137: p 2391: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.225707: p 2392: a 0x68: wr reg 0x34 (A) : 
    24.225925: p 2393: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.236958: p 2400: a 0x68: wr reg 0x34 (A) : 
    24.237176: p 2401: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.237728: p 2402: a 0x60: wr reg 0x6e (A) : 
    24.237946: p 2403: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.238598: p 2404: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.239244: p 2405: a 0x60: wr reg 0x6e (A) : 
    24.239461: p 2406: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.240114: p 2407: a 0x60: wr reg 0x6e (A) : 
    24.240482: p 2408: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.241141: p 2409: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.241868: p 2416: a 0x60: wr reg 0x70 (A) : 
    24.242086: p 2417: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.256961: p 2418: a 0x68: wr reg 0x34 (A) : 
    24.257178: p 2419: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.257728: p 2420: a 0x60: wr reg 0x6e (A) : 
    24.257946: p 2421: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.258597: p 2422: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.259239: p 2423: a 0x60: wr reg 0x6e (A) : 
    24.259457: p 2424: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.260106: p 2425: a 0x60: wr reg 0x6e (A) : 
    24.260480: p 2432: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.261137: p 2433: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.261861: p 2434: a 0x60: wr reg 0x70 (A) : 
    24.262079: p 2435: a 0x61: rd              : 0x00 
Interrupt Status
    24.268771: p 2436: a 0x60: wr reg 0x70 (A) : 
    24.269057: p 2437: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.269635: p 2438: a 0x68: wr reg 0x34 (A) : 
    24.269853: p 2439: a 0x69: rd              : 0x00 
Deep Color Status
    24.271411: p 2440: a 0x60: wr reg 0x61 (A) : 
    24.271628: p 2441: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.280958: p 2448: a 0x68: wr reg 0x34 (A) : 
    24.281176: p 2449: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.281726: p 2450: a 0x60: wr reg 0x6e (A) : 
    24.281944: p 2451: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.282597: p 2452: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.283241: p 2453: a 0x60: wr reg 0x6e (A) : 
    24.283459: p 2454: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.284108: p 2455: a 0x60: wr reg 0x6e (A) : 
    24.284478: p 2456: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.285135: p 2457: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.285861: p 4096: a 0x60: wr reg 0x70 (A) : 
    24.286079: p 4097: a 0x61: rd              : 0x00 
Interrupt Status
    24.292911: p 4098: a 0x60: wr reg 0x70 (A) : 
    24.293129: p 4099: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.304954: p 4100: a 0x68: wr reg 0x34 (A) : 
    24.305172: p 4101: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.305722: p 4102: a 0x60: wr reg 0x6e (A) : 
    24.305940: p 4103: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.306593: p 4104: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.307237: p 4105: a 0x60: wr reg 0x6e (A) : 
    24.307455: p 4112: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.308108: p 4113: a 0x60: wr reg 0x6e (A) : 
    24.308480: p 4114: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.309134: p 4115: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.309861: p 4116: a 0x60: wr reg 0x70 (A) : 
    24.310079: p 4117: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.311985: p 4118: a 0x68: wr reg 0x34 (A) : 
    24.312365: p 4119: a 0x69: rd              : 0x00 
Interrupt Status
    24.317113: p 4120: a 0x60: wr reg 0x70 (A) : 
    24.317417: p 4121: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.328965: p 4128: a 0x68: wr reg 0x34 (A) : 
    24.329183: p 4129: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.329738: p 4130: a 0x60: wr reg 0x6e (A) : 
    24.329956: p 4131: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.330610: p 4132: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.331257: p 4133: a 0x60: wr reg 0x6e (A) : 
    24.331475: p 4134: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.332127: p 4135: a 0x60: wr reg 0x6e (A) : 
    24.332477: p 4136: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.333136: p 4137: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.333865: p 4144: a 0x60: wr reg 0x70 (A) : 
    24.334083: p 4145: a 0x61: rd              : 0x00 
Deep Color Status
    24.334640: p 4146: a 0x60: wr reg 0x61 (A) : 
    24.334858: p 4147: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.344954: p 4148: a 0x68: wr reg 0x34 (A) : 
    24.345172: p 4149: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.345724: p 4150: a 0x60: wr reg 0x6e (A) : 
    24.345941: p 4151: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.346597: p 4152: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.347241: p 4153: a 0x60: wr reg 0x6e (A) : 
    24.347459: p 4160: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.348110: p 4161: a 0x60: wr reg 0x6e (A) : 
    24.348476: p 4162: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.349132: p 4163: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.349861: p 4164: a 0x60: wr reg 0x70 (A) : 
    24.350079: p 4165: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.350649: p 4166: a 0x68: wr reg 0x34 (A) : 
    24.350867: p 4167: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.360954: p 4168: a 0x68: wr reg 0x34 (A) : 
    24.361172: p 4169: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.361722: p 4176: a 0x60: wr reg 0x6e (A) : 
    24.361940: p 4177: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.362591: p 4178: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.363233: p 4179: a 0x60: wr reg 0x6e (A) : 
    24.363452: p 4180: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.364100: p 4181: a 0x60: wr reg 0x6e (A) : 
    24.364476: p 4182: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.365131: p 4183: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.365858: p 4184: a 0x60: wr reg 0x70 (A) : 
    24.366076: p 4185: a 0x61: rd              : 0x00 
Interrupt Status
    24.372907: p 4192: a 0x60: wr reg 0x70 (A) : 
    24.373125: p 4193: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.377857: p 4194: a 0x68: wr reg 0x34 (A) : 
    24.378145: p 4195: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.378701: p 4196: a 0x60: wr reg 0x6e (A) : 
    24.378919: p 4197: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.379571: p 4198: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.380410: p 4199: a 0x60: wr reg 0x6e (A) : 
    24.380689: p 4200: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.381346: p 4201: a 0x60: wr reg 0x6e (A) : 
    24.381564: p 4208: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.382215: p 4209: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    24.382956: p 4210: a 0x68: wr reg 0x34 (A) : 
    24.383174: p 4211: a 0x69: rd              : 0x00 
Interrupt Status
    24.392913: p 4212: a 0x60: wr reg 0x70 (A) : 
    24.393131: p 4213: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.395075: p 4214: a 0x68: wr reg 0x34 (A) : 
    24.395293: p 4215: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.395840: p 4216: a 0x60: wr reg 0x6e (A) : 
    24.396058: p 4217: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.396914: p 4224: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.397556: p 4225: a 0x60: wr reg 0x6e (A) : 
    24.397774: p 4226: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.398421: p 4227: a 0x60: wr reg 0x6e (A) : 
    24.398639: p 4228: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.399289: p 4229: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    24.400016: p 4230: a 0x60: wr reg 0x61 (A) : 
    24.400360: p 4231: a 0x61: rd              : 0x00 
Interrupt Status
    24.408911: p 4232: a 0x60: wr reg 0x70 (A) : 
    24.409129: p 4233: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.409698: p 4240: a 0x68: wr reg 0x34 (A) : 
    24.409915: p 4241: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.416953: p 4242: a 0x68: wr reg 0x34 (A) : 
    24.417171: p 4243: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.417721: p 4244: a 0x60: wr reg 0x6e (A) : 
    24.417939: p 4245: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.418589: p 4246: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.419232: p 4247: a 0x60: wr reg 0x6e (A) : 
    24.419450: p 4248: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.420101: p 4249: a 0x60: wr reg 0x6e (A) : 
    24.420471: p 4352: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.421128: p 4353: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.428908: p 4354: a 0x60: wr reg 0x70 (A) : 
    24.429126: p 4355: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.434907: p 4356: a 0x68: wr reg 0x34 (A) : 
    24.435125: p 4357: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.435675: p 4358: a 0x60: wr reg 0x6e (A) : 
    24.435893: p 4359: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.436927: p 4360: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.437570: p 4361: a 0x60: wr reg 0x6e (A) : 
    24.437788: p 4368: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.438437: p 4369: a 0x60: wr reg 0x6e (A) : 
    24.438655: p 4370: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.439304: p 4371: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    24.440047: p 4372: a 0x68: wr reg 0x34 (A) : 
    24.440362: p 4373: a 0x69: rd              : 0x00 
Interrupt Status
    24.442358: p 4374: a 0x60: wr reg 0x70 (A) : 
    24.442576: p 4375: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.452949: p 4376: a 0x68: wr reg 0x34 (A) : 
    24.453167: p 4377: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.453715: p 4384: a 0x60: wr reg 0x6e (A) : 
    24.453933: p 4385: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.454584: p 4386: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.455224: p 4387: a 0x60: wr reg 0x6e (A) : 
    24.455443: p 4388: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.456091: p 4389: a 0x60: wr reg 0x6e (A) : 
    24.456469: p 4390: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.457124: p 4391: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.457849: p 4392: a 0x60: wr reg 0x70 (A) : 
    24.458067: p 4393: a 0x61: rd              : 0x00 
Deep Color Status
    24.458620: p 4400: a 0x60: wr reg 0x61 (A) : 
    24.458838: p 4401: a 0x61: rd              : 0x00 
Interrupt Status
    24.464904: p 4402: a 0x60: wr reg 0x70 (A) : 
    24.465122: p 4403: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.465691: p 4404: a 0x68: wr reg 0x34 (A) : 
    24.465909: p 4405: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.476949: p 4406: a 0x68: wr reg 0x34 (A) : 
    24.477167: p 4407: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.477716: p 4408: a 0x60: wr reg 0x6e (A) : 
    24.477934: p 4409: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.478586: p 4416: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.479228: p 4417: a 0x60: wr reg 0x6e (A) : 
    24.479446: p 4418: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.480097: p 4419: a 0x60: wr reg 0x6e (A) : 
    24.480469: p 4420: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.481127: p 4421: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.481854: p 4422: a 0x60: wr reg 0x70 (A) : 
    24.482072: p 4423: a 0x61: rd              : 0x00 
Interrupt Status
    24.488907: p 4424: a 0x60: wr reg 0x70 (A) : 
    24.489126: p 4425: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.494705: p 4432: a 0x68: wr reg 0x34 (A) : 
    24.494993: p 4433: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.495553: p 4434: a 0x60: wr reg 0x6e (A) : 
    24.495771: p 4435: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.496920: p 4436: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.497563: p 4437: a 0x60: wr reg 0x6e (A) : 
    24.497781: p 4438: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.498431: p 4439: a 0x60: wr reg 0x6e (A) : 
    24.498649: p 4440: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.499299: p 4441: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    24.500042: p 4448: a 0x68: wr reg 0x34 (A) : 
    24.500359: p 4449: a 0x69: rd              : 0x00 
Interrupt Status
    24.508904: p 4450: a 0x60: wr reg 0x70 (A) : 
    24.509121: p 4451: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.511988: p 4452: a 0x68: wr reg 0x34 (A) : 
    24.512356: p 4453: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.512911: p 4454: a 0x60: wr reg 0x6e (A) : 
    24.513129: p 4455: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.513778: p 4456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.514420: p 4457: a 0x60: wr reg 0x6e (A) : 
    24.514639: p 4464: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.515287: p 4465: a 0x60: wr reg 0x6e (A) : 
    24.515505: p 4466: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.516154: p 4467: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    24.517004: p 4468: a 0x60: wr reg 0x61 (A) : 
    24.517222: p 4469: a 0x61: rd              : 0x00 
Interrupt Status
    24.524902: p 4470: a 0x60: wr reg 0x70 (A) : 
    24.525120: p 4471: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.525688: p 4472: a 0x68: wr reg 0x34 (A) : 
    24.525906: p 4473: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.532946: p 4480: a 0x68: wr reg 0x34 (A) : 
    24.533164: p 4481: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.533713: p 4482: a 0x60: wr reg 0x6e (A) : 
    24.533931: p 4483: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.534582: p 4484: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.535227: p 4485: a 0x60: wr reg 0x6e (A) : 
    24.535445: p 4486: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.536095: p 4487: a 0x60: wr reg 0x6e (A) : 
    24.536469: p 4488: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.537124: p 4489: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.544933: p 4496: a 0x60: wr reg 0x70 (A) : 
    24.545150: p 4497: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.549880: p 4498: a 0x68: wr reg 0x34 (A) : 
    24.550165: p 4499: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.550724: p 4500: a 0x60: wr reg 0x6e (A) : 
    24.550942: p 4501: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.551593: p 4502: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.552433: p 4503: a 0x60: wr reg 0x6e (A) : 
    24.552713: p 4504: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.553368: p 4505: a 0x60: wr reg 0x6e (A) : 
    24.553586: p 4608: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.554234: p 4609: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    24.554975: p 4610: a 0x68: wr reg 0x34 (A) : 
    24.555193: p 4611: a 0x69: rd              : 0x00 
Interrupt Status
    24.556457: p 4612: a 0x60: wr reg 0x70 (A) : 
    24.556676: p 4613: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.568944: p 4614: a 0x68: wr reg 0x34 (A) : 
    24.569162: p 4615: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.569716: p 4616: a 0x60: wr reg 0x6e (A) : 
    24.569934: p 4617: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.570587: p 4624: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.571231: p 4625: a 0x60: wr reg 0x6e (A) : 
    24.571449: p 4626: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.572102: p 4627: a 0x60: wr reg 0x6e (A) : 
    24.572464: p 4628: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.573121: p 4629: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.573850: p 4630: a 0x60: wr reg 0x70 (A) : 
    24.574067: p 4631: a 0x61: rd              : 0x00 
Deep Color Status
    24.574625: p 4632: a 0x60: wr reg 0x61 (A) : 
    24.574843: p 4633: a 0x61: rd              : 0x00 
Interrupt Status
    24.580927: p 4640: a 0x60: wr reg 0x70 (A) : 
    24.581145: p 4641: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.581715: p 4642: a 0x68: wr reg 0x34 (A) : 
    24.581932: p 4643: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.592941: p 4644: a 0x68: wr reg 0x34 (A) : 
    24.593159: p 4645: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.593709: p 4646: a 0x60: wr reg 0x6e (A) : 
    24.593927: p 4647: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.594576: p 4648: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.595219: p 4649: a 0x60: wr reg 0x6e (A) : 
    24.595437: p 4656: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.596086: p 4657: a 0x60: wr reg 0x6e (A) : 
    24.596463: p 4658: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.597116: p 4659: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.597843: p 4660: a 0x60: wr reg 0x70 (A) : 
    24.598061: p 4661: a 0x61: rd              : 0x00 
Interrupt Status
    24.604900: p 4662: a 0x60: wr reg 0x70 (A) : 
    24.605118: p 4663: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.611550: p 4664: a 0x68: wr reg 0x34 (A) : 
    24.611836: p 4665: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.612848: p 4672: a 0x60: wr reg 0x6e (A) : 
    24.613066: p 4673: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.613718: p 4674: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.614361: p 4675: a 0x60: wr reg 0x6e (A) : 
    24.614579: p 4676: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.615230: p 4677: a 0x60: wr reg 0x6e (A) : 
    24.615447: p 4678: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.616098: p 4679: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    24.616995: p 4680: a 0x68: wr reg 0x34 (A) : 
    24.617213: p 4681: a 0x69: rd              : 0x00 
Interrupt Status
    24.624900: p 4688: a 0x60: wr reg 0x70 (A) : 
    24.625118: p 4689: a 0x61: rd              : 0x00 
Deep Color Status
    24.627028: p 4690: a 0x60: wr reg 0x61 (A) : 
    24.627246: p 4691: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.632970: p 4692: a 0x68: wr reg 0x34 (A) : 
    24.633187: p 4693: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.633736: p 4694: a 0x60: wr reg 0x6e (A) : 
    24.633954: p 4695: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.634604: p 4696: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.635247: p 4697: a 0x60: wr reg 0x6e (A) : 
    24.635465: p 4704: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.636115: p 4705: a 0x60: wr reg 0x6e (A) : 
    24.636461: p 4706: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.637116: p 4707: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    24.637855: p 4708: a 0x68: wr reg 0x34 (A) : 
    24.638073: p 4709: a 0x69: rd              : 0x00 
Interrupt Status
    24.644900: p 4710: a 0x60: wr reg 0x70 (A) : 
    24.645118: p 4711: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.656938: p 4712: a 0x68: wr reg 0x34 (A) : 
    24.657155: p 4713: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.657708: p 4720: a 0x60: wr reg 0x6e (A) : 
    24.657926: p 4721: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.658576: p 4722: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.659219: p 4723: a 0x60: wr reg 0x6e (A) : 
    24.659437: p 4724: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.660087: p 4725: a 0x60: wr reg 0x6e (A) : 
    24.660460: p 4726: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.661114: p 4727: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.661841: p 4728: a 0x60: wr reg 0x70 (A) : 
    24.662059: p 4729: a 0x61: rd              : 0x00 
Interrupt Status
    24.667634: p 4736: a 0x60: wr reg 0x70 (A) : 
    24.667921: p 4737: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.668960: p 4738: a 0x68: wr reg 0x34 (A) : 
    24.669178: p 4739: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.676939: p 4740: a 0x68: wr reg 0x34 (A) : 
    24.677157: p 4741: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.677708: p 4742: a 0x60: wr reg 0x6e (A) : 
    24.677925: p 4743: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.678578: p 4744: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.679220: p 4745: a 0x60: wr reg 0x6e (A) : 
    24.679438: p 4752: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.680090: p 4753: a 0x60: wr reg 0x6e (A) : 
    24.680460: p 4754: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.681114: p 4755: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    24.681843: p 4756: a 0x60: wr reg 0x61 (A) : 
    24.682060: p 4757: a 0x61: rd              : 0x00 
Interrupt Status
    24.688896: p 4758: a 0x60: wr reg 0x70 (A) : 
    24.689114: p 4759: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.689684: p 4760: a 0x68: wr reg 0x34 (A) : 
    24.689902: p 4761: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.700937: p 4864: a 0x68: wr reg 0x34 (A) : 
    24.701155: p 4865: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.701703: p 4866: a 0x60: wr reg 0x6e (A) : 
    24.701921: p 4867: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.702569: p 4868: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.703212: p 4869: a 0x60: wr reg 0x6e (A) : 
    24.703430: p 4870: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.704081: p 4871: a 0x60: wr reg 0x6e (A) : 
    24.704459: p 4872: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.705114: p 4873: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.705841: p 4880: a 0x60: wr reg 0x70 (A) : 
    24.706059: p 4881: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.716938: p 4882: a 0x68: wr reg 0x34 (A) : 
    24.717156: p 4883: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.717706: p 4884: a 0x60: wr reg 0x6e (A) : 
    24.717924: p 4885: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.718576: p 4886: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.719219: p 4887: a 0x60: wr reg 0x6e (A) : 
    24.719437: p 4888: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.720088: p 4889: a 0x60: wr reg 0x6e (A) : 
    24.720457: p 4896: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.721117: p 4897: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.721845: p 4898: a 0x60: wr reg 0x70 (A) : 
    24.722063: p 4899: a 0x61: rd              : 0x00 
Interrupt Status
    24.728770: p 4900: a 0x60: wr reg 0x70 (A) : 
    24.729055: p 4901: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.729634: p 4902: a 0x68: wr reg 0x34 (A) : 
    24.729852: p 4903: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.736960: p 4904: a 0x68: wr reg 0x34 (A) : 
    24.737178: p 4905: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.737727: p 4912: a 0x60: wr reg 0x6e (A) : 
    24.737945: p 4913: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.738598: p 4914: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.739243: p 4915: a 0x60: wr reg 0x6e (A) : 
    24.739461: p 4916: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.740112: p 4917: a 0x60: wr reg 0x6e (A) : 
    24.740460: p 4918: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.741117: p 4919: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.743275: p 4920: a 0x60: wr reg 0x70 (A) : 
    24.743493: p 4921: a 0x61: rd              : 0x00 
Deep Color Status
    24.744049: p 4928: a 0x60: wr reg 0x61 (A) : 
    24.744460: p 4929: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.752934: p 4930: a 0x68: wr reg 0x34 (A) : 
    24.753152: p 4931: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.753702: p 4932: a 0x60: wr reg 0x6e (A) : 
    24.753919: p 4933: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.754572: p 4934: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.755218: p 4935: a 0x60: wr reg 0x6e (A) : 
    24.755435: p 4936: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.756086: p 4937: a 0x60: wr reg 0x6e (A) : 
    24.756458: p 4944: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.757116: p 4945: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.757845: p 4946: a 0x60: wr reg 0x70 (A) : 
    24.758063: p 4947: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.758633: p 4948: a 0x68: wr reg 0x34 (A) : 
    24.758851: p 4949: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.776936: p 4950: a 0x68: wr reg 0x34 (A) : 
    24.777154: p 4951: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.777704: p 4952: a 0x60: wr reg 0x6e (A) : 
    24.777922: p 4953: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.778575: p 4960: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.779217: p 4961: a 0x60: wr reg 0x6e (A) : 
    24.779435: p 4962: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.780086: p 4963: a 0x60: wr reg 0x6e (A) : 
    24.780454: p 4964: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.781111: p 4965: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.781838: p 4966: a 0x60: wr reg 0x70 (A) : 
    24.782055: p 4967: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.803688: p 4968: a 0x68: wr reg 0x34 (A) : 
    24.803906: p 4969: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.804696: p 4976: a 0x60: wr reg 0x6e (A) : 
    24.804914: p 4977: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.805560: p 4978: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.806203: p 4979: a 0x60: wr reg 0x6e (A) : 
    24.806421: p 4980: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.807066: p 4981: a 0x60: wr reg 0x6e (A) : 
    24.807284: p 4982: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.807928: p 4983: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.808884: p 4984: a 0x60: wr reg 0x70 (A) : 
    24.809101: p 4985: a 0x61: rd              : 0x00 
Deep Color Status
    24.809653: p 4992: a 0x60: wr reg 0x61 (A) : 
    24.809871: p 4993: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.811892: p 4994: a 0x68: wr reg 0x34 (A) : 
    24.812110: p 4995: a 0x69: rd              : 0x00 
Interrupt Status
    24.814151: p 4996: a 0x60: wr reg 0x70 (A) : 
    24.814369: p 4997: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.824934: p 4998: a 0x68: wr reg 0x34 (A) : 
    24.825152: p 4999: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.825698: p 5000: a 0x60: wr reg 0x6e (A) : 
    24.825916: p 5001: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.826562: p 5008: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.827205: p 5009: a 0x60: wr reg 0x6e (A) : 
    24.827423: p 5010: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.828067: p 5011: a 0x60: wr reg 0x6e (A) : 
    24.828451: p 5012: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.829102: p 5013: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.829829: p 5014: a 0x60: wr reg 0x70 (A) : 
    24.830047: p 5015: a 0x61: rd              : 0x00 
Interrupt Status
    24.836890: p 5016: a 0x60: wr reg 0x70 (A) : 
    24.837108: p 5017: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.837674: p 5120: a 0x68: wr reg 0x34 (A) : 
    24.837892: p 5121: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.852957: p 5122: a 0x68: wr reg 0x34 (A) : 
    24.853175: p 5123: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.853721: p 5124: a 0x60: wr reg 0x6e (A) : 
    24.853939: p 5125: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.854588: p 5126: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.855231: p 5127: a 0x60: wr reg 0x6e (A) : 
    24.855449: p 5128: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.856093: p 5129: a 0x60: wr reg 0x6e (A) : 
    24.856453: p 5136: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.857104: p 5137: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.857833: p 5138: a 0x60: wr reg 0x70 (A) : 
    24.858051: p 5139: a 0x61: rd              : 0x00 
Interrupt Status
    24.864892: p 5140: a 0x60: wr reg 0x70 (A) : 
    24.865110: p 5141: a 0x61: rd              : 0x00 
Deep Color Status
    24.865664: p 5142: a 0x60: wr reg 0x61 (A) : 
    24.865882: p 5143: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.867795: p 5144: a 0x68: wr reg 0x34 (A) : 
    24.868013: p 5145: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.876931: p 5152: a 0x68: wr reg 0x34 (A) : 
    24.877149: p 5153: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.877695: p 5154: a 0x60: wr reg 0x6e (A) : 
    24.877913: p 5155: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.878559: p 5156: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.879202: p 5157: a 0x60: wr reg 0x6e (A) : 
    24.879420: p 5158: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.880067: p 5159: a 0x60: wr reg 0x6e (A) : 
    24.880450: p 5160: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.881103: p 5161: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.881830: p 5168: a 0x60: wr reg 0x70 (A) : 
    24.882048: p 5169: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.896931: p 5170: a 0x68: wr reg 0x34 (A) : 
    24.897149: p 5171: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.897695: p 5172: a 0x60: wr reg 0x6e (A) : 
    24.897913: p 5173: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.898557: p 5174: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.899200: p 5175: a 0x60: wr reg 0x6e (A) : 
    24.899418: p 5176: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.900063: p 5177: a 0x60: wr reg 0x6e (A) : 
    24.900449: p 5184: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.901101: p 5185: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.901829: p 5186: a 0x60: wr reg 0x70 (A) : 
    24.902047: p 5187: a 0x61: rd              : 0x00 
Interrupt Status
    24.907548: p 5188: a 0x60: wr reg 0x70 (A) : 
    24.907832: p 5189: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.908857: p 5190: a 0x68: wr reg 0x34 (A) : 
    24.909076: p 5191: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.916927: p 5192: a 0x68: wr reg 0x34 (A) : 
    24.917145: p 5193: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.917689: p 5200: a 0x60: wr reg 0x6e (A) : 
    24.917907: p 5201: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.918556: p 5202: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.919199: p 5203: a 0x60: wr reg 0x6e (A) : 
    24.919416: p 5204: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.920061: p 5205: a 0x60: wr reg 0x6e (A) : 
    24.920449: p 5206: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.921100: p 5207: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.921827: p 5208: a 0x60: wr reg 0x70 (A) : 
    24.922044: p 5209: a 0x61: rd              : 0x00 
Deep Color Status
    24.922598: p 5216: a 0x60: wr reg 0x61 (A) : 
    24.922816: p 5217: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.940931: p 5218: a 0x68: wr reg 0x34 (A) : 
    24.941149: p 5219: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.941695: p 5220: a 0x60: wr reg 0x6e (A) : 
    24.941913: p 5221: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.942560: p 5222: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.943202: p 5223: a 0x60: wr reg 0x6e (A) : 
    24.943420: p 5224: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    24.944065: p 5225: a 0x60: wr reg 0x6e (A) : 
    24.944447: p 5232: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    24.945097: p 5233: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.945825: p 5234: a 0x60: wr reg 0x70 (A) : 
    24.946042: p 5235: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.946604: p 5236: a 0x68: wr reg 0x34 (A) : 
    24.946822: p 5237: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.960955: p 5238: a 0x68: wr reg 0x34 (A) : 
    24.961173: p 5239: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.961717: p 5240: a 0x60: wr reg 0x6e (A) : 
    24.961935: p 5241: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.962581: p 5248: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.963223: p 5249: a 0x60: wr reg 0x6e (A) : 
    24.963440: p 5250: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.964083: p 5251: a 0x60: wr reg 0x6e (A) : 
    24.964447: p 5252: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.965100: p 5253: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.965829: p 5254: a 0x60: wr reg 0x70 (A) : 
    24.966047: p 5255: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.967134: p 5256: a 0x68: wr reg 0x34 (A) : 
    24.967352: p 5257: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    24.976924: p 5264: a 0x68: wr reg 0x34 (A) : 
    24.977141: p 5265: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.977687: p 5266: a 0x60: wr reg 0x6e (A) : 
    24.977905: p 5267: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    24.978552: p 5268: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.979197: p 5269: a 0x60: wr reg 0x6e (A) : 
    24.979415: p 5270: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.980059: p 5271: a 0x60: wr reg 0x6e (A) : 
    24.980445: p 5272: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.981100: p 5273: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.981827: p 5376: a 0x60: wr reg 0x70 (A) : 
    24.982045: p 5377: a 0x61: rd              : 0x00 
Deep Color Status
    24.984026: p 5378: a 0x60: wr reg 0x61 (A) : 
    24.984406: p 5379: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.992920: p 5380: a 0x68: wr reg 0x34 (A) : 
    24.993137: p 5381: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    24.993686: p 5382: a 0x60: wr reg 0x6e (A) : 
    24.993903: p 5383: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    24.994548: p 5384: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    24.995193: p 5385: a 0x60: wr reg 0x6e (A) : 
    24.995411: p 5392: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    24.996056: p 5393: a 0x60: wr reg 0x6e (A) : 
    24.996444: p 5394: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    24.997097: p 5395: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    24.997821: p 5396: a 0x60: wr reg 0x70 (A) : 
    24.998039: p 5397: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    24.998605: p 5398: a 0x68: wr reg 0x34 (A) : 
    24.998822: p 5399: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.008952: p 5400: a 0x68: wr reg 0x34 (A) : 
    25.009170: p 5401: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.009714: p 5408: a 0x60: wr reg 0x6e (A) : 
    25.009932: p 5409: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.010579: p 5410: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.011219: p 5411: a 0x60: wr reg 0x6e (A) : 
    25.011437: p 5412: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.012080: p 5413: a 0x60: wr reg 0x6e (A) : 
    25.012442: p 5414: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.013092: p 5415: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.013821: p 5416: a 0x60: wr reg 0x70 (A) : 
    25.014039: p 5417: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.024921: p 5424: a 0x68: wr reg 0x34 (A) : 
    25.025139: p 5425: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.025685: p 5426: a 0x60: wr reg 0x6e (A) : 
    25.025903: p 5427: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.026547: p 5428: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.027190: p 5429: a 0x60: wr reg 0x6e (A) : 
    25.027407: p 5430: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.028053: p 5431: a 0x60: wr reg 0x6e (A) : 
    25.028443: p 5432: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.029095: p 5433: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.029820: p 5440: a 0x60: wr reg 0x70 (A) : 
    25.030038: p 5441: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.030604: p 5442: a 0x68: wr reg 0x34 (A) : 
    25.030821: p 5443: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.040955: p 5444: a 0x68: wr reg 0x34 (A) : 
    25.041173: p 5445: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.041715: p 5446: a 0x60: wr reg 0x6e (A) : 
    25.041933: p 5447: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.042578: p 5448: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.043220: p 5449: a 0x60: wr reg 0x6e (A) : 
    25.043438: p 5456: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.044079: p 5457: a 0x60: wr reg 0x6e (A) : 
    25.044445: p 5458: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.045098: p 5459: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.045822: p 5460: a 0x60: wr reg 0x70 (A) : 
    25.046040: p 5461: a 0x61: rd              : 0x00 
Deep Color Status
    25.049056: p 5462: a 0x60: wr reg 0x61 (A) : 
    25.049274: p 5463: a 0x61: rd              : 0x00 
Interrupt Status
    25.051246: p 5464: a 0x60: wr reg 0x70 (A) : 
    25.051464: p 5465: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.052028: p 5472: a 0x68: wr reg 0x34 (A) : 
    25.052445: p 5473: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.068928: p 5474: a 0x68: wr reg 0x34 (A) : 
    25.069146: p 5475: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.069688: p 5476: a 0x60: wr reg 0x6e (A) : 
    25.069906: p 5477: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.070553: p 5478: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.071196: p 5479: a 0x60: wr reg 0x6e (A) : 
    25.071413: p 5480: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.072054: p 5481: a 0x60: wr reg 0x6e (A) : 
    25.072442: p 5488: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.073095: p 5489: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.073823: p 5490: a 0x60: wr reg 0x70 (A) : 
    25.074041: p 5491: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.088916: p 5492: a 0x68: wr reg 0x34 (A) : 
    25.089135: p 5493: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.089676: p 5494: a 0x60: wr reg 0x6e (A) : 
    25.089894: p 5495: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.090539: p 5496: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.091180: p 5497: a 0x60: wr reg 0x6e (A) : 
    25.091397: p 5504: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.092040: p 5505: a 0x60: wr reg 0x6e (A) : 
    25.092440: p 5506: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.093089: p 5507: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.093820: p 5508: a 0x60: wr reg 0x70 (A) : 
    25.094038: p 5509: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.096039: p 5510: a 0x68: wr reg 0x34 (A) : 
    25.096442: p 5511: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.104917: p 5512: a 0x68: wr reg 0x34 (A) : 
    25.105135: p 5513: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.105677: p 5520: a 0x60: wr reg 0x6e (A) : 
    25.105895: p 5521: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.106535: p 5522: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.107180: p 5523: a 0x60: wr reg 0x6e (A) : 
    25.107398: p 5524: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.108041: p 5525: a 0x60: wr reg 0x6e (A) : 
    25.108438: p 5526: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.109089: p 5527: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.109814: p 5528: a 0x60: wr reg 0x70 (A) : 
    25.110032: p 5529: a 0x61: rd              : 0x00 
Deep Color Status
    25.110582: p 5632: a 0x60: wr reg 0x61 (A) : 
    25.110800: p 5633: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.128927: p 5634: a 0x68: wr reg 0x34 (A) : 
    25.129145: p 5635: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.129690: p 5636: a 0x60: wr reg 0x6e (A) : 
    25.129908: p 5637: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.130555: p 5638: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.131198: p 5639: a 0x60: wr reg 0x6e (A) : 
    25.131416: p 5640: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.132061: p 5641: a 0x60: wr reg 0x6e (A) : 
    25.132438: p 5648: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.133091: p 5649: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.133820: p 5650: a 0x60: wr reg 0x70 (A) : 
    25.134038: p 5651: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.134604: p 5652: a 0x68: wr reg 0x34 (A) : 
    25.134822: p 5653: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.144920: p 5654: a 0x68: wr reg 0x34 (A) : 
    25.145137: p 5655: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.145679: p 5656: a 0x60: wr reg 0x6e (A) : 
    25.145897: p 5657: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.146539: p 5664: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.147182: p 5665: a 0x60: wr reg 0x6e (A) : 
    25.147400: p 5666: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.148043: p 5667: a 0x60: wr reg 0x6e (A) : 
    25.148437: p 5668: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.149090: p 5669: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.149817: p 5670: a 0x60: wr reg 0x70 (A) : 
    25.150035: p 5671: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.160920: p 5672: a 0x68: wr reg 0x34 (A) : 
    25.161137: p 5673: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.161680: p 5680: a 0x60: wr reg 0x6e (A) : 
    25.161897: p 5681: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.162540: p 5682: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.163183: p 5683: a 0x60: wr reg 0x6e (A) : 
    25.163401: p 5684: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.164043: p 5685: a 0x60: wr reg 0x6e (A) : 
    25.164437: p 5686: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.165087: p 5687: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.165811: p 5688: a 0x60: wr reg 0x70 (A) : 
    25.166029: p 5689: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.166591: p 5696: a 0x68: wr reg 0x34 (A) : 
    25.166808: p 5697: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.180940: p 5698: a 0x68: wr reg 0x34 (A) : 
    25.181158: p 5699: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.181701: p 5700: a 0x60: wr reg 0x6e (A) : 
    25.181919: p 5701: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.182565: p 5702: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.183205: p 5703: a 0x60: wr reg 0x6e (A) : 
    25.183423: p 5704: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.184066: p 5705: a 0x60: wr reg 0x6e (A) : 
    25.184435: p 5712: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.185088: p 5713: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.185819: p 5714: a 0x60: wr reg 0x70 (A) : 
    25.186037: p 5715: a 0x61: rd              : 0x00 
Deep Color Status
    25.187131: p 5716: a 0x60: wr reg 0x61 (A) : 
    25.187349: p 5717: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.189387: p 5718: a 0x68: wr reg 0x34 (A) : 
    25.189605: p 5719: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.196916: p 5720: a 0x68: wr reg 0x34 (A) : 
    25.197134: p 5721: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.197680: p 5728: a 0x60: wr reg 0x6e (A) : 
    25.197897: p 5729: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.198546: p 5730: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.199192: p 5731: a 0x60: wr reg 0x6e (A) : 
    25.199409: p 5732: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.200054: p 5733: a 0x60: wr reg 0x6e (A) : 
    25.200434: p 5734: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.201090: p 5735: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.201815: p 5736: a 0x60: wr reg 0x70 (A) : 
    25.202033: p 5737: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.216915: p 5744: a 0x68: wr reg 0x34 (A) : 
    25.217133: p 5745: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.217680: p 5746: a 0x60: wr reg 0x6e (A) : 
    25.217898: p 5747: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.218545: p 5748: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.219189: p 5749: a 0x60: wr reg 0x6e (A) : 
    25.219407: p 5750: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.220053: p 5751: a 0x60: wr reg 0x6e (A) : 
    25.220434: p 5752: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.221089: p 5753: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.221818: p 5760: a 0x60: wr reg 0x70 (A) : 
    25.222036: p 5761: a 0x61: rd              : 0x00 
Interrupt Status
    25.227537: p 5762: a 0x60: wr reg 0x70 (A) : 
    25.227825: p 5763: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.228889: p 5764: a 0x68: wr reg 0x34 (A) : 
    25.229107: p 5765: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.236911: p 5766: a 0x68: wr reg 0x34 (A) : 
    25.237128: p 5767: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.237672: p 5768: a 0x60: wr reg 0x6e (A) : 
    25.237890: p 5769: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.238535: p 5776: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.239179: p 5777: a 0x60: wr reg 0x6e (A) : 
    25.239397: p 5778: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.240042: p 5779: a 0x60: wr reg 0x6e (A) : 
    25.240434: p 5780: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.241085: p 5781: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.241812: p 5782: a 0x60: wr reg 0x70 (A) : 
    25.242030: p 5783: a 0x61: rd              : 0x00 
Deep Color Status
    25.242580: p 5784: a 0x60: wr reg 0x61 (A) : 
    25.242798: p 5785: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.256915: p 5888: a 0x68: wr reg 0x34 (A) : 
    25.257133: p 5889: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.257680: p 5890: a 0x60: wr reg 0x6e (A) : 
    25.257898: p 5891: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.258545: p 5892: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.259187: p 5893: a 0x60: wr reg 0x6e (A) : 
    25.259405: p 5894: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.260053: p 5895: a 0x60: wr reg 0x6e (A) : 
    25.260430: p 5896: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.261083: p 5897: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.261810: p 5904: a 0x60: wr reg 0x70 (A) : 
    25.262027: p 5905: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.262594: p 5906: a 0x68: wr reg 0x34 (A) : 
    25.262812: p 5907: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.272909: p 5908: a 0x68: wr reg 0x34 (A) : 
    25.273127: p 5909: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.273672: p 5910: a 0x60: wr reg 0x6e (A) : 
    25.273891: p 5911: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.274537: p 5912: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.275178: p 5913: a 0x60: wr reg 0x6e (A) : 
    25.275396: p 5920: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.276041: p 5921: a 0x60: wr reg 0x6e (A) : 
    25.276431: p 5922: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.277088: p 5923: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.277814: p 5924: a 0x60: wr reg 0x70 (A) : 
    25.278032: p 5925: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.300919: p 5926: a 0x68: wr reg 0x34 (A) : 
    25.301136: p 5927: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.301685: p 5928: a 0x60: wr reg 0x6e (A) : 
    25.301903: p 5929: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.302551: p 5936: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.303196: p 5937: a 0x60: wr reg 0x6e (A) : 
    25.303414: p 5938: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.304060: p 5939: a 0x60: wr reg 0x6e (A) : 
    25.304430: p 5940: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.305083: p 5941: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.305812: p 5942: a 0x60: wr reg 0x70 (A) : 
    25.306030: p 5943: a 0x61: rd              : 0x00 
Deep Color Status
    25.306582: p 5944: a 0x60: wr reg 0x61 (A) : 
    25.306800: p 5945: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.307897: p 5952: a 0x68: wr reg 0x34 (A) : 
    25.308115: p 5953: a 0x69: rd              : 0x00 
Interrupt Status
    25.311039: p 5954: a 0x60: wr reg 0x70 (A) : 
    25.311257: p 5955: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.320911: p 5956: a 0x68: wr reg 0x34 (A) : 
    25.321129: p 5957: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.321675: p 5958: a 0x60: wr reg 0x6e (A) : 
    25.321892: p 5959: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.322539: p 5960: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.323183: p 5961: a 0x60: wr reg 0x6e (A) : 
    25.323401: p 5968: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.324047: p 5969: a 0x60: wr reg 0x6e (A) : 
    25.324430: p 5970: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.325083: p 5971: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.325810: p 5972: a 0x60: wr reg 0x70 (A) : 
    25.326027: p 5973: a 0x61: rd              : 0x00 
Interrupt Status
    25.332861: p 5974: a 0x60: wr reg 0x70 (A) : 
    25.333079: p 5975: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.333645: p 5976: a 0x68: wr reg 0x34 (A) : 
    25.333863: p 5977: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.348920: p 5984: a 0x68: wr reg 0x34 (A) : 
    25.349138: p 5985: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.349686: p 5986: a 0x60: wr reg 0x6e (A) : 
    25.349903: p 5987: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.350552: p 5988: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.351198: p 5989: a 0x60: wr reg 0x6e (A) : 
    25.351415: p 5990: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.352062: p 5991: a 0x60: wr reg 0x6e (A) : 
    25.352428: p 5992: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.353085: p 5993: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.353815: p 6000: a 0x60: wr reg 0x70 (A) : 
    25.354033: p 6001: a 0x61: rd              : 0x00 
Interrupt Status
    25.360871: p 6002: a 0x60: wr reg 0x70 (A) : 
    25.361089: p 6003: a 0x61: rd              : 0x00 
Deep Color Status
    25.361641: p 6004: a 0x60: wr reg 0x61 (A) : 
    25.361859: p 6005: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.364952: p 6006: a 0x68: wr reg 0x34 (A) : 
    25.365170: p 6007: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.365716: p 6008: a 0x60: wr reg 0x6e (A) : 
    25.365934: p 6009: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.366581: p 6016: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.367225: p 6017: a 0x60: wr reg 0x6e (A) : 
    25.367444: p 6018: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.368090: p 6019: a 0x60: wr reg 0x6e (A) : 
    25.368434: p 6020: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.369087: p 6021: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    25.369830: p 6022: a 0x68: wr reg 0x34 (A) : 
    25.370047: p 6023: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.380900: p 6024: a 0x68: wr reg 0x34 (A) : 
    25.381118: p 6025: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.381664: p 6032: a 0x60: wr reg 0x6e (A) : 
    25.381882: p 6033: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.382527: p 6034: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.383170: p 6035: a 0x60: wr reg 0x6e (A) : 
    25.383388: p 6036: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.384032: p 6037: a 0x60: wr reg 0x6e (A) : 
    25.384427: p 6038: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.385077: p 6039: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.385804: p 6040: a 0x60: wr reg 0x70 (A) : 
    25.386022: p 6041: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.396901: p 6144: a 0x68: wr reg 0x34 (A) : 
    25.397119: p 6145: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.397663: p 6146: a 0x60: wr reg 0x6e (A) : 
    25.397881: p 6147: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.398526: p 6148: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.399168: p 6149: a 0x60: wr reg 0x6e (A) : 
    25.399386: p 6150: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.400031: p 6151: a 0x60: wr reg 0x6e (A) : 
    25.400425: p 6152: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.401077: p 6153: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.401805: p 6160: a 0x60: wr reg 0x70 (A) : 
    25.402023: p 6161: a 0x61: rd              : 0x00 
Interrupt Status
    25.406744: p 6162: a 0x60: wr reg 0x70 (A) : 
    25.407030: p 6163: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.407606: p 6164: a 0x68: wr reg 0x34 (A) : 
    25.407823: p 6165: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.416903: p 6166: a 0x68: wr reg 0x34 (A) : 
    25.417121: p 6167: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.417665: p 6168: a 0x60: wr reg 0x6e (A) : 
    25.417883: p 6169: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.418526: p 6176: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.419169: p 6177: a 0x60: wr reg 0x6e (A) : 
    25.419387: p 6178: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.420029: p 6179: a 0x60: wr reg 0x6e (A) : 
    25.420427: p 6180: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.421077: p 6181: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.421802: p 6182: a 0x60: wr reg 0x70 (A) : 
    25.422020: p 6183: a 0x61: rd              : 0x00 
Deep Color Status
    25.424016: p 6184: a 0x60: wr reg 0x61 (A) : 
    25.424426: p 6185: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.432906: p 6192: a 0x68: wr reg 0x34 (A) : 
    25.433124: p 6193: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.433667: p 6194: a 0x60: wr reg 0x6e (A) : 
    25.433885: p 6195: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.434526: p 6196: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.435168: p 6197: a 0x60: wr reg 0x6e (A) : 
    25.435386: p 6198: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.436028: p 6199: a 0x60: wr reg 0x6e (A) : 
    25.436423: p 6200: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.437074: p 6201: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.437799: p 6208: a 0x60: wr reg 0x70 (A) : 
    25.438016: p 6209: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.438578: p 6210: a 0x68: wr reg 0x34 (A) : 
    25.438796: p 6211: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.452901: p 6212: a 0x68: wr reg 0x34 (A) : 
    25.453119: p 6213: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.453664: p 6214: a 0x60: wr reg 0x6e (A) : 
    25.453882: p 6215: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.454526: p 6216: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.455169: p 6217: a 0x60: wr reg 0x6e (A) : 
    25.455386: p 6224: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.456032: p 6225: a 0x60: wr reg 0x6e (A) : 
    25.456422: p 6226: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.457076: p 6227: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.457801: p 6228: a 0x60: wr reg 0x70 (A) : 
    25.458019: p 6229: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.469102: p 6230: a 0x68: wr reg 0x34 (A) : 
    25.469320: p 6231: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.469864: p 6232: a 0x60: wr reg 0x6e (A) : 
    25.470082: p 6233: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.470727: p 6240: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.471367: p 6241: a 0x60: wr reg 0x6e (A) : 
    25.471585: p 6242: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.472348: p 6243: a 0x60: wr reg 0x6e (A) : 
    25.472602: p 6244: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.473254: p 6245: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.473983: p 6246: a 0x60: wr reg 0x70 (A) : 
    25.474201: p 6247: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.476419: p 6248: a 0x68: wr reg 0x34 (A) : 
    25.476639: p 6249: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.484900: p 6256: a 0x68: wr reg 0x34 (A) : 
    25.485118: p 6257: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.485662: p 6258: a 0x60: wr reg 0x6e (A) : 
    25.485880: p 6259: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.486523: p 6260: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.487164: p 6261: a 0x60: wr reg 0x6e (A) : 
    25.487382: p 6262: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.488025: p 6263: a 0x60: wr reg 0x6e (A) : 
    25.488422: p 6264: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.489075: p 6265: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.489801: p 6272: a 0x60: wr reg 0x70 (A) : 
    25.490019: p 6273: a 0x61: rd              : 0x00 
Deep Color Status
    25.492013: p 6274: a 0x60: wr reg 0x61 (A) : 
    25.492424: p 6275: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.500899: p 6276: a 0x68: wr reg 0x34 (A) : 
    25.501116: p 6277: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.501660: p 6278: a 0x60: wr reg 0x6e (A) : 
    25.501879: p 6279: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.502525: p 6280: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.503168: p 6281: a 0x60: wr reg 0x6e (A) : 
    25.503386: p 6288: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.504030: p 6289: a 0x60: wr reg 0x6e (A) : 
    25.504420: p 6290: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.505076: p 6291: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.505804: p 6292: a 0x60: wr reg 0x70 (A) : 
    25.506022: p 6293: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.506590: p 6294: a 0x68: wr reg 0x34 (A) : 
    25.506808: p 6295: a 0x69: rd              : 0x00 
Interrupt Status
    25.512857: p 6296: a 0x60: wr reg 0x70 (A) : 
    25.513075: p 6297: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.528910: p 6400: a 0x68: wr reg 0x34 (A) : 
    25.529128: p 6401: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.529674: p 6402: a 0x60: wr reg 0x6e (A) : 
    25.529892: p 6403: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.530541: p 6404: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.531184: p 6405: a 0x60: wr reg 0x6e (A) : 
    25.531402: p 6406: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.532044: p 6407: a 0x60: wr reg 0x6e (A) : 
    25.532420: p 6408: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.533073: p 6409: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.533801: p 6416: a 0x60: wr reg 0x70 (A) : 
    25.534019: p 6417: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.536019: p 6418: a 0x68: wr reg 0x34 (A) : 
    25.536423: p 6419: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.544895: p 6420: a 0x68: wr reg 0x34 (A) : 
    25.545112: p 6421: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.545656: p 6422: a 0x60: wr reg 0x6e (A) : 
    25.545875: p 6423: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.546517: p 6424: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.547162: p 6425: a 0x60: wr reg 0x6e (A) : 
    25.547380: p 6432: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.548022: p 6433: a 0x60: wr reg 0x6e (A) : 
    25.548420: p 6434: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.549071: p 6435: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.549796: p 6436: a 0x60: wr reg 0x70 (A) : 
    25.550014: p 6437: a 0x61: rd              : 0x00 
Deep Color Status
    25.550563: p 6438: a 0x60: wr reg 0x61 (A) : 
    25.550781: p 6439: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.564897: p 6440: a 0x68: wr reg 0x34 (A) : 
    25.565114: p 6441: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.565660: p 6448: a 0x60: wr reg 0x6e (A) : 
    25.565879: p 6449: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.566525: p 6450: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.567168: p 6451: a 0x60: wr reg 0x6e (A) : 
    25.567386: p 6452: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.568030: p 6453: a 0x60: wr reg 0x6e (A) : 
    25.568418: p 6454: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.569071: p 6455: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.569798: p 6456: a 0x60: wr reg 0x70 (A) : 
    25.570016: p 6457: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.570582: p 6464: a 0x68: wr reg 0x34 (A) : 
    25.570799: p 6465: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.584927: p 6466: a 0x68: wr reg 0x34 (A) : 
    25.585145: p 6467: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.585693: p 6468: a 0x60: wr reg 0x6e (A) : 
    25.585911: p 6469: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.586559: p 6470: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.587206: p 6471: a 0x60: wr reg 0x6e (A) : 
    25.587424: p 6472: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.588069: p 6473: a 0x60: wr reg 0x6e (A) : 
    25.588417: p 6480: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.589071: p 6481: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.589800: p 6482: a 0x60: wr reg 0x70 (A) : 
    25.590018: p 6483: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.604893: p 6484: a 0x68: wr reg 0x34 (A) : 
    25.605111: p 6485: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.605657: p 6486: a 0x60: wr reg 0x6e (A) : 
    25.605875: p 6487: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.606521: p 6488: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.607167: p 6489: a 0x60: wr reg 0x6e (A) : 
    25.607384: p 6496: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.608033: p 6497: a 0x60: wr reg 0x6e (A) : 
    25.608415: p 6498: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.609068: p 6499: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.609797: p 6500: a 0x60: wr reg 0x70 (A) : 
    25.610014: p 6501: a 0x61: rd              : 0x00 
Deep Color Status
    25.610568: p 6502: a 0x60: wr reg 0x61 (A) : 
    25.610786: p 6503: a 0x61: rd              : 0x00 
<Unknown>
    25.613890: p 6504: a 0x68: wr reg 0x7f (A) : 0x83 
Interrupt Status 3
    25.614531: p 6505: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    25.615188: p 6512: a 0x68: wr reg 0x34 (A) : 
    25.615406: p 6513: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.620917: p 6514: a 0x68: wr reg 0x34 (A) : 
    25.621135: p 6515: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.621676: p 6516: a 0x60: wr reg 0x6e (A) : 
    25.621894: p 6517: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.622537: p 6518: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.623180: p 6519: a 0x60: wr reg 0x6e (A) : 
    25.623398: p 6520: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.624039: p 6521: a 0x60: wr reg 0x6e (A) : 
    25.624415: p 6528: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.625066: p 6529: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.625790: p 6530: a 0x60: wr reg 0x70 (A) : 
    25.626008: p 6531: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.644903: p 6532: a 0x68: wr reg 0x34 (A) : 
    25.645121: p 6533: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.645669: p 6534: a 0x60: wr reg 0x6e (A) : 
    25.645887: p 6535: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.646535: p 6536: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.647178: p 6537: a 0x60: wr reg 0x6e (A) : 
    25.647396: p 6544: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.648041: p 6545: a 0x60: wr reg 0x6e (A) : 
    25.648413: p 6546: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.649065: p 6547: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.649794: p 6548: a 0x60: wr reg 0x70 (A) : 
    25.650012: p 6549: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.653072: p 6550: a 0x68: wr reg 0x34 (A) : 
    25.653290: p 6551: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.660892: p 6552: a 0x68: wr reg 0x34 (A) : 
    25.661109: p 6553: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.661653: p 8192: a 0x60: wr reg 0x6e (A) : 
    25.661871: p 8193: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.662518: p 8194: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.663159: p 8195: a 0x60: wr reg 0x6e (A) : 
    25.663376: p 8196: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.664019: p 8197: a 0x60: wr reg 0x6e (A) : 
    25.664413: p 8198: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.665064: p 8199: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.665790: p 8200: a 0x60: wr reg 0x70 (A) : 
    25.666009: p 8201: a 0x61: rd              : 0x00 
Deep Color Status
    25.666563: p 8208: a 0x60: wr reg 0x61 (A) : 
    25.666781: p 8209: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.680893: p 8210: a 0x68: wr reg 0x34 (A) : 
    25.681112: p 8211: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.681658: p 8212: a 0x60: wr reg 0x6e (A) : 
    25.681875: p 8213: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.682522: p 8214: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.683167: p 8215: a 0x60: wr reg 0x6e (A) : 
    25.683384: p 8216: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.684030: p 8217: a 0x60: wr reg 0x6e (A) : 
    25.684411: p 8224: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.685064: p 8225: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.685791: p 8226: a 0x60: wr reg 0x70 (A) : 
    25.686008: p 8227: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.686574: p 8228: a 0x68: wr reg 0x34 (A) : 
    25.686792: p 8229: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.700923: p 8230: a 0x68: wr reg 0x34 (A) : 
    25.701141: p 8231: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.701687: p 8232: a 0x60: wr reg 0x6e (A) : 
    25.701905: p 8233: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.702552: p 8240: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.703195: p 8241: a 0x60: wr reg 0x6e (A) : 
    25.703413: p 8242: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.704055: p 8243: a 0x60: wr reg 0x6e (A) : 
    25.704411: p 8244: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.705066: p 8245: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.705795: p 8246: a 0x60: wr reg 0x70 (A) : 
    25.706013: p 8247: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.716888: p 8248: a 0x68: wr reg 0x34 (A) : 
    25.717106: p 8249: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.717650: p 8256: a 0x60: wr reg 0x6e (A) : 
    25.717868: p 8257: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.718512: p 8258: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.719154: p 8259: a 0x60: wr reg 0x6e (A) : 
    25.719372: p 8260: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.720016: p 8261: a 0x60: wr reg 0x6e (A) : 
    25.720410: p 8262: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.721061: p 8263: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.721788: p 8264: a 0x60: wr reg 0x70 (A) : 
    25.722006: p 8265: a 0x61: rd              : 0x00 
Deep Color Status
    25.722555: p 8272: a 0x60: wr reg 0x61 (A) : 
    25.722773: p 8273: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.725845: p 8274: a 0x68: wr reg 0x34 (A) : 
    25.726063: p 8275: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.732890: p 8276: a 0x68: wr reg 0x34 (A) : 
    25.733108: p 8277: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.733654: p 8278: a 0x60: wr reg 0x6e (A) : 
    25.733872: p 8279: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.734519: p 8280: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.735160: p 8281: a 0x60: wr reg 0x6e (A) : 
    25.735377: p 8288: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.736022: p 8289: a 0x60: wr reg 0x6e (A) : 
    25.736408: p 8290: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.737061: p 8291: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.737787: p 8292: a 0x60: wr reg 0x70 (A) : 
    25.738005: p 8293: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.756898: p 8294: a 0x68: wr reg 0x34 (A) : 
    25.757116: p 8295: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.757666: p 8296: a 0x60: wr reg 0x6e (A) : 
    25.757884: p 8297: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.758535: p 8304: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.759182: p 8305: a 0x60: wr reg 0x6e (A) : 
    25.759400: p 8306: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.760047: p 8307: a 0x60: wr reg 0x6e (A) : 
    25.760410: p 8308: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.761065: p 8309: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.761793: p 8310: a 0x60: wr reg 0x70 (A) : 
    25.762011: p 8311: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.765069: p 8312: a 0x68: wr reg 0x34 (A) : 
    25.765287: p 8313: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.772885: p 8320: a 0x68: wr reg 0x34 (A) : 
    25.773103: p 8321: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.773649: p 8322: a 0x60: wr reg 0x6e (A) : 
    25.773867: p 8323: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.774511: p 8324: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.775156: p 8325: a 0x60: wr reg 0x6e (A) : 
    25.775374: p 8326: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.776021: p 8327: a 0x60: wr reg 0x6e (A) : 
    25.776407: p 8328: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.777061: p 8329: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.777788: p 8336: a 0x60: wr reg 0x70 (A) : 
    25.778006: p 8337: a 0x61: rd              : 0x00 
Deep Color Status
    25.778560: p 8338: a 0x60: wr reg 0x61 (A) : 
    25.778778: p 8339: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.792885: p 8340: a 0x68: wr reg 0x34 (A) : 
    25.793103: p 8341: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.793648: p 8342: a 0x60: wr reg 0x6e (A) : 
    25.793867: p 8343: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.794514: p 8344: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.795156: p 8345: a 0x60: wr reg 0x6e (A) : 
    25.795374: p 8448: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.796017: p 8449: a 0x60: wr reg 0x6e (A) : 
    25.796406: p 8450: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.797062: p 8451: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.797788: p 8452: a 0x60: wr reg 0x70 (A) : 
    25.798006: p 8453: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.798572: p 8454: a 0x68: wr reg 0x34 (A) : 
    25.798790: p 8455: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.812917: p 8456: a 0x68: wr reg 0x34 (A) : 
    25.813135: p 8457: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.813681: p 8464: a 0x60: wr reg 0x6e (A) : 
    25.813899: p 8465: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.814547: p 8466: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.815190: p 8467: a 0x60: wr reg 0x6e (A) : 
    25.815408: p 8468: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.816053: p 8469: a 0x60: wr reg 0x6e (A) : 
    25.816407: p 8470: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.817059: p 8471: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.817787: p 8472: a 0x60: wr reg 0x70 (A) : 
    25.818004: p 8473: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.832885: p 8480: a 0x68: wr reg 0x34 (A) : 
    25.833103: p 8481: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.833649: p 8482: a 0x60: wr reg 0x6e (A) : 
    25.833867: p 8483: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.834514: p 8484: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.835155: p 8485: a 0x60: wr reg 0x6e (A) : 
    25.835372: p 8486: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.836017: p 8487: a 0x60: wr reg 0x6e (A) : 
    25.836403: p 8488: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.837056: p 8489: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.837782: p 8496: a 0x60: wr reg 0x70 (A) : 
    25.838000: p 8497: a 0x61: rd              : 0x00 
Deep Color Status
    25.838552: p 8498: a 0x60: wr reg 0x61 (A) : 
    25.838770: p 8499: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.841880: p 8500: a 0x68: wr reg 0x34 (A) : 
    25.842098: p 8501: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.848883: p 8502: a 0x68: wr reg 0x34 (A) : 
    25.849101: p 8503: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.849647: p 8504: a 0x60: wr reg 0x6e (A) : 
    25.849865: p 8505: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.850510: p 8512: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.851153: p 8513: a 0x60: wr reg 0x6e (A) : 
    25.851371: p 8514: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.852014: p 8515: a 0x60: wr reg 0x6e (A) : 
    25.852403: p 8516: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.853056: p 8517: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.853783: p 8518: a 0x60: wr reg 0x70 (A) : 
    25.854001: p 8519: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.872895: p 8520: a 0x68: wr reg 0x34 (A) : 
    25.873113: p 8521: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.873659: p 8528: a 0x60: wr reg 0x6e (A) : 
    25.873877: p 8529: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.874524: p 8530: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.875169: p 8531: a 0x60: wr reg 0x6e (A) : 
    25.875387: p 8532: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.876031: p 8533: a 0x60: wr reg 0x6e (A) : 
    25.876403: p 8534: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.877056: p 8535: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.877785: p 8536: a 0x60: wr reg 0x70 (A) : 
    25.878003: p 8537: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.881056: p 8544: a 0x68: wr reg 0x34 (A) : 
    25.881274: p 8545: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.888882: p 8546: a 0x68: wr reg 0x34 (A) : 
    25.889100: p 8547: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.889646: p 8548: a 0x60: wr reg 0x6e (A) : 
    25.889864: p 8549: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.890511: p 8550: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.891155: p 8551: a 0x60: wr reg 0x6e (A) : 
    25.891373: p 8552: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.892018: p 8553: a 0x60: wr reg 0x6e (A) : 
    25.892401: p 8560: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.893055: p 8561: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.893785: p 8562: a 0x60: wr reg 0x70 (A) : 
    25.894003: p 8563: a 0x61: rd              : 0x00 
Deep Color Status
    25.894557: p 8564: a 0x60: wr reg 0x61 (A) : 
    25.894775: p 8565: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.908880: p 8566: a 0x68: wr reg 0x34 (A) : 
    25.909098: p 8567: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.909644: p 8568: a 0x60: wr reg 0x6e (A) : 
    25.909862: p 8569: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.910508: p 8576: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.911154: p 8577: a 0x60: wr reg 0x6e (A) : 
    25.911371: p 8578: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.912016: p 8579: a 0x60: wr reg 0x6e (A) : 
    25.912402: p 8580: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.913056: p 8581: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.913785: p 8582: a 0x60: wr reg 0x70 (A) : 
    25.914003: p 8583: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.914571: p 8584: a 0x68: wr reg 0x34 (A) : 
    25.914789: p 8585: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.928916: p 8592: a 0x68: wr reg 0x34 (A) : 
    25.929134: p 8593: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.929680: p 8594: a 0x60: wr reg 0x6e (A) : 
    25.929898: p 8595: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    25.930544: p 8596: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.931188: p 8597: a 0x60: wr reg 0x6e (A) : 
    25.931406: p 8598: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.932052: p 8599: a 0x60: wr reg 0x6e (A) : 
    25.932400: p 8600: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.933052: p 8601: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.933781: p 8704: a 0x60: wr reg 0x70 (A) : 
    25.933999: p 8705: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.948878: p 8706: a 0x68: wr reg 0x34 (A) : 
    25.949096: p 8707: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.949642: p 8708: a 0x60: wr reg 0x6e (A) : 
    25.949860: p 8709: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.950507: p 8710: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.951150: p 8711: a 0x60: wr reg 0x6e (A) : 
    25.951367: p 8712: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.952012: p 8713: a 0x60: wr reg 0x6e (A) : 
    25.952400: p 8720: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.953055: p 8721: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.953782: p 8722: a 0x60: wr reg 0x70 (A) : 
    25.953999: p 8723: a 0x61: rd              : 0x00 
Deep Color Status
    25.954552: p 8724: a 0x60: wr reg 0x61 (A) : 
    25.954770: p 8725: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.957871: p 8726: a 0x68: wr reg 0x34 (A) : 
    25.958089: p 8727: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    25.964883: p 8728: a 0x68: wr reg 0x34 (A) : 
    25.965100: p 8729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.965644: p 8736: a 0x60: wr reg 0x6e (A) : 
    25.965863: p 8737: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.966509: p 8738: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.967152: p 8739: a 0x60: wr reg 0x6e (A) : 
    25.967370: p 8740: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    25.968014: p 8741: a 0x60: wr reg 0x6e (A) : 
    25.968398: p 8742: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    25.969051: p 8743: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.969776: p 8744: a 0x60: wr reg 0x70 (A) : 
    25.969994: p 8745: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.988887: p 8752: a 0x68: wr reg 0x34 (A) : 
    25.989104: p 8753: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    25.989649: p 8754: a 0x60: wr reg 0x6e (A) : 
    25.989867: p 8755: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    25.990511: p 8756: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    25.991154: p 8757: a 0x60: wr reg 0x6e (A) : 
    25.991372: p 8758: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    25.992014: p 8759: a 0x60: wr reg 0x6e (A) : 
    25.992385: p 8760: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    25.993037: p 8761: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    25.993766: p 8768: a 0x60: wr reg 0x70 (A) : 
    25.993984: p 8769: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    25.997021: p 8770: a 0x68: wr reg 0x34 (A) : 
    25.997239: p 8771: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.004871: p 8772: a 0x68: wr reg 0x34 (A) : 
    26.005089: p 8773: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.005633: p 8774: a 0x60: wr reg 0x6e (A) : 
    26.005851: p 8775: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.006500: p 8776: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.007144: p 8777: a 0x60: wr reg 0x6e (A) : 
    26.007362: p 8784: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.008007: p 8785: a 0x60: wr reg 0x6e (A) : 
    26.008383: p 8786: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.009038: p 8787: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.009764: p 8788: a 0x60: wr reg 0x70 (A) : 
    26.009982: p 8789: a 0x61: rd              : 0x00 
Deep Color Status
    26.010536: p 8790: a 0x60: wr reg 0x61 (A) : 
    26.010754: p 8791: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.024874: p 8792: a 0x68: wr reg 0x34 (A) : 
    26.025091: p 8793: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.025637: p 8800: a 0x60: wr reg 0x6e (A) : 
    26.025855: p 8801: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.026501: p 8802: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.027144: p 8803: a 0x60: wr reg 0x6e (A) : 
    26.027362: p 8804: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.028007: p 8805: a 0x60: wr reg 0x6e (A) : 
    26.028381: p 8806: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.029036: p 8807: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.029763: p 8808: a 0x60: wr reg 0x70 (A) : 
    26.029981: p 8809: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.030548: p 8816: a 0x68: wr reg 0x34 (A) : 
    26.030766: p 8817: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.044899: p 8818: a 0x68: wr reg 0x34 (A) : 
    26.045117: p 8819: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.045659: p 8820: a 0x60: wr reg 0x6e (A) : 
    26.045877: p 8821: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.046524: p 8822: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.047162: p 8823: a 0x60: wr reg 0x6e (A) : 
    26.047380: p 8824: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.048025: p 8825: a 0x60: wr reg 0x6e (A) : 
    26.048397: p 8832: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.049048: p 8833: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.049775: p 8834: a 0x60: wr reg 0x70 (A) : 
    26.049992: p 8835: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.064867: p 8836: a 0x68: wr reg 0x34 (A) : 
    26.065085: p 8837: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.065630: p 8838: a 0x60: wr reg 0x6e (A) : 
    26.065848: p 8839: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.066494: p 8840: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.067135: p 8841: a 0x60: wr reg 0x6e (A) : 
    26.067353: p 8848: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.067994: p 8849: a 0x60: wr reg 0x6e (A) : 
    26.068393: p 8850: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.069044: p 8851: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.069771: p 8852: a 0x60: wr reg 0x70 (A) : 
    26.069989: p 8853: a 0x61: rd              : 0x00 
Deep Color Status
    26.070539: p 8854: a 0x60: wr reg 0x61 (A) : 
    26.070757: p 8855: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.073822: p 8856: a 0x68: wr reg 0x34 (A) : 
    26.074040: p 8857: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.080866: p 8960: a 0x68: wr reg 0x34 (A) : 
    26.081083: p 8961: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.081626: p 8962: a 0x60: wr reg 0x6e (A) : 
    26.081844: p 8963: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.082490: p 8964: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.083131: p 8965: a 0x60: wr reg 0x6e (A) : 
    26.083349: p 8966: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.083990: p 8967: a 0x60: wr reg 0x6e (A) : 
    26.084391: p 8968: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.085047: p 8969: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.085769: p 8976: a 0x60: wr reg 0x70 (A) : 
    26.085987: p 8977: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.104882: p 8978: a 0x68: wr reg 0x34 (A) : 
    26.105100: p 8979: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.105642: p 8980: a 0x60: wr reg 0x6e (A) : 
    26.105860: p 8981: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.106504: p 8982: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.107147: p 8983: a 0x60: wr reg 0x6e (A) : 
    26.107365: p 8984: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.108008: p 8985: a 0x60: wr reg 0x6e (A) : 
    26.108391: p 8992: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.109043: p 8993: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.109769: p 8994: a 0x60: wr reg 0x70 (A) : 
    26.109987: p 8995: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.113041: p 8996: a 0x68: wr reg 0x34 (A) : 
    26.113259: p 8997: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.120869: p 8998: a 0x68: wr reg 0x34 (A) : 
    26.121086: p 8999: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.121628: p 9000: a 0x60: wr reg 0x6e (A) : 
    26.121846: p 9001: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.122488: p 9008: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.123131: p 9009: a 0x60: wr reg 0x6e (A) : 
    26.123349: p 9010: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.123992: p 9011: a 0x60: wr reg 0x6e (A) : 
    26.124388: p 9012: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.125039: p 9013: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.125765: p 9014: a 0x60: wr reg 0x70 (A) : 
    26.125984: p 9015: a 0x61: rd              : 0x00 
Deep Color Status
    26.126534: p 9016: a 0x60: wr reg 0x61 (A) : 
    26.126751: p 9017: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.140864: p 9024: a 0x68: wr reg 0x34 (A) : 
    26.141082: p 9025: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.141624: p 9026: a 0x60: wr reg 0x6e (A) : 
    26.141842: p 9027: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.142485: p 9028: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.143126: p 9029: a 0x60: wr reg 0x6e (A) : 
    26.143344: p 9030: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.143987: p 9031: a 0x60: wr reg 0x6e (A) : 
    26.144388: p 9032: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.145039: p 9033: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.145765: p 9040: a 0x60: wr reg 0x70 (A) : 
    26.145983: p 9041: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.146549: p 9042: a 0x68: wr reg 0x34 (A) : 
    26.146767: p 9043: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.160898: p 9044: a 0x68: wr reg 0x34 (A) : 
    26.161116: p 9045: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.161660: p 9046: a 0x60: wr reg 0x6e (A) : 
    26.161878: p 9047: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.162523: p 9048: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.163164: p 9049: a 0x60: wr reg 0x6e (A) : 
    26.163381: p 9056: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.164023: p 9057: a 0x60: wr reg 0x6e (A) : 
    26.164393: p 9058: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.165041: p 9059: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.165766: p 9060: a 0x60: wr reg 0x70 (A) : 
    26.165983: p 9061: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.180865: p 9062: a 0x68: wr reg 0x34 (A) : 
    26.181083: p 9063: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.181625: p 9064: a 0x60: wr reg 0x6e (A) : 
    26.181842: p 9065: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.182485: p 9072: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.183128: p 9073: a 0x60: wr reg 0x6e (A) : 
    26.183346: p 9074: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.183989: p 9075: a 0x60: wr reg 0x6e (A) : 
    26.184389: p 9076: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.185037: p 9077: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.185762: p 9078: a 0x60: wr reg 0x70 (A) : 
    26.185980: p 9079: a 0x61: rd              : 0x00 
Deep Color Status
    26.186530: p 9080: a 0x60: wr reg 0x61 (A) : 
    26.186748: p 9081: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.189809: p 9088: a 0x68: wr reg 0x34 (A) : 
    26.190027: p 9089: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.196863: p 9090: a 0x68: wr reg 0x34 (A) : 
    26.197081: p 9091: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.197625: p 9092: a 0x60: wr reg 0x6e (A) : 
    26.197843: p 9093: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.198486: p 9094: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.199126: p 9095: a 0x60: wr reg 0x6e (A) : 
    26.199344: p 9096: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.199987: p 9097: a 0x60: wr reg 0x6e (A) : 
    26.200387: p 9104: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.201035: p 9105: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.201763: p 9106: a 0x60: wr reg 0x70 (A) : 
    26.201980: p 9107: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.220873: p 9108: a 0x68: wr reg 0x34 (A) : 
    26.221091: p 9109: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.221639: p 9110: a 0x60: wr reg 0x6e (A) : 
    26.221857: p 9111: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.222507: p 9112: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.223153: p 9113: a 0x60: wr reg 0x6e (A) : 
    26.223371: p 9216: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.224017: p 9217: a 0x60: wr reg 0x6e (A) : 
    26.224385: p 9218: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.225040: p 9219: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.225766: p 9220: a 0x60: wr reg 0x70 (A) : 
    26.225984: p 9221: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.229040: p 9222: a 0x68: wr reg 0x34 (A) : 
    26.229258: p 9223: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.236861: p 9224: a 0x68: wr reg 0x34 (A) : 
    26.237080: p 9225: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.237626: p 9232: a 0x60: wr reg 0x6e (A) : 
    26.237843: p 9233: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.238490: p 9234: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.239133: p 9235: a 0x60: wr reg 0x6e (A) : 
    26.239351: p 9236: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.239995: p 9237: a 0x60: wr reg 0x6e (A) : 
    26.240385: p 9238: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.241038: p 9239: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.241765: p 9240: a 0x60: wr reg 0x70 (A) : 
    26.241982: p 9241: a 0x61: rd              : 0x00 
Deep Color Status
    26.242536: p 9248: a 0x60: wr reg 0x61 (A) : 
    26.242755: p 9249: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.256861: p 9250: a 0x68: wr reg 0x34 (A) : 
    26.257079: p 9251: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.257625: p 9252: a 0x60: wr reg 0x6e (A) : 
    26.257843: p 9253: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.258488: p 9254: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.259131: p 9255: a 0x60: wr reg 0x6e (A) : 
    26.259349: p 9256: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.259994: p 9257: a 0x60: wr reg 0x6e (A) : 
    26.260383: p 9264: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.261034: p 9265: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.261761: p 9266: a 0x60: wr reg 0x70 (A) : 
    26.261979: p 9267: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.262542: p 9268: a 0x68: wr reg 0x34 (A) : 
    26.262760: p 9269: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.276892: p 9270: a 0x68: wr reg 0x34 (A) : 
    26.277110: p 9271: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.277658: p 9272: a 0x60: wr reg 0x6e (A) : 
    26.277876: p 9273: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.278524: p 9280: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.279169: p 9281: a 0x60: wr reg 0x6e (A) : 
    26.279387: p 9282: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.280031: p 9283: a 0x60: wr reg 0x6e (A) : 
    26.280386: p 9284: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.281040: p 9285: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.281769: p 9286: a 0x60: wr reg 0x70 (A) : 
    26.281987: p 9287: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.296862: p 9288: a 0x68: wr reg 0x34 (A) : 
    26.297080: p 9289: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.297626: p 9296: a 0x60: wr reg 0x6e (A) : 
    26.297844: p 9297: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.298490: p 9298: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.299135: p 9299: a 0x60: wr reg 0x6e (A) : 
    26.299353: p 9300: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.299998: p 9301: a 0x60: wr reg 0x6e (A) : 
    26.300382: p 9302: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.301036: p 9303: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.301763: p 9304: a 0x60: wr reg 0x70 (A) : 
    26.301982: p 9305: a 0x61: rd              : 0x00 
Deep Color Status
    26.302533: p 9312: a 0x60: wr reg 0x61 (A) : 
    26.302751: p 9313: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.305857: p 9314: a 0x68: wr reg 0x34 (A) : 
    26.306075: p 9315: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.312860: p 9316: a 0x68: wr reg 0x34 (A) : 
    26.313078: p 9317: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.313624: p 9318: a 0x60: wr reg 0x6e (A) : 
    26.313842: p 9319: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.314484: p 9320: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.315127: p 9321: a 0x60: wr reg 0x6e (A) : 
    26.315345: p 9328: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.315988: p 9329: a 0x60: wr reg 0x6e (A) : 
    26.316380: p 9330: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.317031: p 9331: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.317756: p 9332: a 0x60: wr reg 0x70 (A) : 
    26.317974: p 9333: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.336869: p 9334: a 0x68: wr reg 0x34 (A) : 
    26.337087: p 9335: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.337634: p 9336: a 0x60: wr reg 0x6e (A) : 
    26.337852: p 9337: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.338499: p 9344: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.339143: p 9345: a 0x60: wr reg 0x6e (A) : 
    26.339361: p 9346: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.340007: p 9347: a 0x60: wr reg 0x6e (A) : 
    26.340380: p 9348: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.341033: p 9349: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.341763: p 9350: a 0x60: wr reg 0x70 (A) : 
    26.341981: p 9351: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.345039: p 9352: a 0x68: wr reg 0x34 (A) : 
    26.345257: p 9353: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.352854: p 9360: a 0x68: wr reg 0x34 (A) : 
    26.353072: p 9361: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.353618: p 9362: a 0x60: wr reg 0x6e (A) : 
    26.353836: p 9363: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.354481: p 9364: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.355126: p 9365: a 0x60: wr reg 0x6e (A) : 
    26.355344: p 9366: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.355991: p 9367: a 0x60: wr reg 0x6e (A) : 
    26.356381: p 9368: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.357033: p 9369: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.357760: p 9472: a 0x60: wr reg 0x70 (A) : 
    26.357978: p 9473: a 0x61: rd              : 0x00 
Deep Color Status
    26.358530: p 9474: a 0x60: wr reg 0x61 (A) : 
    26.358747: p 9475: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.372859: p 9476: a 0x68: wr reg 0x34 (A) : 
    26.373077: p 9477: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.373622: p 9478: a 0x60: wr reg 0x6e (A) : 
    26.373841: p 9479: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.374488: p 9480: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.375134: p 9481: a 0x60: wr reg 0x6e (A) : 
    26.375352: p 9488: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.376000: p 9489: a 0x60: wr reg 0x6e (A) : 
    26.376379: p 9490: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.377033: p 9491: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.377762: p 9492: a 0x60: wr reg 0x70 (A) : 
    26.377980: p 9493: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.378548: p 9494: a 0x68: wr reg 0x34 (A) : 
    26.378766: p 9495: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.392889: p 9496: a 0x68: wr reg 0x34 (A) : 
    26.393107: p 9497: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.393655: p 9504: a 0x60: wr reg 0x6e (A) : 
    26.393873: p 9505: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.394523: p 9506: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.395166: p 9507: a 0x60: wr reg 0x6e (A) : 
    26.395384: p 9508: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.396029: p 9509: a 0x60: wr reg 0x6e (A) : 
    26.396379: p 9510: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.397033: p 9511: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.397765: p 9512: a 0x60: wr reg 0x70 (A) : 
    26.397982: p 9513: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.412851: p 9520: a 0x68: wr reg 0x34 (A) : 
    26.413069: p 9521: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.413615: p 9522: a 0x60: wr reg 0x6e (A) : 
    26.413833: p 9523: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.414478: p 9524: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.415118: p 9525: a 0x60: wr reg 0x6e (A) : 
    26.415336: p 9526: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.415979: p 9527: a 0x60: wr reg 0x6e (A) : 
    26.416377: p 9528: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.417028: p 9529: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.417752: p 9536: a 0x60: wr reg 0x70 (A) : 
    26.417970: p 9537: a 0x61: rd              : 0x00 
Deep Color Status
    26.418523: p 9538: a 0x60: wr reg 0x61 (A) : 
    26.418740: p 9539: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.421846: p 9540: a 0x68: wr reg 0x34 (A) : 
    26.422064: p 9541: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.428852: p 9542: a 0x68: wr reg 0x34 (A) : 
    26.429070: p 9543: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.429613: p 9544: a 0x60: wr reg 0x6e (A) : 
    26.429831: p 9545: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.430476: p 9552: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.431119: p 9553: a 0x60: wr reg 0x6e (A) : 
    26.431337: p 9554: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.431981: p 9555: a 0x60: wr reg 0x6e (A) : 
    26.432375: p 9556: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.433028: p 9557: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.433750: p 9558: a 0x60: wr reg 0x70 (A) : 
    26.433968: p 9559: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.452862: p 9560: a 0x68: wr reg 0x34 (A) : 
    26.453080: p 9561: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.453622: p 9568: a 0x60: wr reg 0x6e (A) : 
    26.453839: p 9569: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.454484: p 9570: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.455127: p 9571: a 0x60: wr reg 0x6e (A) : 
    26.455344: p 9572: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.455986: p 9573: a 0x60: wr reg 0x6e (A) : 
    26.456376: p 9574: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.457026: p 9575: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.457753: p 9576: a 0x60: wr reg 0x70 (A) : 
    26.457970: p 9577: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.461022: p 9584: a 0x68: wr reg 0x34 (A) : 
    26.461240: p 9585: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.468852: p 9586: a 0x68: wr reg 0x34 (A) : 
    26.469070: p 9587: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.469614: p 9588: a 0x60: wr reg 0x6e (A) : 
    26.469832: p 9589: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.470478: p 9590: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.471121: p 9591: a 0x60: wr reg 0x6e (A) : 
    26.471339: p 9592: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.471982: p 9593: a 0x60: wr reg 0x6e (A) : 
    26.472375: p 9600: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.473029: p 9601: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.473755: p 9602: a 0x60: wr reg 0x70 (A) : 
    26.473973: p 9603: a 0x61: rd              : 0x00 
Deep Color Status
    26.474525: p 9604: a 0x60: wr reg 0x61 (A) : 
    26.474743: p 9605: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.488856: p 9606: a 0x68: wr reg 0x34 (A) : 
    26.489074: p 9607: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.489618: p 9608: a 0x60: wr reg 0x6e (A) : 
    26.489836: p 9609: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.490481: p 9616: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.491121: p 9617: a 0x60: wr reg 0x6e (A) : 
    26.491339: p 9618: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.491984: p 9619: a 0x60: wr reg 0x6e (A) : 
    26.492372: p 9620: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.493025: p 9621: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.493749: p 9622: a 0x60: wr reg 0x70 (A) : 
    26.493967: p 9623: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.494533: p 9624: a 0x68: wr reg 0x34 (A) : 
    26.494751: p 9625: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.508882: p 9728: a 0x68: wr reg 0x34 (A) : 
    26.509100: p 9729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.509646: p 9730: a 0x60: wr reg 0x6e (A) : 
    26.509864: p 9731: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.510509: p 9732: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.511149: p 9733: a 0x60: wr reg 0x6e (A) : 
    26.511367: p 9734: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.512010: p 9735: a 0x60: wr reg 0x6e (A) : 
    26.512374: p 9736: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.513025: p 9737: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.513753: p 9744: a 0x60: wr reg 0x70 (A) : 
    26.513972: p 9745: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.528852: p 9746: a 0x68: wr reg 0x34 (A) : 
    26.529070: p 9747: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.529619: p 9748: a 0x60: wr reg 0x6e (A) : 
    26.529836: p 9749: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.530485: p 9750: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.531129: p 9751: a 0x60: wr reg 0x6e (A) : 
    26.531347: p 9752: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.531993: p 9753: a 0x60: wr reg 0x6e (A) : 
    26.532369: p 9760: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.533021: p 9761: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.533748: p 9762: a 0x60: wr reg 0x70 (A) : 
    26.533966: p 9763: a 0x61: rd              : 0x00 
Deep Color Status
    26.534519: p 9764: a 0x60: wr reg 0x61 (A) : 
    26.534737: p 9765: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.537845: p 9766: a 0x68: wr reg 0x34 (A) : 
    26.538063: p 9767: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.544850: p 9768: a 0x68: wr reg 0x34 (A) : 
    26.545068: p 9769: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.545614: p 9776: a 0x60: wr reg 0x6e (A) : 
    26.545832: p 9777: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.546477: p 9778: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.547122: p 9779: a 0x60: wr reg 0x6e (A) : 
    26.547339: p 9780: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.547982: p 9781: a 0x60: wr reg 0x6e (A) : 
    26.548372: p 9782: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.549025: p 9783: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.549752: p 9784: a 0x60: wr reg 0x70 (A) : 
    26.549970: p 9785: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.568857: p 9792: a 0x68: wr reg 0x34 (A) : 
    26.569074: p 9793: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.569620: p 9794: a 0x60: wr reg 0x6e (A) : 
    26.569838: p 9795: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.570483: p 9796: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.571128: p 9797: a 0x60: wr reg 0x6e (A) : 
    26.571346: p 9798: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.571990: p 9799: a 0x60: wr reg 0x6e (A) : 
    26.572373: p 9800: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.573024: p 9801: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.573752: p 9808: a 0x60: wr reg 0x70 (A) : 
    26.573970: p 9809: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.577023: p 9810: a 0x68: wr reg 0x34 (A) : 
    26.577241: p 9811: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.584847: p 9812: a 0x68: wr reg 0x34 (A) : 
    26.585065: p 9813: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.585609: p 9814: a 0x60: wr reg 0x6e (A) : 
    26.585827: p 9815: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.586471: p 9816: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.587117: p 9817: a 0x60: wr reg 0x6e (A) : 
    26.587334: p 9824: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.587979: p 9825: a 0x60: wr reg 0x6e (A) : 
    26.588369: p 9826: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.589019: p 9827: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.589747: p 9828: a 0x60: wr reg 0x70 (A) : 
    26.589965: p 9829: a 0x61: rd              : 0x00 
Deep Color Status
    26.590516: p 9830: a 0x60: wr reg 0x61 (A) : 
    26.590734: p 9831: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.604845: p 9832: a 0x68: wr reg 0x34 (A) : 
    26.605063: p 9833: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.605609: p 9840: a 0x60: wr reg 0x6e (A) : 
    26.605827: p 9841: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.606472: p 9842: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.607112: p 9843: a 0x60: wr reg 0x6e (A) : 
    26.607330: p 9844: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.607975: p 9845: a 0x60: wr reg 0x6e (A) : 
    26.608367: p 9846: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.609022: p 9847: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.609751: p 9848: a 0x60: wr reg 0x70 (A) : 
    26.609969: p 9849: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.610536: p 9856: a 0x68: wr reg 0x34 (A) : 
    26.610754: p 9857: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.624878: p 9858: a 0x68: wr reg 0x34 (A) : 
    26.625096: p 9859: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.625643: p 9860: a 0x60: wr reg 0x6e (A) : 
    26.625861: p 9861: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.626512: p 9862: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.627157: p 9863: a 0x60: wr reg 0x6e (A) : 
    26.627374: p 9864: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.628021: p 9865: a 0x60: wr reg 0x6e (A) : 
    26.628367: p 9872: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.629018: p 9873: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.629749: p 9874: a 0x60: wr reg 0x70 (A) : 
    26.629966: p 9875: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.644839: p 9876: a 0x68: wr reg 0x34 (A) : 
    26.645058: p 9877: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.645599: p 9878: a 0x60: wr reg 0x6e (A) : 
    26.645817: p 9879: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.646460: p 9880: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.647101: p 9881: a 0x60: wr reg 0x6e (A) : 
    26.647319: p 9984: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.647959: p 9985: a 0x60: wr reg 0x6e (A) : 
    26.648366: p 9986: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.649014: p 9987: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.649741: p 9988: a 0x60: wr reg 0x70 (A) : 
    26.649959: p 9989: a 0x61: rd              : 0x00 
Deep Color Status
    26.650509: p 9990: a 0x60: wr reg 0x61 (A) : 
    26.650727: p 9991: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.653800: p 9992: a 0x68: wr reg 0x34 (A) : 
    26.654018: p 9993: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.660842: p 10000: a 0x68: wr reg 0x34 (A) : 
    26.661060: p 10001: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.661603: p 10002: a 0x60: wr reg 0x6e (A) : 
    26.661821: p 10003: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.662468: p 10004: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.663111: p 10005: a 0x60: wr reg 0x6e (A) : 
    26.663329: p 10006: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.663974: p 10007: a 0x60: wr reg 0x6e (A) : 
    26.664364: p 10008: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.665018: p 10009: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.665745: p 10016: a 0x60: wr reg 0x70 (A) : 
    26.665963: p 10017: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.684854: p 10018: a 0x68: wr reg 0x34 (A) : 
    26.685072: p 10019: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.685618: p 10020: a 0x60: wr reg 0x6e (A) : 
    26.685835: p 10021: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.686483: p 10022: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.687123: p 10023: a 0x60: wr reg 0x6e (A) : 
    26.687341: p 10024: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.687984: p 10025: a 0x60: wr reg 0x6e (A) : 
    26.688364: p 10032: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.689017: p 10033: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.689743: p 10034: a 0x60: wr reg 0x70 (A) : 
    26.689961: p 10035: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.693023: p 10036: a 0x68: wr reg 0x34 (A) : 
    26.693241: p 10037: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.700841: p 10038: a 0x68: wr reg 0x34 (A) : 
    26.701058: p 10039: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.701602: p 10040: a 0x60: wr reg 0x6e (A) : 
    26.701820: p 10041: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.702467: p 10048: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.703111: p 10049: a 0x60: wr reg 0x6e (A) : 
    26.703329: p 10050: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.703974: p 10051: a 0x60: wr reg 0x6e (A) : 
    26.704362: p 10052: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.705015: p 10053: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.705741: p 10054: a 0x60: wr reg 0x70 (A) : 
    26.705959: p 10055: a 0x61: rd              : 0x00 
Deep Color Status
    26.706512: p 10056: a 0x60: wr reg 0x61 (A) : 
    26.706729: p 10057: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.720842: p 10064: a 0x68: wr reg 0x34 (A) : 
    26.721061: p 10065: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.721606: p 10066: a 0x60: wr reg 0x6e (A) : 
    26.721824: p 10067: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.722471: p 10068: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.723115: p 10069: a 0x60: wr reg 0x6e (A) : 
    26.723333: p 10070: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.723979: p 10071: a 0x60: wr reg 0x6e (A) : 
    26.724362: p 10072: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.725015: p 10073: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.725742: p 10080: a 0x60: wr reg 0x70 (A) : 
    26.725959: p 10081: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.726526: p 10082: a 0x68: wr reg 0x34 (A) : 
    26.726744: p 10083: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.740872: p 10084: a 0x68: wr reg 0x34 (A) : 
    26.741090: p 10085: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.741636: p 10086: a 0x60: wr reg 0x6e (A) : 
    26.741854: p 10087: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.742501: p 10088: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.743142: p 10089: a 0x60: wr reg 0x6e (A) : 
    26.743360: p 10096: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.744003: p 10097: a 0x60: wr reg 0x6e (A) : 
    26.744363: p 10098: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.745015: p 10099: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.745744: p 10100: a 0x60: wr reg 0x70 (A) : 
    26.745962: p 10101: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.760841: p 10102: a 0x68: wr reg 0x34 (A) : 
    26.761059: p 10103: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.761605: p 10104: a 0x60: wr reg 0x6e (A) : 
    26.761823: p 10105: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.762470: p 10112: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.763112: p 10113: a 0x60: wr reg 0x6e (A) : 
    26.763330: p 10114: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.763975: p 10115: a 0x60: wr reg 0x6e (A) : 
    26.764357: p 10116: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.765010: p 10117: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.765736: p 10118: a 0x60: wr reg 0x70 (A) : 
    26.765954: p 10119: a 0x61: rd              : 0x00 
Deep Color Status
    26.766506: p 10120: a 0x60: wr reg 0x61 (A) : 
    26.766724: p 10121: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.769838: p 10128: a 0x68: wr reg 0x34 (A) : 
    26.770056: p 10129: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.776841: p 10130: a 0x68: wr reg 0x34 (A) : 
    26.777059: p 10131: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.777605: p 10132: a 0x60: wr reg 0x6e (A) : 
    26.777822: p 10133: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.778471: p 10134: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.779118: p 10135: a 0x60: wr reg 0x6e (A) : 
    26.779336: p 10136: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.779983: p 10137: a 0x60: wr reg 0x6e (A) : 
    26.780361: p 10240: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.781015: p 10241: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.781747: p 10242: a 0x60: wr reg 0x70 (A) : 
    26.781964: p 10243: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.803015: p 10244: a 0x68: wr reg 0x34 (A) : 
    26.803233: p 10245: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.803779: p 10246: a 0x60: wr reg 0x6e (A) : 
    26.803997: p 10247: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.804800: p 10248: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.805439: p 10249: a 0x60: wr reg 0x6e (A) : 
    26.805656: p 10256: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.806303: p 10257: a 0x60: wr reg 0x6e (A) : 
    26.806521: p 10258: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.807167: p 10259: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.807896: p 10260: a 0x60: wr reg 0x70 (A) : 
    26.808241: p 10261: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.811072: p 10262: a 0x68: wr reg 0x34 (A) : 
    26.811290: p 10263: a 0x69: rd              : 0x00 
Interrupt Status
    26.812604: p 10264: a 0x60: wr reg 0x70 (A) : 
    26.812821: p 10265: a 0x61: rd              : 0x00 
Deep Color Status
    26.813897: p 10272: a 0x60: wr reg 0x61 (A) : 
    26.814115: p 10273: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.824839: p 10274: a 0x68: wr reg 0x34 (A) : 
    26.825056: p 10275: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.825602: p 10276: a 0x60: wr reg 0x6e (A) : 
    26.825820: p 10277: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.826467: p 10278: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.827106: p 10279: a 0x60: wr reg 0x6e (A) : 
    26.827324: p 10280: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.827970: p 10281: a 0x60: wr reg 0x6e (A) : 
    26.828357: p 10288: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.829010: p 10289: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.829736: p 10290: a 0x60: wr reg 0x70 (A) : 
    26.829954: p 10291: a 0x61: rd              : 0x00 
Interrupt Status
    26.836793: p 10292: a 0x60: wr reg 0x70 (A) : 
    26.837011: p 10293: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.852850: p 10294: a 0x68: wr reg 0x34 (A) : 
    26.853068: p 10295: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.853614: p 10296: a 0x60: wr reg 0x6e (A) : 
    26.853832: p 10297: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.854481: p 10304: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.855121: p 10305: a 0x60: wr reg 0x6e (A) : 
    26.855339: p 10306: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.855985: p 10307: a 0x60: wr reg 0x6e (A) : 
    26.856357: p 10308: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.857007: p 10309: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.857734: p 10310: a 0x60: wr reg 0x70 (A) : 
    26.857951: p 10311: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.860988: p 10312: a 0x68: wr reg 0x34 (A) : 
    26.861206: p 10313: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.868833: p 10320: a 0x68: wr reg 0x34 (A) : 
    26.869051: p 10321: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.869595: p 10322: a 0x60: wr reg 0x6e (A) : 
    26.869812: p 10323: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.870459: p 10324: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.871096: p 10325: a 0x60: wr reg 0x6e (A) : 
    26.871314: p 10326: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.871959: p 10327: a 0x60: wr reg 0x6e (A) : 
    26.872353: p 10328: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.873003: p 10329: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.873726: p 10336: a 0x60: wr reg 0x70 (A) : 
    26.873944: p 10337: a 0x61: rd              : 0x00 
Deep Color Status
    26.874498: p 10338: a 0x60: wr reg 0x61 (A) : 
    26.874716: p 10339: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.888835: p 10340: a 0x68: wr reg 0x34 (A) : 
    26.889053: p 10341: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.889597: p 10342: a 0x60: wr reg 0x6e (A) : 
    26.889814: p 10343: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.890462: p 10344: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.891100: p 10345: a 0x60: wr reg 0x6e (A) : 
    26.891318: p 10352: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.891965: p 10353: a 0x60: wr reg 0x6e (A) : 
    26.892353: p 10354: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.893006: p 10355: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.893731: p 10356: a 0x60: wr reg 0x70 (A) : 
    26.893948: p 10357: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.894514: p 10358: a 0x68: wr reg 0x34 (A) : 
    26.894732: p 10359: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.908863: p 10360: a 0x68: wr reg 0x34 (A) : 
    26.909081: p 10361: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.909627: p 10368: a 0x60: wr reg 0x6e (A) : 
    26.909845: p 10369: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.910494: p 10370: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.911130: p 10371: a 0x60: wr reg 0x6e (A) : 
    26.911348: p 10372: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.911995: p 10373: a 0x60: wr reg 0x6e (A) : 
    26.912353: p 10374: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.913006: p 10375: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.913735: p 10376: a 0x60: wr reg 0x70 (A) : 
    26.913953: p 10377: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.928833: p 10384: a 0x68: wr reg 0x34 (A) : 
    26.929051: p 10385: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.929597: p 10386: a 0x60: wr reg 0x6e (A) : 
    26.929815: p 10387: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.930464: p 10388: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.931103: p 10389: a 0x60: wr reg 0x6e (A) : 
    26.931321: p 10390: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.931967: p 10391: a 0x60: wr reg 0x6e (A) : 
    26.932351: p 10392: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.933004: p 10393: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.933729: p 10496: a 0x60: wr reg 0x70 (A) : 
    26.933947: p 10497: a 0x61: rd              : 0x00 
Deep Color Status
    26.934503: p 10498: a 0x60: wr reg 0x61 (A) : 
    26.934721: p 10499: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.936904: p 10500: a 0x68: wr reg 0x34 (A) : 
    26.937122: p 10501: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    26.944834: p 10502: a 0x68: wr reg 0x34 (A) : 
    26.945052: p 10503: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.945595: p 10504: a 0x60: wr reg 0x6e (A) : 
    26.945813: p 10505: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    26.946460: p 10512: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.947097: p 10513: a 0x60: wr reg 0x6e (A) : 
    26.947315: p 10514: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    26.947962: p 10515: a 0x60: wr reg 0x6e (A) : 
    26.948349: p 10516: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.949002: p 10517: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.949727: p 10518: a 0x60: wr reg 0x70 (A) : 
    26.949945: p 10519: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.968841: p 10520: a 0x68: wr reg 0x34 (A) : 
    26.969060: p 10521: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.969606: p 10528: a 0x60: wr reg 0x6e (A) : 
    26.969824: p 10529: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.970472: p 10530: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.971111: p 10531: a 0x60: wr reg 0x6e (A) : 
    26.971329: p 10532: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.971974: p 10533: a 0x60: wr reg 0x6e (A) : 
    26.972351: p 10534: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    26.973002: p 10535: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.973727: p 10536: a 0x60: wr reg 0x70 (A) : 
    26.973945: p 10537: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.976979: p 10544: a 0x68: wr reg 0x34 (A) : 
    26.977197: p 10545: a 0x69: rd              : 0x00 
Interrupt Status
    26.979178: p 10546: a 0x60: wr reg 0x70 (A) : 
    26.979396: p 10547: a 0x61: rd              : 0x00 
Deep Color Status
    26.980730: p 10548: a 0x60: wr reg 0x61 (A) : 
    26.980948: p 10549: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    26.988836: p 10550: a 0x68: wr reg 0x34 (A) : 
    26.989054: p 10551: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    26.989597: p 10552: a 0x60: wr reg 0x6e (A) : 
    26.989815: p 10553: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    26.990462: p 10560: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    26.991098: p 10561: a 0x60: wr reg 0x6e (A) : 
    26.991316: p 10562: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    26.991964: p 10563: a 0x60: wr reg 0x6e (A) : 
    26.992335: p 10564: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    26.992988: p 10565: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    26.993710: p 10566: a 0x60: wr reg 0x70 (A) : 
    26.993928: p 10567: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.004828: p 10568: a 0x68: wr reg 0x34 (A) : 
    27.005046: p 10569: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.005588: p 10576: a 0x60: wr reg 0x6e (A) : 
    27.005806: p 10577: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.006450: p 10578: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.007085: p 10579: a 0x60: wr reg 0x6e (A) : 
    27.007303: p 10580: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.007948: p 10581: a 0x60: wr reg 0x6e (A) : 
    27.008336: p 10582: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.008989: p 10583: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.009714: p 10584: a 0x60: wr reg 0x70 (A) : 
    27.009931: p 10585: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.028836: p 10592: a 0x68: wr reg 0x34 (A) : 
    27.029054: p 10593: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.029600: p 10594: a 0x60: wr reg 0x6e (A) : 
    27.029818: p 10595: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.030466: p 10596: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.031104: p 10597: a 0x60: wr reg 0x6e (A) : 
    27.031321: p 10598: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.031968: p 10599: a 0x60: wr reg 0x6e (A) : 
    27.032348: p 10600: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.033000: p 10601: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.033725: p 10608: a 0x60: wr reg 0x70 (A) : 
    27.033943: p 10609: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.035849: p 10610: a 0x68: wr reg 0x34 (A) : 
    27.036233: p 10611: a 0x69: rd              : 0x00 
Interrupt Status
    27.038688: p 10612: a 0x60: wr reg 0x70 (A) : 
    27.038906: p 10613: a 0x61: rd              : 0x00 
Deep Color Status
    27.039461: p 10614: a 0x60: wr reg 0x61 (A) : 
    27.039679: p 10615: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.052822: p 10616: a 0x68: wr reg 0x34 (A) : 
    27.053040: p 10617: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.053583: p 10624: a 0x60: wr reg 0x6e (A) : 
    27.053801: p 10625: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.054450: p 10626: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.055089: p 10627: a 0x60: wr reg 0x6e (A) : 
    27.055307: p 10628: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.055954: p 10629: a 0x60: wr reg 0x6e (A) : 
    27.056344: p 10630: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.056994: p 10631: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.057715: p 10632: a 0x60: wr reg 0x70 (A) : 
    27.057933: p 10633: a 0x61: rd              : 0x00 
Interrupt Status
    27.064781: p 10640: a 0x60: wr reg 0x70 (A) : 
    27.064999: p 10641: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.080834: p 10642: a 0x68: wr reg 0x34 (A) : 
    27.081052: p 10643: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.081597: p 10644: a 0x60: wr reg 0x6e (A) : 
    27.081815: p 10645: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.082464: p 10646: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.083102: p 10647: a 0x60: wr reg 0x6e (A) : 
    27.083320: p 10648: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.083967: p 10649: a 0x60: wr reg 0x6e (A) : 
    27.084345: p 12288: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.085000: p 12289: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.085725: p 12290: a 0x60: wr reg 0x70 (A) : 
    27.085943: p 12291: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.088969: p 12292: a 0x68: wr reg 0x34 (A) : 
    27.089186: p 12293: a 0x69: rd              : 0x00 
Interrupt Status
    27.091654: p 12294: a 0x60: wr reg 0x70 (A) : 
    27.091872: p 12295: a 0x61: rd              : 0x00 
Deep Color Status
    27.092636: p 12296: a 0x60: wr reg 0x61 (A) : 
    27.092854: p 12297: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.104819: p 12304: a 0x68: wr reg 0x34 (A) : 
    27.105037: p 12305: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.105579: p 12306: a 0x60: wr reg 0x6e (A) : 
    27.105797: p 12307: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.106445: p 12308: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.107082: p 12309: a 0x60: wr reg 0x6e (A) : 
    27.107300: p 12310: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.107943: p 12311: a 0x60: wr reg 0x6e (A) : 
    27.108341: p 12312: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.108994: p 12313: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.109714: p 12320: a 0x60: wr reg 0x70 (A) : 
    27.109932: p 12321: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.124820: p 12322: a 0x68: wr reg 0x34 (A) : 
    27.125037: p 12323: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.125579: p 12324: a 0x60: wr reg 0x6e (A) : 
    27.125797: p 12325: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.126444: p 12326: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.127081: p 12327: a 0x60: wr reg 0x6e (A) : 
    27.127298: p 12328: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.127941: p 12329: a 0x60: wr reg 0x6e (A) : 
    27.128341: p 12336: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.128990: p 12337: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.129708: p 12338: a 0x60: wr reg 0x70 (A) : 
    27.129926: p 12339: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.148826: p 12340: a 0x68: wr reg 0x34 (A) : 
    27.149044: p 12341: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.149585: p 12342: a 0x60: wr reg 0x6e (A) : 
    27.149801: p 12343: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.150448: p 12344: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.151083: p 12345: a 0x60: wr reg 0x6e (A) : 
    27.151301: p 12352: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.151945: p 12353: a 0x60: wr reg 0x6e (A) : 
    27.152341: p 12354: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.152992: p 12355: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.153720: p 12356: a 0x60: wr reg 0x70 (A) : 
    27.153938: p 12357: a 0x61: rd              : 0x00 
Deep Color Status
    27.154488: p 12358: a 0x60: wr reg 0x61 (A) : 
    27.154706: p 12359: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.156890: p 12360: a 0x68: wr reg 0x34 (A) : 
    27.157108: p 12361: a 0x69: rd              : 0x00 
Interrupt Status
    27.159084: p 12368: a 0x60: wr reg 0x70 (A) : 
    27.159302: p 12369: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.172815: p 12370: a 0x68: wr reg 0x34 (A) : 
    27.173033: p 12371: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.173576: p 12372: a 0x60: wr reg 0x6e (A) : 
    27.173794: p 12373: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.174442: p 12374: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.175078: p 12375: a 0x60: wr reg 0x6e (A) : 
    27.175296: p 12376: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.175941: p 12377: a 0x60: wr reg 0x6e (A) : 
    27.176338: p 12384: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.176991: p 12385: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.177718: p 12386: a 0x60: wr reg 0x70 (A) : 
    27.177936: p 12387: a 0x61: rd              : 0x00 
Interrupt Status
    27.184780: p 12388: a 0x60: wr reg 0x70 (A) : 
    27.184998: p 12389: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.185560: p 12390: a 0x68: wr reg 0x34 (A) : 
    27.185778: p 12391: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.196851: p 12392: a 0x68: wr reg 0x34 (A) : 
    27.197069: p 12393: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.197610: p 12400: a 0x60: wr reg 0x6e (A) : 
    27.197828: p 12401: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.198473: p 12402: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.199110: p 12403: a 0x60: wr reg 0x6e (A) : 
    27.199327: p 12404: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.199970: p 12405: a 0x60: wr reg 0x6e (A) : 
    27.200339: p 12406: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.200989: p 12407: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.201712: p 12408: a 0x60: wr reg 0x70 (A) : 
    27.201930: p 12409: a 0x61: rd              : 0x00 
Interrupt Status
    27.208778: p 12416: a 0x60: wr reg 0x70 (A) : 
    27.208996: p 12417: a 0x61: rd              : 0x00 
Deep Color Status
    27.209545: p 12418: a 0x60: wr reg 0x61 (A) : 
    27.209763: p 12419: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.210843: p 12420: a 0x68: wr reg 0x34 (A) : 
    27.211061: p 12421: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.220812: p 12422: a 0x68: wr reg 0x34 (A) : 
    27.221030: p 12423: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.221572: p 12424: a 0x60: wr reg 0x6e (A) : 
    27.221790: p 12425: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.222434: p 12432: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.223074: p 12433: a 0x60: wr reg 0x6e (A) : 
    27.223291: p 12434: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.223934: p 12435: a 0x60: wr reg 0x6e (A) : 
    27.224336: p 12436: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.224986: p 12437: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.225710: p 12438: a 0x60: wr reg 0x70 (A) : 
    27.225928: p 12439: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.240814: p 12440: a 0x68: wr reg 0x34 (A) : 
    27.241032: p 12441: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.241578: p 12544: a 0x60: wr reg 0x6e (A) : 
    27.241796: p 12545: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.242445: p 12546: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.243084: p 12547: a 0x60: wr reg 0x6e (A) : 
    27.243302: p 12548: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.243951: p 12549: a 0x60: wr reg 0x6e (A) : 
    27.244336: p 12550: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.244991: p 12551: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.245718: p 12552: a 0x60: wr reg 0x70 (A) : 
    27.245936: p 12553: a 0x61: rd              : 0x00 
Interrupt Status
    27.251521: p 12560: a 0x60: wr reg 0x70 (A) : 
    27.251807: p 12561: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.252769: p 12562: a 0x68: wr reg 0x34 (A) : 
    27.252987: p 12563: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.260811: p 12564: a 0x68: wr reg 0x34 (A) : 
    27.261028: p 12565: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.261572: p 12566: a 0x60: wr reg 0x6e (A) : 
    27.261790: p 12567: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.262437: p 12568: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.263075: p 12569: a 0x60: wr reg 0x6e (A) : 
    27.263293: p 12576: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.263941: p 12577: a 0x60: wr reg 0x6e (A) : 
    27.264334: p 12578: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.264987: p 12579: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    27.265715: p 12580: a 0x60: wr reg 0x61 (A) : 
    27.265933: p 12581: a 0x61: rd              : 0x00 
Interrupt Status
    27.272773: p 12582: a 0x60: wr reg 0x70 (A) : 
    27.272991: p 12583: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.273561: p 12584: a 0x68: wr reg 0x34 (A) : 
    27.273779: p 12585: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.284816: p 12592: a 0x68: wr reg 0x34 (A) : 
    27.285034: p 12593: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.285578: p 12594: a 0x60: wr reg 0x6e (A) : 
    27.285796: p 12595: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.286442: p 12596: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.287080: p 12597: a 0x60: wr reg 0x6e (A) : 
    27.287298: p 12598: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.287942: p 12599: a 0x60: wr reg 0x6e (A) : 
    27.288336: p 12600: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.288987: p 12601: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.289711: p 12608: a 0x60: wr reg 0x70 (A) : 
    27.289929: p 12609: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.300815: p 12610: a 0x68: wr reg 0x34 (A) : 
    27.301033: p 12611: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.301579: p 12612: a 0x60: wr reg 0x6e (A) : 
    27.301796: p 12613: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.302443: p 12614: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.303082: p 12615: a 0x60: wr reg 0x6e (A) : 
    27.303300: p 12616: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.303949: p 12617: a 0x60: wr reg 0x6e (A) : 
    27.304334: p 12624: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.304989: p 12625: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.305714: p 12626: a 0x60: wr reg 0x70 (A) : 
    27.305932: p 12627: a 0x61: rd              : 0x00 
Interrupt Status
    27.312644: p 12628: a 0x60: wr reg 0x70 (A) : 
    27.312928: p 12629: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.313505: p 12630: a 0x68: wr reg 0x34 (A) : 
    27.313723: p 12631: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.320830: p 12632: a 0x68: wr reg 0x34 (A) : 
    27.321048: p 12633: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.321593: p 12640: a 0x60: wr reg 0x6e (A) : 
    27.321811: p 12641: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.322459: p 12642: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.323096: p 12643: a 0x60: wr reg 0x6e (A) : 
    27.323314: p 12644: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.323960: p 12645: a 0x60: wr reg 0x6e (A) : 
    27.324333: p 12646: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.324985: p 12647: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.326208: p 12648: a 0x60: wr reg 0x70 (A) : 
    27.326426: p 12649: a 0x61: rd              : 0x00 
Deep Color Status
    27.326980: p 12656: a 0x60: wr reg 0x61 (A) : 
    27.327198: p 12657: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.336813: p 12658: a 0x68: wr reg 0x34 (A) : 
    27.337031: p 12659: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.337573: p 12660: a 0x60: wr reg 0x6e (A) : 
    27.337791: p 12661: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.338435: p 12662: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.339072: p 12663: a 0x60: wr reg 0x6e (A) : 
    27.339290: p 12664: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.339933: p 12665: a 0x60: wr reg 0x6e (A) : 
    27.340331: p 12672: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.340982: p 12673: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.341704: p 12674: a 0x60: wr reg 0x70 (A) : 
    27.341922: p 12675: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.342486: p 12676: a 0x68: wr reg 0x34 (A) : 
    27.342704: p 12677: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.360809: p 12678: a 0x68: wr reg 0x34 (A) : 
    27.361027: p 12679: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.361573: p 12680: a 0x60: wr reg 0x6e (A) : 
    27.361791: p 12681: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.362440: p 12688: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.363080: p 12689: a 0x60: wr reg 0x6e (A) : 
    27.363298: p 12690: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.363945: p 12691: a 0x60: wr reg 0x6e (A) : 
    27.364328: p 12692: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.364981: p 12693: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.365706: p 12694: a 0x60: wr reg 0x70 (A) : 
    27.365924: p 12695: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.384825: p 12696: a 0x68: wr reg 0x34 (A) : 
    27.385043: p 12697: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.385589: p 12800: a 0x60: wr reg 0x6e (A) : 
    27.385807: p 12801: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.386456: p 12802: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.387092: p 12803: a 0x60: wr reg 0x6e (A) : 
    27.387310: p 12804: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.387957: p 12805: a 0x60: wr reg 0x6e (A) : 
    27.388331: p 12806: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.388983: p 12807: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.389710: p 12808: a 0x60: wr reg 0x70 (A) : 
    27.389928: p 12809: a 0x61: rd              : 0x00 
Deep Color Status
    27.390482: p 12816: a 0x60: wr reg 0x61 (A) : 
    27.390700: p 12817: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.393905: p 12818: a 0x68: wr reg 0x34 (A) : 
    27.394123: p 12819: a 0x69: rd              : 0x00 
Interrupt Status
    27.395998: p 12820: a 0x60: wr reg 0x70 (A) : 
    27.396338: p 12821: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.404809: p 12822: a 0x68: wr reg 0x34 (A) : 
    27.405027: p 12823: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.405573: p 12824: a 0x60: wr reg 0x6e (A) : 
    27.405790: p 12825: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.406439: p 12832: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.407080: p 12833: a 0x60: wr reg 0x6e (A) : 
    27.407298: p 12834: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.407944: p 12835: a 0x60: wr reg 0x6e (A) : 
    27.408327: p 12836: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.408984: p 12837: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.416766: p 12838: a 0x60: wr reg 0x70 (A) : 
    27.416984: p 12839: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.417551: p 12840: a 0x68: wr reg 0x34 (A) : 
    27.417769: p 12841: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.429001: p 12848: a 0x68: wr reg 0x34 (A) : 
    27.429219: p 12849: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.429765: p 12850: a 0x60: wr reg 0x6e (A) : 
    27.429983: p 12851: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.430629: p 12852: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.431266: p 12853: a 0x60: wr reg 0x6e (A) : 
    27.431484: p 12854: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.432249: p 12855: a 0x60: wr reg 0x6e (A) : 
    27.432502: p 12856: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.433153: p 12857: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.433880: p 12864: a 0x60: wr reg 0x70 (A) : 
    27.434098: p 12865: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.444803: p 12866: a 0x68: wr reg 0x34 (A) : 
    27.445021: p 12867: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.445565: p 12868: a 0x60: wr reg 0x6e (A) : 
    27.445783: p 12869: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.446430: p 12870: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.447069: p 12871: a 0x60: wr reg 0x6e (A) : 
    27.447284: p 12872: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.447931: p 12873: a 0x60: wr reg 0x6e (A) : 
    27.448325: p 12880: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.448975: p 12881: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.449699: p 12882: a 0x60: wr reg 0x70 (A) : 
    27.449917: p 12883: a 0x61: rd              : 0x00 
Deep Color Status
    27.450471: p 12884: a 0x60: wr reg 0x61 (A) : 
    27.450688: p 12885: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.453754: p 12886: a 0x68: wr reg 0x34 (A) : 
    27.453972: p 12887: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.460800: p 12888: a 0x68: wr reg 0x34 (A) : 
    27.461018: p 12889: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.461559: p 12896: a 0x60: wr reg 0x6e (A) : 
    27.461777: p 12897: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.462420: p 12898: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.463057: p 12899: a 0x60: wr reg 0x6e (A) : 
    27.463275: p 12900: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.463921: p 12901: a 0x60: wr reg 0x6e (A) : 
    27.464325: p 12902: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.464976: p 12903: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.465696: p 12904: a 0x60: wr reg 0x70 (A) : 
    27.465915: p 12905: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.476804: p 12912: a 0x68: wr reg 0x34 (A) : 
    27.477022: p 12913: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.477563: p 12914: a 0x60: wr reg 0x6e (A) : 
    27.477781: p 12915: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.478424: p 12916: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.479061: p 12917: a 0x60: wr reg 0x6e (A) : 
    27.479279: p 12918: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.479924: p 12919: a 0x60: wr reg 0x6e (A) : 
    27.480324: p 12920: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.480974: p 12921: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.481695: p 12928: a 0x60: wr reg 0x70 (A) : 
    27.481913: p 12929: a 0x61: rd              : 0x00 
Interrupt Status
    27.488623: p 12930: a 0x60: wr reg 0x70 (A) : 
    27.488910: p 12931: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.489489: p 12932: a 0x68: wr reg 0x34 (A) : 
    27.489707: p 12933: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.496824: p 12934: a 0x68: wr reg 0x34 (A) : 
    27.497042: p 12935: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.497588: p 12936: a 0x60: wr reg 0x6e (A) : 
    27.497805: p 12937: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.498454: p 12944: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.499091: p 12945: a 0x60: wr reg 0x6e (A) : 
    27.499309: p 12946: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.499955: p 12947: a 0x60: wr reg 0x6e (A) : 
    27.500321: p 12948: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.500975: p 12949: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.502203: p 12950: a 0x60: wr reg 0x70 (A) : 
    27.502421: p 12951: a 0x61: rd              : 0x00 
Deep Color Status
    27.502973: p 12952: a 0x60: wr reg 0x61 (A) : 
    27.503190: p 12953: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.512806: p 13056: a 0x68: wr reg 0x34 (A) : 
    27.513024: p 13057: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.513568: p 13058: a 0x60: wr reg 0x6e (A) : 
    27.513786: p 13059: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.514433: p 13060: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.515069: p 13061: a 0x60: wr reg 0x6e (A) : 
    27.515287: p 13062: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.515932: p 13063: a 0x60: wr reg 0x6e (A) : 
    27.516322: p 13064: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.516974: p 13065: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.517695: p 13072: a 0x60: wr reg 0x70 (A) : 
    27.517913: p 13073: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.518477: p 13074: a 0x68: wr reg 0x34 (A) : 
    27.518695: p 13075: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.536802: p 13076: a 0x68: wr reg 0x34 (A) : 
    27.537020: p 13077: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.537566: p 13078: a 0x60: wr reg 0x6e (A) : 
    27.537783: p 13079: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.538431: p 13080: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.539070: p 13081: a 0x60: wr reg 0x6e (A) : 
    27.539287: p 13088: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.539934: p 13089: a 0x60: wr reg 0x6e (A) : 
    27.540320: p 13090: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.540972: p 13091: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.541695: p 13092: a 0x60: wr reg 0x70 (A) : 
    27.541913: p 13093: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.560814: p 13094: a 0x68: wr reg 0x34 (A) : 
    27.561032: p 13095: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.561578: p 13096: a 0x60: wr reg 0x6e (A) : 
    27.561796: p 13097: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.562447: p 13104: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.563088: p 13105: a 0x60: wr reg 0x6e (A) : 
    27.563305: p 13106: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.563952: p 13107: a 0x60: wr reg 0x6e (A) : 
    27.564322: p 13108: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.564975: p 13109: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.565704: p 13110: a 0x60: wr reg 0x70 (A) : 
    27.565922: p 13111: a 0x61: rd              : 0x00 
Deep Color Status
    27.566477: p 13112: a 0x60: wr reg 0x61 (A) : 
    27.566695: p 13113: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.568981: p 13120: a 0x68: wr reg 0x34 (A) : 
    27.569199: p 13121: a 0x69: rd              : 0x00 
Interrupt Status
    27.571081: p 13122: a 0x60: wr reg 0x70 (A) : 
    27.571299: p 13123: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.580800: p 13124: a 0x68: wr reg 0x34 (A) : 
    27.581018: p 13125: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.581561: p 13126: a 0x60: wr reg 0x6e (A) : 
    27.581779: p 13127: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.582427: p 13128: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.583067: p 13129: a 0x60: wr reg 0x6e (A) : 
    27.583285: p 13136: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.583932: p 13137: a 0x60: wr reg 0x6e (A) : 
    27.584322: p 13138: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.584972: p 13139: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.585697: p 13140: a 0x60: wr reg 0x70 (A) : 
    27.585915: p 13141: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.596801: p 13142: a 0x68: wr reg 0x34 (A) : 
    27.597019: p 13143: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.597560: p 13144: a 0x60: wr reg 0x6e (A) : 
    27.597778: p 13145: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.598423: p 13152: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.599059: p 13153: a 0x60: wr reg 0x6e (A) : 
    27.599277: p 13154: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.599923: p 13155: a 0x60: wr reg 0x6e (A) : 
    27.600320: p 13156: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.600973: p 13157: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.601699: p 13158: a 0x60: wr reg 0x70 (A) : 
    27.601917: p 13159: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.602486: p 13160: a 0x68: wr reg 0x34 (A) : 
    27.602704: p 13161: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.616824: p 13168: a 0x68: wr reg 0x34 (A) : 
    27.617043: p 13169: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.617589: p 13170: a 0x60: wr reg 0x6e (A) : 
    27.617807: p 13171: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.618453: p 13172: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.619090: p 13173: a 0x60: wr reg 0x6e (A) : 
    27.619308: p 13174: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.619953: p 13175: a 0x60: wr reg 0x6e (A) : 
    27.620320: p 13176: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.620971: p 13177: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.621698: p 13184: a 0x60: wr reg 0x70 (A) : 
    27.621916: p 13185: a 0x61: rd              : 0x00 
Deep Color Status
    27.623002: p 13186: a 0x60: wr reg 0x61 (A) : 
    27.623220: p 13187: a 0x61: rd              : 0x00 
<Unknown>
    27.625267: p 13188: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    27.625902: p 13189: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    27.626549: p 13190: a 0x68: wr reg 0x34 (A) : 
    27.626766: p 13191: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.636798: p 13192: a 0x68: wr reg 0x34 (A) : 
    27.637016: p 13193: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.637562: p 13200: a 0x60: wr reg 0x6e (A) : 
    27.637780: p 13201: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.638428: p 13202: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.639070: p 13203: a 0x60: wr reg 0x6e (A) : 
    27.639287: p 13204: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.639934: p 13205: a 0x60: wr reg 0x6e (A) : 
    27.640316: p 13206: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.640968: p 13207: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.641692: p 13208: a 0x60: wr reg 0x70 (A) : 
    27.641910: p 13209: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.652797: p 13312: a 0x68: wr reg 0x34 (A) : 
    27.653015: p 13313: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.653562: p 13314: a 0x60: wr reg 0x6e (A) : 
    27.653780: p 13315: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.654429: p 13316: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.655070: p 13317: a 0x60: wr reg 0x6e (A) : 
    27.655288: p 13318: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.655936: p 13319: a 0x60: wr reg 0x6e (A) : 
    27.656316: p 13320: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.656971: p 13321: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.657698: p 13328: a 0x60: wr reg 0x70 (A) : 
    27.657916: p 13329: a 0x61: rd              : 0x00 
Interrupt Status
    27.663435: p 13330: a 0x60: wr reg 0x70 (A) : 
    27.663718: p 13331: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.664777: p 13332: a 0x68: wr reg 0x34 (A) : 
    27.664995: p 13333: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.672797: p 13334: a 0x68: wr reg 0x34 (A) : 
    27.673015: p 13335: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.673558: p 13336: a 0x60: wr reg 0x6e (A) : 
    27.673776: p 13337: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.674421: p 13344: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.675056: p 13345: a 0x60: wr reg 0x6e (A) : 
    27.675273: p 13346: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.675919: p 13347: a 0x60: wr reg 0x6e (A) : 
    27.676315: p 13348: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.676965: p 13349: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.677688: p 13350: a 0x60: wr reg 0x70 (A) : 
    27.677906: p 13351: a 0x61: rd              : 0x00 
Deep Color Status
    27.678455: p 13352: a 0x60: wr reg 0x61 (A) : 
    27.678673: p 13353: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.696798: p 13360: a 0x68: wr reg 0x34 (A) : 
    27.697017: p 13361: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.697561: p 13362: a 0x60: wr reg 0x6e (A) : 
    27.697778: p 13363: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.698425: p 13364: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.699064: p 13365: a 0x60: wr reg 0x6e (A) : 
    27.699282: p 13366: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.699927: p 13367: a 0x60: wr reg 0x6e (A) : 
    27.700312: p 13368: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.700967: p 13369: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.701690: p 13376: a 0x60: wr reg 0x70 (A) : 
    27.701908: p 13377: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.702472: p 13378: a 0x68: wr reg 0x34 (A) : 
    27.702690: p 13379: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.716821: p 13380: a 0x68: wr reg 0x34 (A) : 
    27.717039: p 13381: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.717582: p 13382: a 0x60: wr reg 0x6e (A) : 
    27.717800: p 13383: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.718449: p 13384: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.719088: p 13385: a 0x60: wr reg 0x6e (A) : 
    27.719306: p 13392: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.719953: p 13393: a 0x60: wr reg 0x6e (A) : 
    27.720315: p 13394: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.720965: p 13395: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.721692: p 13396: a 0x60: wr reg 0x70 (A) : 
    27.721910: p 13397: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.722998: p 13398: a 0x68: wr reg 0x34 (A) : 
    27.723215: p 13399: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.732791: p 13400: a 0x68: wr reg 0x34 (A) : 
    27.733009: p 13401: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.733552: p 13408: a 0x60: wr reg 0x6e (A) : 
    27.733770: p 13409: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.734417: p 13410: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.735056: p 13411: a 0x60: wr reg 0x6e (A) : 
    27.735274: p 13412: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.735921: p 13413: a 0x60: wr reg 0x6e (A) : 
    27.736310: p 13414: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.736964: p 13415: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.737688: p 13416: a 0x60: wr reg 0x70 (A) : 
    27.737906: p 13417: a 0x61: rd              : 0x00 
Deep Color Status
    27.739900: p 13424: a 0x60: wr reg 0x61 (A) : 
    27.740316: p 13425: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.748794: p 13426: a 0x68: wr reg 0x34 (A) : 
    27.749011: p 13427: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.749555: p 13428: a 0x60: wr reg 0x6e (A) : 
    27.749773: p 13429: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.750419: p 13430: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.751058: p 13431: a 0x60: wr reg 0x6e (A) : 
    27.751276: p 13432: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.751921: p 13433: a 0x60: wr reg 0x6e (A) : 
    27.752311: p 13440: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.752962: p 13441: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.753687: p 13442: a 0x60: wr reg 0x70 (A) : 
    27.753905: p 13443: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.754472: p 13444: a 0x68: wr reg 0x34 (A) : 
    27.754690: p 13445: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.764817: p 13446: a 0x68: wr reg 0x34 (A) : 
    27.765035: p 13447: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.765581: p 13448: a 0x60: wr reg 0x6e (A) : 
    27.765799: p 13449: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.766450: p 13456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.767091: p 13457: a 0x60: wr reg 0x6e (A) : 
    27.767308: p 13458: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.767955: p 13459: a 0x60: wr reg 0x6e (A) : 
    27.768311: p 13460: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.768964: p 13461: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.769691: p 13462: a 0x60: wr reg 0x70 (A) : 
    27.769908: p 13463: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.780788: p 13464: a 0x68: wr reg 0x34 (A) : 
    27.781006: p 13465: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.781550: p 13568: a 0x60: wr reg 0x6e (A) : 
    27.781768: p 13569: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.782415: p 13570: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.783054: p 13571: a 0x60: wr reg 0x6e (A) : 
    27.783271: p 13572: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.783916: p 13573: a 0x60: wr reg 0x6e (A) : 
    27.784310: p 13574: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.784962: p 13575: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.785688: p 13576: a 0x60: wr reg 0x70 (A) : 
    27.785905: p 13577: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.786471: p 13584: a 0x68: wr reg 0x34 (A) : 
    27.786689: p 13585: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.796796: p 13586: a 0x68: wr reg 0x34 (A) : 
    27.797014: p 13587: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.797562: p 13588: a 0x60: wr reg 0x6e (A) : 
    27.797780: p 13589: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.798429: p 13590: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.799070: p 13591: a 0x60: wr reg 0x6e (A) : 
    27.799287: p 13592: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.799937: p 13593: a 0x60: wr reg 0x6e (A) : 
    27.800310: p 13600: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.800965: p 13601: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.801693: p 13602: a 0x60: wr reg 0x70 (A) : 
    27.801911: p 13603: a 0x61: rd              : 0x00 
Deep Color Status
    27.805110: p 13604: a 0x60: wr reg 0x61 (A) : 
    27.805327: p 13605: a 0x61: rd              : 0x00 
Interrupt Status
    27.807313: p 13606: a 0x60: wr reg 0x70 (A) : 
    27.807531: p 13607: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.808297: p 13608: a 0x68: wr reg 0x34 (A) : 
    27.808516: p 13609: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.824798: p 13616: a 0x68: wr reg 0x34 (A) : 
    27.825015: p 13617: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.825561: p 13618: a 0x60: wr reg 0x6e (A) : 
    27.825779: p 13619: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.826428: p 13620: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.827067: p 13621: a 0x60: wr reg 0x6e (A) : 
    27.827285: p 13622: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.827931: p 13623: a 0x60: wr reg 0x6e (A) : 
    27.828308: p 13624: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.828962: p 13625: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.829691: p 13632: a 0x60: wr reg 0x70 (A) : 
    27.829909: p 13633: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.844786: p 13634: a 0x68: wr reg 0x34 (A) : 
    27.845004: p 13635: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.845548: p 13636: a 0x60: wr reg 0x6e (A) : 
    27.845766: p 13637: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.846415: p 13638: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.847055: p 13639: a 0x60: wr reg 0x6e (A) : 
    27.847273: p 13640: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.847918: p 13641: a 0x60: wr reg 0x6e (A) : 
    27.848306: p 13648: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.848958: p 13649: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.849681: p 13650: a 0x60: wr reg 0x70 (A) : 
    27.849899: p 13651: a 0x61: rd              : 0x00 
<Unknown>
    27.851901: p 13652: a 0x68: wr reg 0x7f (A) : 0x83 
Interrupt Status 3
    27.852734: p 13653: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    27.853386: p 13654: a 0x68: wr reg 0x34 (A) : 
    27.853604: p 13655: a 0x69: rd              : 0x00 
Interrupt Status
    27.855479: p 13656: a 0x60: wr reg 0x70 (A) : 
    27.855696: p 13657: a 0x61: rd              : 0x00 
Deep Color Status
    27.857012: p 13664: a 0x60: wr reg 0x61 (A) : 
    27.857230: p 13665: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.868815: p 13666: a 0x68: wr reg 0x34 (A) : 
    27.869033: p 13667: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.869579: p 13668: a 0x60: wr reg 0x6e (A) : 
    27.869797: p 13669: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.870445: p 13670: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.871082: p 13671: a 0x60: wr reg 0x6e (A) : 
    27.871301: p 13672: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.871947: p 13673: a 0x60: wr reg 0x6e (A) : 
    27.872307: p 13680: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.872960: p 13681: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.873684: p 13682: a 0x60: wr reg 0x70 (A) : 
    27.873902: p 13683: a 0x61: rd              : 0x00 
Interrupt Status
    27.880744: p 13684: a 0x60: wr reg 0x70 (A) : 
    27.880962: p 13685: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.892785: p 13686: a 0x68: wr reg 0x34 (A) : 
    27.893003: p 13687: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.893547: p 13688: a 0x60: wr reg 0x6e (A) : 
    27.893765: p 13689: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.894412: p 13696: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.895050: p 13697: a 0x60: wr reg 0x6e (A) : 
    27.895269: p 13698: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.895913: p 13699: a 0x60: wr reg 0x6e (A) : 
    27.896303: p 13700: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.896956: p 13701: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.897680: p 13702: a 0x60: wr reg 0x70 (A) : 
    27.897899: p 13703: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.898986: p 13704: a 0x68: wr reg 0x34 (A) : 
    27.899204: p 13705: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.908783: p 13712: a 0x68: wr reg 0x34 (A) : 
    27.909001: p 13713: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.909547: p 13714: a 0x60: wr reg 0x6e (A) : 
    27.909765: p 13715: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.910412: p 13716: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.911051: p 13717: a 0x60: wr reg 0x6e (A) : 
    27.911268: p 13718: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.911915: p 13719: a 0x60: wr reg 0x6e (A) : 
    27.912303: p 13720: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.912954: p 13721: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.913677: p 13824: a 0x60: wr reg 0x70 (A) : 
    27.913895: p 13825: a 0x61: rd              : 0x00 
Deep Color Status
    27.914448: p 13826: a 0x60: wr reg 0x61 (A) : 
    27.914666: p 13827: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.932793: p 13828: a 0x68: wr reg 0x34 (A) : 
    27.933011: p 13829: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.933557: p 13830: a 0x60: wr reg 0x6e (A) : 
    27.933775: p 13831: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.934422: p 13832: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.935059: p 13833: a 0x60: wr reg 0x6e (A) : 
    27.935274: p 13840: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.935921: p 13841: a 0x60: wr reg 0x6e (A) : 
    27.936301: p 13842: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    27.936954: p 13843: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.937683: p 13844: a 0x60: wr reg 0x70 (A) : 
    27.937901: p 13845: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.938468: p 13846: a 0x68: wr reg 0x34 (A) : 
    27.938686: p 13847: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.948780: p 13848: a 0x68: wr reg 0x34 (A) : 
    27.948998: p 13849: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.949541: p 13856: a 0x60: wr reg 0x6e (A) : 
    27.949759: p 13857: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.950408: p 13858: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.951049: p 13859: a 0x60: wr reg 0x6e (A) : 
    27.951267: p 13860: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    27.951913: p 13861: a 0x60: wr reg 0x6e (A) : 
    27.952302: p 13862: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.952955: p 13863: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.953681: p 13864: a 0x60: wr reg 0x70 (A) : 
    27.953899: p 13865: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.964786: p 13872: a 0x68: wr reg 0x34 (A) : 
    27.965004: p 13873: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.965548: p 13874: a 0x60: wr reg 0x6e (A) : 
    27.965766: p 13875: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    27.966413: p 13876: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.967052: p 13877: a 0x60: wr reg 0x6e (A) : 
    27.967270: p 13878: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.967918: p 13879: a 0x60: wr reg 0x6e (A) : 
    27.968300: p 13880: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.968955: p 13881: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.969677: p 13888: a 0x60: wr reg 0x70 (A) : 
    27.969895: p 13889: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.970461: p 13890: a 0x68: wr reg 0x34 (A) : 
    27.970679: p 13891: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    27.984859: p 13892: a 0x68: wr reg 0x34 (A) : 
    27.985077: p 13893: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    27.985620: p 13894: a 0x60: wr reg 0x6e (A) : 
    27.985838: p 13895: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    27.986487: p 13896: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    27.987126: p 13897: a 0x60: wr reg 0x6e (A) : 
    27.987344: p 13904: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    27.987990: p 13905: a 0x60: wr reg 0x6e (A) : 
    27.988314: p 13906: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    27.988969: p 13907: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    27.989694: p 13908: a 0x60: wr reg 0x70 (A) : 
    27.989912: p 13909: a 0x61: rd              : 0x00 
Deep Color Status
    27.990997: p 13910: a 0x60: wr reg 0x61 (A) : 
    27.991215: p 13911: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    27.993235: p 13912: a 0x68: wr reg 0x34 (A) : 
    27.993453: p 13913: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.000782: p 13920: a 0x68: wr reg 0x34 (A) : 
    28.001000: p 13921: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.001545: p 13922: a 0x60: wr reg 0x6e (A) : 
    28.001762: p 13923: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.002409: p 13924: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.003048: p 13925: a 0x60: wr reg 0x6e (A) : 
    28.003266: p 13926: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.003910: p 13927: a 0x60: wr reg 0x6e (A) : 
    28.004289: p 13928: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.004943: p 13929: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.005668: p 13936: a 0x60: wr reg 0x70 (A) : 
    28.005886: p 13937: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.020779: p 13938: a 0x68: wr reg 0x34 (A) : 
    28.020997: p 13939: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.021536: p 13940: a 0x60: wr reg 0x6e (A) : 
    28.021755: p 13941: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.022399: p 13942: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.023036: p 13943: a 0x60: wr reg 0x6e (A) : 
    28.023254: p 13944: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.023896: p 13945: a 0x60: wr reg 0x6e (A) : 
    28.024289: p 13952: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.024939: p 13953: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.025662: p 13954: a 0x60: wr reg 0x70 (A) : 
    28.025880: p 13955: a 0x61: rd              : 0x00 
Interrupt Status
    28.031394: p 13956: a 0x60: wr reg 0x70 (A) : 
    28.031685: p 13957: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.032712: p 13958: a 0x68: wr reg 0x34 (A) : 
    28.032930: p 13959: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.040777: p 13960: a 0x68: wr reg 0x34 (A) : 
    28.040995: p 13961: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.041536: p 13968: a 0x60: wr reg 0x6e (A) : 
    28.041754: p 13969: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.042399: p 13970: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.043036: p 13971: a 0x60: wr reg 0x6e (A) : 
    28.043254: p 13972: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.043899: p 13973: a 0x60: wr reg 0x6e (A) : 
    28.044299: p 13974: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.044951: p 13975: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.045676: p 13976: a 0x60: wr reg 0x70 (A) : 
    28.045894: p 13977: a 0x61: rd              : 0x00 
Deep Color Status
    28.046444: p 14080: a 0x60: wr reg 0x61 (A) : 
    28.046661: p 14081: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.064773: p 14082: a 0x68: wr reg 0x34 (A) : 
    28.064991: p 14083: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.065534: p 14084: a 0x60: wr reg 0x6e (A) : 
    28.065752: p 14085: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.066399: p 14086: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.067040: p 14087: a 0x60: wr reg 0x6e (A) : 
    28.067258: p 14088: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.067905: p 14089: a 0x60: wr reg 0x6e (A) : 
    28.068295: p 14096: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.068947: p 14097: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.069670: p 14098: a 0x60: wr reg 0x70 (A) : 
    28.069888: p 14099: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.070456: p 14100: a 0x68: wr reg 0x34 (A) : 
    28.070674: p 14101: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.084803: p 14102: a 0x68: wr reg 0x34 (A) : 
    28.085021: p 14103: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.085565: p 14104: a 0x60: wr reg 0x6e (A) : 
    28.085783: p 14105: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.086430: p 14112: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.087066: p 14113: a 0x60: wr reg 0x6e (A) : 
    28.087284: p 14114: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.087929: p 14115: a 0x60: wr reg 0x6e (A) : 
    28.088294: p 14116: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.088943: p 14117: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.089668: p 14118: a 0x60: wr reg 0x70 (A) : 
    28.089886: p 14119: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.090970: p 14120: a 0x68: wr reg 0x34 (A) : 
    28.091188: p 14121: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.100777: p 14128: a 0x68: wr reg 0x34 (A) : 
    28.100995: p 14129: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.101539: p 14130: a 0x60: wr reg 0x6e (A) : 
    28.101757: p 14131: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.102404: p 14132: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.103043: p 14133: a 0x60: wr reg 0x6e (A) : 
    28.103261: p 14134: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.103907: p 14135: a 0x60: wr reg 0x6e (A) : 
    28.104297: p 14136: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.104951: p 14137: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.105674: p 14144: a 0x60: wr reg 0x70 (A) : 
    28.105892: p 14145: a 0x61: rd              : 0x00 
Deep Color Status
    28.108988: p 14146: a 0x60: wr reg 0x61 (A) : 
    28.109206: p 14147: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.116768: p 14148: a 0x68: wr reg 0x34 (A) : 
    28.116985: p 14149: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.117528: p 14150: a 0x60: wr reg 0x6e (A) : 
    28.117745: p 14151: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.118392: p 14152: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.119027: p 14153: a 0x60: wr reg 0x6e (A) : 
    28.119245: p 14160: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.119888: p 14161: a 0x60: wr reg 0x6e (A) : 
    28.120293: p 14162: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.120942: p 14163: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.121665: p 14164: a 0x60: wr reg 0x70 (A) : 
    28.121883: p 14165: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.122446: p 14166: a 0x68: wr reg 0x34 (A) : 
    28.122664: p 14167: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.136783: p 14168: a 0x68: wr reg 0x34 (A) : 
    28.137002: p 14169: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.137543: p 14176: a 0x60: wr reg 0x6e (A) : 
    28.137761: p 14177: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.138410: p 14178: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.139045: p 14179: a 0x60: wr reg 0x6e (A) : 
    28.139263: p 14180: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.139907: p 14181: a 0x60: wr reg 0x6e (A) : 
    28.140292: p 14182: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.140946: p 14183: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.141673: p 14184: a 0x60: wr reg 0x70 (A) : 
    28.141891: p 14185: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.144941: p 14192: a 0x68: wr reg 0x34 (A) : 
    28.145159: p 14193: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.152772: p 14194: a 0x68: wr reg 0x34 (A) : 
    28.152990: p 14195: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.153531: p 14196: a 0x60: wr reg 0x6e (A) : 
    28.153749: p 14197: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.154397: p 14198: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.155035: p 14199: a 0x60: wr reg 0x6e (A) : 
    28.155253: p 14200: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.155896: p 14201: a 0x60: wr reg 0x6e (A) : 
    28.156291: p 14208: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.156942: p 14209: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.157663: p 14210: a 0x60: wr reg 0x70 (A) : 
    28.157881: p 14211: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.168771: p 14212: a 0x68: wr reg 0x34 (A) : 
    28.168989: p 14213: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.169530: p 14214: a 0x60: wr reg 0x6e (A) : 
    28.169748: p 14215: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.170393: p 14216: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.171029: p 14217: a 0x60: wr reg 0x6e (A) : 
    28.171247: p 14224: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.171890: p 14225: a 0x60: wr reg 0x6e (A) : 
    28.172290: p 14226: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.172939: p 14227: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.173663: p 14228: a 0x60: wr reg 0x70 (A) : 
    28.173882: p 14229: a 0x61: rd              : 0x00 
Deep Color Status
    28.174433: p 14230: a 0x60: wr reg 0x61 (A) : 
    28.174651: p 14231: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.177711: p 14232: a 0x68: wr reg 0x34 (A) : 
    28.177929: p 14233: a 0x69: rd              : 0x00 
Interrupt Status
    28.182647: p 14336: a 0x60: wr reg 0x70 (A) : 
    28.182935: p 14337: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.188786: p 14338: a 0x68: wr reg 0x34 (A) : 
    28.189004: p 14339: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.189548: p 14340: a 0x60: wr reg 0x6e (A) : 
    28.189764: p 14341: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.190410: p 14342: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.191047: p 14343: a 0x60: wr reg 0x6e (A) : 
    28.191266: p 14344: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.191910: p 14345: a 0x60: wr reg 0x6e (A) : 
    28.192290: p 14352: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.192940: p 14353: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.200733: p 14354: a 0x60: wr reg 0x70 (A) : 
    28.200951: p 14355: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.201515: p 14356: a 0x68: wr reg 0x34 (A) : 
    28.201733: p 14357: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.212768: p 14358: a 0x68: wr reg 0x34 (A) : 
    28.212986: p 14359: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.213528: p 14360: a 0x60: wr reg 0x6e (A) : 
    28.213746: p 14361: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.214388: p 14368: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.215025: p 14369: a 0x60: wr reg 0x6e (A) : 
    28.215243: p 14370: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.215888: p 14371: a 0x60: wr reg 0x6e (A) : 
    28.216288: p 14372: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.216936: p 14373: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.217659: p 14374: a 0x60: wr reg 0x70 (A) : 
    28.217878: p 14375: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.228765: p 14376: a 0x68: wr reg 0x34 (A) : 
    28.228983: p 14377: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.229525: p 14384: a 0x60: wr reg 0x6e (A) : 
    28.229743: p 14385: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.230387: p 14386: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.231024: p 14387: a 0x60: wr reg 0x6e (A) : 
    28.231241: p 14388: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.231884: p 14389: a 0x60: wr reg 0x6e (A) : 
    28.232287: p 14390: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.232937: p 14391: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.233658: p 14392: a 0x60: wr reg 0x70 (A) : 
    28.233876: p 14393: a 0x61: rd              : 0x00 
Deep Color Status
    28.234426: p 14400: a 0x60: wr reg 0x61 (A) : 
    28.234644: p 14401: a 0x61: rd              : 0x00 
Interrupt Status
    28.241291: p 14402: a 0x60: wr reg 0x70 (A) : 
    28.241579: p 14403: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.242153: p 14404: a 0x68: wr reg 0x34 (A) : 
    28.242371: p 14405: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.248784: p 14406: a 0x68: wr reg 0x34 (A) : 
    28.249002: p 14407: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.249544: p 14408: a 0x60: wr reg 0x6e (A) : 
    28.249762: p 14409: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.250409: p 14416: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.251041: p 14417: a 0x60: wr reg 0x6e (A) : 
    28.251259: p 14418: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.251902: p 14419: a 0x60: wr reg 0x6e (A) : 
    28.252286: p 14420: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.252935: p 14421: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.260724: p 14422: a 0x60: wr reg 0x70 (A) : 
    28.260941: p 14423: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.263745: p 14424: a 0x68: wr reg 0x34 (A) : 
    28.263963: p 14425: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.268791: p 14432: a 0x68: wr reg 0x34 (A) : 
    28.269009: p 14433: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.269557: p 14434: a 0x60: wr reg 0x6e (A) : 
    28.269774: p 14435: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.270423: p 14436: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.271064: p 14437: a 0x60: wr reg 0x6e (A) : 
    28.271282: p 14438: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.271929: p 14439: a 0x60: wr reg 0x6e (A) : 
    28.272286: p 14440: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.272941: p 14441: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.280724: p 14448: a 0x60: wr reg 0x70 (A) : 
    28.280942: p 14449: a 0x61: rd              : 0x00 
Deep Color Status
    28.281495: p 14450: a 0x60: wr reg 0x61 (A) : 
    28.281713: p 14451: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.292790: p 14452: a 0x68: wr reg 0x34 (A) : 
    28.293008: p 14453: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.293554: p 14454: a 0x60: wr reg 0x6e (A) : 
    28.293772: p 14455: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.294423: p 14456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.295060: p 14457: a 0x60: wr reg 0x6e (A) : 
    28.295278: p 14464: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.295927: p 14465: a 0x60: wr reg 0x6e (A) : 
    28.296286: p 14466: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.296939: p 14467: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.297667: p 14468: a 0x60: wr reg 0x70 (A) : 
    28.297885: p 14469: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.298455: p 14470: a 0x68: wr reg 0x34 (A) : 
    28.298673: p 14471: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.308763: p 14472: a 0x68: wr reg 0x34 (A) : 
    28.308981: p 14473: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.309524: p 14480: a 0x60: wr reg 0x6e (A) : 
    28.309742: p 14481: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.310387: p 14482: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.311026: p 14483: a 0x60: wr reg 0x6e (A) : 
    28.311244: p 14484: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.311888: p 14485: a 0x60: wr reg 0x6e (A) : 
    28.312286: p 14486: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.312937: p 14487: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.313658: p 14488: a 0x60: wr reg 0x70 (A) : 
    28.313876: p 14489: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.324763: p 14592: a 0x68: wr reg 0x34 (A) : 
    28.324981: p 14593: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.325527: p 14594: a 0x60: wr reg 0x6e (A) : 
    28.325745: p 14595: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.326391: p 14596: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.327033: p 14597: a 0x60: wr reg 0x6e (A) : 
    28.327251: p 14598: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.327897: p 14599: a 0x60: wr reg 0x6e (A) : 
    28.328283: p 14600: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.328936: p 14601: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.329660: p 14608: a 0x60: wr reg 0x70 (A) : 
    28.329878: p 14609: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.330447: p 14610: a 0x68: wr reg 0x34 (A) : 
    28.330664: p 14611: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.344763: p 14612: a 0x68: wr reg 0x34 (A) : 
    28.344981: p 14613: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.345527: p 14614: a 0x60: wr reg 0x6e (A) : 
    28.345745: p 14615: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.346394: p 14616: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.347033: p 14617: a 0x60: wr reg 0x6e (A) : 
    28.347248: p 14624: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.347895: p 14625: a 0x60: wr reg 0x6e (A) : 
    28.348281: p 14626: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.348934: p 14627: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.349659: p 14628: a 0x60: wr reg 0x70 (A) : 
    28.349877: p 14629: a 0x61: rd              : 0x00 
Interrupt Status
    28.354634: p 14630: a 0x60: wr reg 0x70 (A) : 
    28.354924: p 14631: a 0x61: rd              : 0x00 
Deep Color Status
    28.355484: p 14632: a 0x60: wr reg 0x61 (A) : 
    28.355702: p 14633: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.358093: p 14640: a 0x68: wr reg 0x34 (A) : 
    28.358311: p 14641: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.368761: p 14642: a 0x68: wr reg 0x34 (A) : 
    28.368979: p 14643: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.369525: p 14644: a 0x60: wr reg 0x6e (A) : 
    28.369743: p 14645: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.370392: p 14646: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.371030: p 14647: a 0x60: wr reg 0x6e (A) : 
    28.371248: p 14648: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.371894: p 14649: a 0x60: wr reg 0x6e (A) : 
    28.372280: p 14656: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.372933: p 14657: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.373658: p 14658: a 0x60: wr reg 0x70 (A) : 
    28.373876: p 14659: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.388759: p 14660: a 0x68: wr reg 0x34 (A) : 
    28.388977: p 14661: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.389523: p 14662: a 0x60: wr reg 0x6e (A) : 
    28.389741: p 14663: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.390390: p 14664: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.391030: p 14665: a 0x60: wr reg 0x6e (A) : 
    28.391248: p 14672: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.391895: p 14673: a 0x60: wr reg 0x6e (A) : 
    28.392281: p 14674: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.392931: p 14675: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.393655: p 14676: a 0x60: wr reg 0x70 (A) : 
    28.393873: p 14677: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.396920: p 14678: a 0x68: wr reg 0x34 (A) : 
    28.397138: p 14679: a 0x69: rd              : 0x00 
Interrupt Status
    28.401840: p 14680: a 0x60: wr reg 0x70 (A) : 
    28.402127: p 14681: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.412767: p 14688: a 0x68: wr reg 0x34 (A) : 
    28.412985: p 14689: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.413531: p 14690: a 0x60: wr reg 0x6e (A) : 
    28.413749: p 14691: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.414397: p 14692: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.415036: p 14693: a 0x60: wr reg 0x6e (A) : 
    28.415254: p 14694: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.415901: p 14695: a 0x60: wr reg 0x6e (A) : 
    28.416279: p 14696: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.416932: p 14697: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.417658: p 14704: a 0x60: wr reg 0x70 (A) : 
    28.417876: p 14705: a 0x61: rd              : 0x00 
Deep Color Status
    28.418432: p 14706: a 0x60: wr reg 0x61 (A) : 
    28.418650: p 14707: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.428760: p 14708: a 0x68: wr reg 0x34 (A) : 
    28.428977: p 14709: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.429523: p 14710: a 0x60: wr reg 0x6e (A) : 
    28.429741: p 14711: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.430390: p 14712: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.431029: p 14713: a 0x60: wr reg 0x6e (A) : 
    28.431247: p 14720: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.431893: p 14721: a 0x60: wr reg 0x6e (A) : 
    28.432279: p 14722: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.432936: p 14723: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.433660: p 14724: a 0x60: wr reg 0x70 (A) : 
    28.433878: p 14725: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.434446: p 14726: a 0x68: wr reg 0x34 (A) : 
    28.434664: p 14727: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.444755: p 14728: a 0x68: wr reg 0x34 (A) : 
    28.444973: p 14729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.445519: p 14736: a 0x60: wr reg 0x6e (A) : 
    28.445737: p 14737: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.446384: p 14738: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.447023: p 14739: a 0x60: wr reg 0x6e (A) : 
    28.447240: p 14740: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.447888: p 14741: a 0x60: wr reg 0x6e (A) : 
    28.448277: p 14742: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.448930: p 14743: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.449651: p 14744: a 0x60: wr reg 0x70 (A) : 
    28.449869: p 14745: a 0x61: rd              : 0x00 
Interrupt Status
    28.456716: p 16384: a 0x60: wr reg 0x70 (A) : 
    28.456934: p 16385: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.461682: p 16386: a 0x68: wr reg 0x34 (A) : 
    28.461963: p 16387: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.462518: p 16388: a 0x60: wr reg 0x6e (A) : 
    28.462736: p 16389: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.463383: p 16390: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.464217: p 16391: a 0x60: wr reg 0x6e (A) : 
    28.464499: p 16392: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.465153: p 16393: a 0x60: wr reg 0x6e (A) : 
    28.465371: p 16400: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.466019: p 16401: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    28.466757: p 16402: a 0x68: wr reg 0x34 (A) : 
    28.466975: p 16403: a 0x69: rd              : 0x00 
Interrupt Status
    28.476713: p 16404: a 0x60: wr reg 0x70 (A) : 
    28.476931: p 16405: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.478872: p 16406: a 0x68: wr reg 0x34 (A) : 
    28.479090: p 16407: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.479632: p 16408: a 0x60: wr reg 0x6e (A) : 
    28.479850: p 16409: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.480636: p 16416: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.481271: p 16417: a 0x60: wr reg 0x6e (A) : 
    28.481489: p 16418: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.482134: p 16419: a 0x60: wr reg 0x6e (A) : 
    28.482352: p 16420: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.482996: p 16421: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    28.483719: p 16422: a 0x60: wr reg 0x61 (A) : 
    28.483937: p 16423: a 0x61: rd              : 0x00 
Interrupt Status
    28.492708: p 16424: a 0x60: wr reg 0x70 (A) : 
    28.492926: p 16425: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.493491: p 16432: a 0x68: wr reg 0x34 (A) : 
    28.493709: p 16433: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.500750: p 16434: a 0x68: wr reg 0x34 (A) : 
    28.500968: p 16435: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.501510: p 16436: a 0x60: wr reg 0x6e (A) : 
    28.501728: p 16437: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.502374: p 16438: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.503009: p 16439: a 0x60: wr reg 0x6e (A) : 
    28.503227: p 16440: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.503870: p 16441: a 0x60: wr reg 0x6e (A) : 
    28.504274: p 16448: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.504925: p 16449: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.512719: p 16450: a 0x60: wr reg 0x70 (A) : 
    28.512937: p 16451: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.518731: p 16452: a 0x68: wr reg 0x34 (A) : 
    28.518949: p 16453: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.519494: p 16454: a 0x60: wr reg 0x6e (A) : 
    28.519712: p 16455: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.520745: p 16456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.521382: p 16457: a 0x60: wr reg 0x6e (A) : 
    28.521600: p 16464: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.522246: p 16465: a 0x60: wr reg 0x6e (A) : 
    28.522464: p 16466: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.523111: p 16467: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    28.523850: p 16468: a 0x68: wr reg 0x34 (A) : 
    28.524165: p 16469: a 0x69: rd              : 0x00 
Interrupt Status
    28.526156: p 16470: a 0x60: wr reg 0x70 (A) : 
    28.526373: p 16471: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.536759: p 16472: a 0x68: wr reg 0x34 (A) : 
    28.536977: p 16473: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.537520: p 16480: a 0x60: wr reg 0x6e (A) : 
    28.537738: p 16481: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.538383: p 16482: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.539020: p 16483: a 0x60: wr reg 0x6e (A) : 
    28.539237: p 16484: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.539883: p 16485: a 0x60: wr reg 0x6e (A) : 
    28.540273: p 16486: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.540923: p 16487: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.541646: p 16488: a 0x60: wr reg 0x70 (A) : 
    28.541864: p 16489: a 0x61: rd              : 0x00 
Deep Color Status
    28.542416: p 16496: a 0x60: wr reg 0x61 (A) : 
    28.542634: p 16497: a 0x61: rd              : 0x00 
Interrupt Status
    28.548711: p 16498: a 0x60: wr reg 0x70 (A) : 
    28.548929: p 16499: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.549495: p 16500: a 0x68: wr reg 0x34 (A) : 
    28.549713: p 16501: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.560750: p 16502: a 0x68: wr reg 0x34 (A) : 
    28.560968: p 16503: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.561514: p 16504: a 0x60: wr reg 0x6e (A) : 
    28.561732: p 16505: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.562380: p 16512: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.563022: p 16513: a 0x60: wr reg 0x6e (A) : 
    28.563239: p 16514: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.563886: p 16515: a 0x60: wr reg 0x6e (A) : 
    28.564270: p 16516: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.564923: p 16517: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.565645: p 16518: a 0x60: wr reg 0x70 (A) : 
    28.565863: p 16519: a 0x61: rd              : 0x00 
Interrupt Status
    28.572709: p 16520: a 0x60: wr reg 0x70 (A) : 
    28.572927: p 16521: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.578530: p 16528: a 0x68: wr reg 0x34 (A) : 
    28.578815: p 16529: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.579370: p 16530: a 0x60: wr reg 0x6e (A) : 
    28.579588: p 16531: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.580721: p 16532: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.581361: p 16533: a 0x60: wr reg 0x6e (A) : 
    28.581580: p 16534: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.582226: p 16535: a 0x60: wr reg 0x6e (A) : 
    28.582444: p 16536: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.583093: p 16537: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    28.583835: p 16640: a 0x68: wr reg 0x34 (A) : 
    28.584156: p 16641: a 0x69: rd              : 0x00 
Interrupt Status
    28.592711: p 16642: a 0x60: wr reg 0x70 (A) : 
    28.592929: p 16643: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.595789: p 16644: a 0x68: wr reg 0x34 (A) : 
    28.596156: p 16645: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.596712: p 16646: a 0x60: wr reg 0x6e (A) : 
    28.596930: p 16647: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.597577: p 16648: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.598216: p 16649: a 0x60: wr reg 0x6e (A) : 
    28.598433: p 16656: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.599080: p 16657: a 0x60: wr reg 0x6e (A) : 
    28.599298: p 16658: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.599945: p 16659: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    28.600798: p 16660: a 0x60: wr reg 0x61 (A) : 
    28.601016: p 16661: a 0x61: rd              : 0x00 
Interrupt Status
    28.608708: p 16662: a 0x60: wr reg 0x70 (A) : 
    28.608925: p 16663: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.609493: p 16664: a 0x68: wr reg 0x34 (A) : 
    28.609711: p 16665: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.616753: p 16672: a 0x68: wr reg 0x34 (A) : 
    28.616971: p 16673: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.617514: p 16674: a 0x60: wr reg 0x6e (A) : 
    28.617732: p 16675: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.618377: p 16676: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.619014: p 16677: a 0x60: wr reg 0x6e (A) : 
    28.619232: p 16678: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.619877: p 16679: a 0x60: wr reg 0x6e (A) : 
    28.620272: p 16680: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.620923: p 16681: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.628733: p 16688: a 0x60: wr reg 0x70 (A) : 
    28.628951: p 16689: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.633697: p 16690: a 0x68: wr reg 0x34 (A) : 
    28.633983: p 16691: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.634536: p 16692: a 0x60: wr reg 0x6e (A) : 
    28.634754: p 16693: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.635402: p 16694: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.636240: p 16695: a 0x60: wr reg 0x6e (A) : 
    28.636522: p 16696: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.637177: p 16697: a 0x60: wr reg 0x6e (A) : 
    28.637394: p 16704: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.638041: p 16705: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    28.638778: p 16706: a 0x68: wr reg 0x34 (A) : 
    28.638996: p 16707: a 0x69: rd              : 0x00 
Interrupt Status
    28.640258: p 16708: a 0x60: wr reg 0x70 (A) : 
    28.640480: p 16709: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.652747: p 16710: a 0x68: wr reg 0x34 (A) : 
    28.652965: p 16711: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.653511: p 16712: a 0x60: wr reg 0x6e (A) : 
    28.653729: p 16713: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.654376: p 16720: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.655013: p 16721: a 0x60: wr reg 0x6e (A) : 
    28.655230: p 16722: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.655875: p 16723: a 0x60: wr reg 0x6e (A) : 
    28.656267: p 16724: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.656921: p 16725: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.657649: p 16726: a 0x60: wr reg 0x70 (A) : 
    28.657867: p 16727: a 0x61: rd              : 0x00 
Deep Color Status
    28.658420: p 16728: a 0x60: wr reg 0x61 (A) : 
    28.658638: p 16729: a 0x61: rd              : 0x00 
Interrupt Status
    28.664731: p 16736: a 0x60: wr reg 0x70 (A) : 
    28.664949: p 16737: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.665517: p 16738: a 0x68: wr reg 0x34 (A) : 
    28.665736: p 16739: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.676748: p 16740: a 0x68: wr reg 0x34 (A) : 
    28.676966: p 16741: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.677512: p 16742: a 0x60: wr reg 0x6e (A) : 
    28.677730: p 16743: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.678381: p 16744: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.679022: p 16745: a 0x60: wr reg 0x6e (A) : 
    28.679240: p 16752: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.679886: p 16753: a 0x60: wr reg 0x6e (A) : 
    28.680266: p 16754: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.680917: p 16755: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.681642: p 16756: a 0x60: wr reg 0x70 (A) : 
    28.681860: p 16757: a 0x61: rd              : 0x00 
Interrupt Status
    28.688702: p 16758: a 0x60: wr reg 0x70 (A) : 
    28.688920: p 16759: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.695367: p 16760: a 0x68: wr reg 0x34 (A) : 
    28.695654: p 16761: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.696669: p 16768: a 0x60: wr reg 0x6e (A) : 
    28.696887: p 16769: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.697533: p 16770: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.698170: p 16771: a 0x60: wr reg 0x6e (A) : 
    28.698388: p 16772: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.699030: p 16773: a 0x60: wr reg 0x6e (A) : 
    28.699248: p 16774: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.699894: p 16775: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    28.700794: p 16776: a 0x68: wr reg 0x34 (A) : 
    28.701012: p 16777: a 0x69: rd              : 0x00 
Interrupt Status
    28.708703: p 16784: a 0x60: wr reg 0x70 (A) : 
    28.708921: p 16785: a 0x61: rd              : 0x00 
Deep Color Status
    28.710825: p 16786: a 0x60: wr reg 0x61 (A) : 
    28.711043: p 16787: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.716770: p 16788: a 0x68: wr reg 0x34 (A) : 
    28.716988: p 16789: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.717533: p 16790: a 0x60: wr reg 0x6e (A) : 
    28.717751: p 16791: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.718397: p 16792: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.719034: p 16793: a 0x60: wr reg 0x6e (A) : 
    28.719252: p 16896: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.719898: p 16897: a 0x60: wr reg 0x6e (A) : 
    28.720264: p 16898: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.720917: p 16899: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    28.721654: p 16900: a 0x68: wr reg 0x34 (A) : 
    28.721872: p 16901: a 0x69: rd              : 0x00 
Interrupt Status
    28.728707: p 16902: a 0x60: wr reg 0x70 (A) : 
    28.728925: p 16903: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.740745: p 16904: a 0x68: wr reg 0x34 (A) : 
    28.740962: p 16905: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.741508: p 16912: a 0x60: wr reg 0x6e (A) : 
    28.741726: p 16913: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.742375: p 16914: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.743012: p 16915: a 0x60: wr reg 0x6e (A) : 
    28.743230: p 16916: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.743876: p 16917: a 0x60: wr reg 0x6e (A) : 
    28.744263: p 16918: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.744913: p 16919: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.745638: p 16920: a 0x60: wr reg 0x70 (A) : 
    28.745856: p 16921: a 0x61: rd              : 0x00 
Interrupt Status
    28.751435: p 16928: a 0x60: wr reg 0x70 (A) : 
    28.751725: p 16929: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.752761: p 16930: a 0x68: wr reg 0x34 (A) : 
    28.752979: p 16931: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.760742: p 16932: a 0x68: wr reg 0x34 (A) : 
    28.760960: p 16933: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.761506: p 16934: a 0x60: wr reg 0x6e (A) : 
    28.761724: p 16935: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.762373: p 16936: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.763009: p 16937: a 0x60: wr reg 0x6e (A) : 
    28.763227: p 16944: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.763875: p 16945: a 0x60: wr reg 0x6e (A) : 
    28.764260: p 16946: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.764911: p 16947: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    28.765638: p 16948: a 0x60: wr reg 0x61 (A) : 
    28.765856: p 16949: a 0x61: rd              : 0x00 
Interrupt Status
    28.772702: p 16950: a 0x60: wr reg 0x70 (A) : 
    28.772919: p 16951: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.773487: p 16952: a 0x68: wr reg 0x34 (A) : 
    28.773705: p 16953: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.784743: p 16960: a 0x68: wr reg 0x34 (A) : 
    28.784960: p 16961: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.785506: p 16962: a 0x60: wr reg 0x6e (A) : 
    28.785724: p 16963: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.786371: p 16964: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.787011: p 16965: a 0x60: wr reg 0x6e (A) : 
    28.787229: p 16966: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.787876: p 16967: a 0x60: wr reg 0x6e (A) : 
    28.788260: p 16968: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    28.788913: p 16969: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.789635: p 16976: a 0x60: wr reg 0x70 (A) : 
    28.789853: p 16977: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.802505: p 16978: a 0x68: wr reg 0x34 (A) : 
    28.802723: p 16979: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.803266: p 16980: a 0x60: wr reg 0x6e (A) : 
    28.803484: p 16981: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.804401: p 16982: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.805038: p 16983: a 0x60: wr reg 0x6e (A) : 
    28.805256: p 16984: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.805900: p 16985: a 0x60: wr reg 0x6e (A) : 
    28.806119: p 16992: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.806765: p 16993: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.807490: p 16994: a 0x60: wr reg 0x70 (A) : 
    28.807708: p 16995: a 0x61: rd              : 0x00 
Interrupt Status
    28.814373: p 16996: a 0x60: wr reg 0x70 (A) : 
    28.814661: p 16997: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.815237: p 16998: a 0x68: wr reg 0x34 (A) : 
    28.815455: p 16999: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.820773: p 17000: a 0x68: wr reg 0x34 (A) : 
    28.820991: p 17001: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.821537: p 17008: a 0x60: wr reg 0x6e (A) : 
    28.821755: p 17009: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.822405: p 17010: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.823046: p 17011: a 0x60: wr reg 0x6e (A) : 
    28.823264: p 17012: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.823912: p 17013: a 0x60: wr reg 0x6e (A) : 
    28.824261: p 17014: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.824915: p 17015: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.827080: p 17016: a 0x60: wr reg 0x70 (A) : 
    28.827298: p 17017: a 0x61: rd              : 0x00 
Deep Color Status
    28.827852: p 17024: a 0x60: wr reg 0x61 (A) : 
    28.828260: p 17025: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.840739: p 17026: a 0x68: wr reg 0x34 (A) : 
    28.840957: p 17027: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.841500: p 17028: a 0x60: wr reg 0x6e (A) : 
    28.841718: p 17029: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.842365: p 17030: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.843006: p 17031: a 0x60: wr reg 0x6e (A) : 
    28.843224: p 17032: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.843868: p 17033: a 0x60: wr reg 0x6e (A) : 
    28.844257: p 17040: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.844909: p 17041: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.845636: p 17042: a 0x60: wr reg 0x70 (A) : 
    28.845854: p 17043: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.846422: p 17044: a 0x68: wr reg 0x34 (A) : 
    28.846640: p 17045: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.864739: p 17046: a 0x68: wr reg 0x34 (A) : 
    28.864957: p 17047: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.865503: p 17048: a 0x60: wr reg 0x6e (A) : 
    28.865720: p 17049: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.866369: p 17152: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.867006: p 17153: a 0x60: wr reg 0x6e (A) : 
    28.867224: p 17154: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.867870: p 17155: a 0x60: wr reg 0x6e (A) : 
    28.868257: p 17156: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.868911: p 17157: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.869638: p 17158: a 0x60: wr reg 0x70 (A) : 
    28.869856: p 17159: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.888747: p 17160: a 0x68: wr reg 0x34 (A) : 
    28.888965: p 17161: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.889511: p 17168: a 0x60: wr reg 0x6e (A) : 
    28.889729: p 17169: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.890377: p 17170: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.891014: p 17171: a 0x60: wr reg 0x6e (A) : 
    28.891232: p 17172: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.891879: p 17173: a 0x60: wr reg 0x6e (A) : 
    28.892256: p 17174: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.892909: p 17175: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.893636: p 17176: a 0x60: wr reg 0x70 (A) : 
    28.893854: p 17177: a 0x61: rd              : 0x00 
Deep Color Status
    28.894408: p 17184: a 0x60: wr reg 0x61 (A) : 
    28.894626: p 17185: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.896918: p 17186: a 0x68: wr reg 0x34 (A) : 
    28.897136: p 17187: a 0x69: rd              : 0x00 
Interrupt Status
    28.899009: p 17188: a 0x60: wr reg 0x70 (A) : 
    28.899227: p 17189: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.912737: p 17190: a 0x68: wr reg 0x34 (A) : 
    28.912955: p 17191: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.913498: p 17192: a 0x60: wr reg 0x6e (A) : 
    28.913716: p 17193: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.914363: p 17200: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.915001: p 17201: a 0x60: wr reg 0x6e (A) : 
    28.915219: p 17202: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.915866: p 17203: a 0x60: wr reg 0x6e (A) : 
    28.916254: p 17204: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.916907: p 17205: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.917630: p 17206: a 0x60: wr reg 0x70 (A) : 
    28.917848: p 17207: a 0x61: rd              : 0x00 
Interrupt Status
    28.924695: p 17208: a 0x60: wr reg 0x70 (A) : 
    28.924913: p 17209: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.925479: p 17216: a 0x68: wr reg 0x34 (A) : 
    28.925697: p 17217: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.940758: p 17218: a 0x68: wr reg 0x34 (A) : 
    28.940976: p 17219: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.941519: p 17220: a 0x60: wr reg 0x6e (A) : 
    28.941737: p 17221: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.942387: p 17222: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.943023: p 17223: a 0x60: wr reg 0x6e (A) : 
    28.943241: p 17224: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.943886: p 17225: a 0x60: wr reg 0x6e (A) : 
    28.944253: p 17232: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.944906: p 17233: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.945633: p 17234: a 0x60: wr reg 0x70 (A) : 
    28.945851: p 17235: a 0x61: rd              : 0x00 
Deep Color Status
    28.946937: p 17236: a 0x60: wr reg 0x61 (A) : 
    28.947155: p 17237: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.949200: p 17238: a 0x68: wr reg 0x34 (A) : 
    28.949419: p 17239: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.956732: p 17240: a 0x68: wr reg 0x34 (A) : 
    28.956950: p 17241: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.957496: p 17248: a 0x60: wr reg 0x6e (A) : 
    28.957714: p 17249: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.958361: p 17250: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.958997: p 17251: a 0x60: wr reg 0x6e (A) : 
    28.959215: p 17252: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.959860: p 17253: a 0x60: wr reg 0x6e (A) : 
    28.960252: p 17254: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.960905: p 17255: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.961630: p 17256: a 0x60: wr reg 0x70 (A) : 
    28.961847: p 17257: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.976737: p 17264: a 0x68: wr reg 0x34 (A) : 
    28.976955: p 17265: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.977500: p 17266: a 0x60: wr reg 0x6e (A) : 
    28.977718: p 17267: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    28.978367: p 17268: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.979008: p 17269: a 0x60: wr reg 0x6e (A) : 
    28.979225: p 17270: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    28.979875: p 17271: a 0x60: wr reg 0x6e (A) : 
    28.980250: p 17272: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    28.980903: p 17273: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    28.981630: p 17280: a 0x60: wr reg 0x70 (A) : 
    28.981848: p 17281: a 0x61: rd              : 0x00 
Interrupt Status
    28.987411: p 17282: a 0x60: wr reg 0x70 (A) : 
    28.987705: p 17283: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    28.988741: p 17284: a 0x68: wr reg 0x34 (A) : 
    28.988959: p 17285: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    28.996728: p 17286: a 0x68: wr reg 0x34 (A) : 
    28.996946: p 17287: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    28.997492: p 17288: a 0x60: wr reg 0x6e (A) : 
    28.997710: p 17289: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    28.998359: p 17296: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    28.998995: p 17297: a 0x60: wr reg 0x6e (A) : 
    28.999213: p 17298: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    28.999860: p 17299: a 0x60: wr reg 0x6e (A) : 
    29.000250: p 17300: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.000901: p 17301: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    29.001628: p 17302: a 0x60: wr reg 0x61 (A) : 
    29.001846: p 17303: a 0x61: rd              : 0x00 
Interrupt Status
    29.008687: p 17304: a 0x60: wr reg 0x70 (A) : 
    29.008905: p 17305: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.009473: p 17408: a 0x68: wr reg 0x34 (A) : 
    29.009691: p 17409: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.020728: p 17410: a 0x68: wr reg 0x34 (A) : 
    29.020946: p 17411: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.021490: p 17412: a 0x60: wr reg 0x6e (A) : 
    29.021708: p 17413: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.022354: p 17414: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.022991: p 17415: a 0x60: wr reg 0x6e (A) : 
    29.023209: p 17416: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.023856: p 17417: a 0x60: wr reg 0x6e (A) : 
    29.024252: p 17424: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.024905: p 17425: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.025630: p 17426: a 0x60: wr reg 0x70 (A) : 
    29.025847: p 17427: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.036731: p 17428: a 0x68: wr reg 0x34 (A) : 
    29.036949: p 17429: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.037492: p 17430: a 0x60: wr reg 0x6e (A) : 
    29.037710: p 17431: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.038355: p 17432: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.038994: p 17433: a 0x60: wr reg 0x6e (A) : 
    29.039212: p 17440: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.039856: p 17441: a 0x60: wr reg 0x6e (A) : 
    29.040249: p 17442: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.040901: p 17443: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.041626: p 17444: a 0x60: wr reg 0x70 (A) : 
    29.041843: p 17445: a 0x61: rd              : 0x00 
Interrupt Status
    29.047601: p 17446: a 0x60: wr reg 0x70 (A) : 
    29.047819: p 17447: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.048787: p 17448: a 0x68: wr reg 0x34 (A) : 
    29.049005: p 17449: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.056726: p 17456: a 0x68: wr reg 0x34 (A) : 
    29.056945: p 17457: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.057486: p 17458: a 0x60: wr reg 0x6e (A) : 
    29.057704: p 17459: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.058351: p 17460: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.058989: p 17461: a 0x60: wr reg 0x6e (A) : 
    29.059207: p 17462: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.059850: p 17463: a 0x60: wr reg 0x6e (A) : 
    29.060248: p 17464: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.060899: p 17465: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.063046: p 17472: a 0x60: wr reg 0x70 (A) : 
    29.063264: p 17473: a 0x61: rd              : 0x00 
Deep Color Status
    29.063813: p 17474: a 0x60: wr reg 0x61 (A) : 
    29.064135: p 17475: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.072725: p 17476: a 0x68: wr reg 0x34 (A) : 
    29.072942: p 17477: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.073487: p 17478: a 0x60: wr reg 0x6e (A) : 
    29.073705: p 17479: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.074351: p 17480: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.074990: p 17481: a 0x60: wr reg 0x6e (A) : 
    29.075208: p 17488: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.075854: p 17489: a 0x60: wr reg 0x6e (A) : 
    29.076246: p 17490: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.076899: p 17491: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.077626: p 17492: a 0x60: wr reg 0x70 (A) : 
    29.077844: p 17493: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.078410: p 17494: a 0x68: wr reg 0x34 (A) : 
    29.078627: p 17495: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.096725: p 17496: a 0x68: wr reg 0x34 (A) : 
    29.096943: p 17497: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.097486: p 17504: a 0x60: wr reg 0x6e (A) : 
    29.097704: p 17505: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.098351: p 17506: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.098990: p 17507: a 0x60: wr reg 0x6e (A) : 
    29.099208: p 17508: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.099854: p 17509: a 0x60: wr reg 0x6e (A) : 
    29.100244: p 17510: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.100900: p 17511: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.101622: p 17512: a 0x60: wr reg 0x70 (A) : 
    29.101840: p 17513: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.116733: p 17520: a 0x68: wr reg 0x34 (A) : 
    29.116951: p 17521: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.117493: p 17522: a 0x60: wr reg 0x6e (A) : 
    29.117711: p 17523: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.118360: p 17524: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.118997: p 17525: a 0x60: wr reg 0x6e (A) : 
    29.119214: p 17526: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.119859: p 17527: a 0x60: wr reg 0x6e (A) : 
    29.120247: p 17528: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.120898: p 17529: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.121623: p 17536: a 0x60: wr reg 0x70 (A) : 
    29.121841: p 17537: a 0x61: rd              : 0x00 
Deep Color Status
    29.122392: p 17538: a 0x60: wr reg 0x61 (A) : 
    29.122610: p 17539: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.124794: p 17540: a 0x68: wr reg 0x34 (A) : 
    29.125011: p 17541: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.132719: p 17542: a 0x68: wr reg 0x34 (A) : 
    29.132937: p 17543: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.133479: p 17544: a 0x60: wr reg 0x6e (A) : 
    29.133697: p 17545: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.134345: p 17552: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.134985: p 17553: a 0x60: wr reg 0x6e (A) : 
    29.135202: p 17554: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.135847: p 17555: a 0x60: wr reg 0x6e (A) : 
    29.136245: p 17556: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.136899: p 17557: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.137621: p 17558: a 0x60: wr reg 0x70 (A) : 
    29.137839: p 17559: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.148722: p 17560: a 0x68: wr reg 0x34 (A) : 
    29.148940: p 17561: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.149480: p 17664: a 0x60: wr reg 0x6e (A) : 
    29.149697: p 17665: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.150344: p 17666: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.150979: p 17667: a 0x60: wr reg 0x6e (A) : 
    29.151197: p 17668: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.151841: p 17669: a 0x60: wr reg 0x6e (A) : 
    29.152244: p 17670: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.152894: p 17671: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.153613: p 17672: a 0x60: wr reg 0x70 (A) : 
    29.153831: p 17673: a 0x61: rd              : 0x00 
Interrupt Status
    29.160905: p 17680: a 0x60: wr reg 0x70 (A) : 
    29.161123: p 17681: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.161688: p 17682: a 0x68: wr reg 0x34 (A) : 
    29.161906: p 17683: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.168722: p 17684: a 0x68: wr reg 0x34 (A) : 
    29.168940: p 17685: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.169481: p 17686: a 0x60: wr reg 0x6e (A) : 
    29.169700: p 17687: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.170346: p 17688: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.170981: p 17689: a 0x60: wr reg 0x6e (A) : 
    29.171199: p 17696: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.171844: p 17697: a 0x60: wr reg 0x6e (A) : 
    29.172241: p 17698: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.172890: p 17699: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.175035: p 17700: a 0x60: wr reg 0x70 (A) : 
    29.175253: p 17701: a 0x61: rd              : 0x00 
Deep Color Status
    29.175802: p 17702: a 0x60: wr reg 0x61 (A) : 
    29.176129: p 17703: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.188718: p 17704: a 0x68: wr reg 0x34 (A) : 
    29.188935: p 17705: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.189477: p 17712: a 0x60: wr reg 0x6e (A) : 
    29.189695: p 17713: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.190342: p 17714: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.190977: p 17715: a 0x60: wr reg 0x6e (A) : 
    29.191195: p 17716: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.191840: p 17717: a 0x60: wr reg 0x6e (A) : 
    29.192239: p 17718: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.192891: p 17719: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.193619: p 17720: a 0x60: wr reg 0x70 (A) : 
    29.193837: p 17721: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.194401: p 17728: a 0x68: wr reg 0x34 (A) : 
    29.194619: p 17729: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.208720: p 17730: a 0x68: wr reg 0x34 (A) : 
    29.208938: p 17731: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.209477: p 17732: a 0x60: wr reg 0x6e (A) : 
    29.209695: p 17733: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.210341: p 17734: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.210977: p 17735: a 0x60: wr reg 0x6e (A) : 
    29.211195: p 17736: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.211840: p 17737: a 0x60: wr reg 0x6e (A) : 
    29.212239: p 17744: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.212888: p 17745: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.213609: p 17746: a 0x60: wr reg 0x70 (A) : 
    29.213827: p 17747: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.236728: p 17748: a 0x68: wr reg 0x34 (A) : 
    29.236946: p 17749: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.237488: p 17750: a 0x60: wr reg 0x6e (A) : 
    29.237706: p 17751: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.238350: p 17752: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.238985: p 17753: a 0x60: wr reg 0x6e (A) : 
    29.239203: p 17760: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.239847: p 17761: a 0x60: wr reg 0x6e (A) : 
    29.240240: p 17762: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.240889: p 17763: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.241611: p 17764: a 0x60: wr reg 0x70 (A) : 
    29.241829: p 17765: a 0x61: rd              : 0x00 
Deep Color Status
    29.242381: p 17766: a 0x60: wr reg 0x61 (A) : 
    29.242599: p 17767: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.243682: p 17768: a 0x68: wr reg 0x34 (A) : 
    29.243900: p 17769: a 0x69: rd              : 0x00 
Interrupt Status
    29.246837: p 17776: a 0x60: wr reg 0x70 (A) : 
    29.247054: p 17777: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.252746: p 17778: a 0x68: wr reg 0x34 (A) : 
    29.252963: p 17779: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.253505: p 17780: a 0x60: wr reg 0x6e (A) : 
    29.253723: p 17781: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.254368: p 17782: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.255005: p 17783: a 0x60: wr reg 0x6e (A) : 
    29.255223: p 17784: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.255868: p 17785: a 0x60: wr reg 0x6e (A) : 
    29.256238: p 17792: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.256888: p 17793: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    29.268715: p 17794: a 0x68: wr reg 0x34 (A) : 
    29.268932: p 17795: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.269472: p 17796: a 0x60: wr reg 0x6e (A) : 
    29.269690: p 17797: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.270333: p 17798: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.270972: p 17799: a 0x60: wr reg 0x6e (A) : 
    29.271189: p 17800: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.271832: p 17801: a 0x60: wr reg 0x6e (A) : 
    29.272239: p 17808: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.272887: p 17809: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.273608: p 17810: a 0x60: wr reg 0x70 (A) : 
    29.273826: p 17811: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.274390: p 17812: a 0x68: wr reg 0x34 (A) : 
    29.274607: p 17813: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.288746: p 17814: a 0x68: wr reg 0x34 (A) : 
    29.288964: p 17815: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.289513: p 17816: a 0x60: wr reg 0x6e (A) : 
    29.289731: p 17817: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.290381: p 17920: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.291020: p 17921: a 0x60: wr reg 0x6e (A) : 
    29.291238: p 17922: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.291884: p 17923: a 0x60: wr reg 0x6e (A) : 
    29.292237: p 17924: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.292891: p 17925: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.293620: p 17926: a 0x60: wr reg 0x70 (A) : 
    29.293838: p 17927: a 0x61: rd              : 0x00 
Deep Color Status
    29.295853: p 17928: a 0x60: wr reg 0x61 (A) : 
    29.296239: p 17929: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.298143: p 17936: a 0x68: wr reg 0x34 (A) : 
    29.298361: p 17937: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.304715: p 17938: a 0x68: wr reg 0x34 (A) : 
    29.304932: p 17939: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.305477: p 17940: a 0x60: wr reg 0x6e (A) : 
    29.305695: p 17941: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.306341: p 17942: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.306980: p 17943: a 0x60: wr reg 0x6e (A) : 
    29.307198: p 17944: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.307842: p 17945: a 0x60: wr reg 0x6e (A) : 
    29.308235: p 17952: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.308888: p 17953: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.309610: p 17954: a 0x60: wr reg 0x70 (A) : 
    29.309828: p 17955: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.324715: p 17956: a 0x68: wr reg 0x34 (A) : 
    29.324933: p 17957: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.325479: p 17958: a 0x60: wr reg 0x6e (A) : 
    29.325697: p 17959: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.326345: p 17960: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.326984: p 17961: a 0x60: wr reg 0x6e (A) : 
    29.327202: p 17968: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.327849: p 17969: a 0x60: wr reg 0x6e (A) : 
    29.328235: p 17970: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.328888: p 17971: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.329608: p 17972: a 0x60: wr reg 0x70 (A) : 
    29.329826: p 17973: a 0x61: rd              : 0x00 
Interrupt Status
    29.336480: p 17974: a 0x60: wr reg 0x70 (A) : 
    29.336768: p 17975: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.337346: p 17976: a 0x68: wr reg 0x34 (A) : 
    29.337564: p 17977: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.344735: p 17984: a 0x68: wr reg 0x34 (A) : 
    29.344953: p 17985: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.345499: p 17986: a 0x60: wr reg 0x6e (A) : 
    29.345717: p 17987: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.346366: p 17988: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.347006: p 17989: a 0x60: wr reg 0x6e (A) : 
    29.347224: p 17990: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.347871: p 17991: a 0x60: wr reg 0x6e (A) : 
    29.348235: p 17992: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.348888: p 17993: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.356676: p 18000: a 0x60: wr reg 0x70 (A) : 
    29.356894: p 18001: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.357460: p 18002: a 0x68: wr reg 0x34 (A) : 
    29.357678: p 18003: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.368713: p 18004: a 0x68: wr reg 0x34 (A) : 
    29.368931: p 18005: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.369477: p 18006: a 0x60: wr reg 0x6e (A) : 
    29.369695: p 18007: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.370341: p 18008: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.370978: p 18009: a 0x60: wr reg 0x6e (A) : 
    29.371196: p 18016: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.371843: p 18017: a 0x60: wr reg 0x6e (A) : 
    29.372232: p 18018: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.372885: p 18019: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.373610: p 18020: a 0x60: wr reg 0x70 (A) : 
    29.373828: p 18021: a 0x61: rd              : 0x00 
Deep Color Status
    29.375724: p 18022: a 0x60: wr reg 0x61 (A) : 
    29.376120: p 18023: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.384912: p 18024: a 0x68: wr reg 0x34 (A) : 
    29.385129: p 18025: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.385673: p 18032: a 0x60: wr reg 0x6e (A) : 
    29.385891: p 18033: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.386537: p 18034: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.387175: p 18035: a 0x60: wr reg 0x6e (A) : 
    29.387393: p 18036: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.388157: p 18037: a 0x60: wr reg 0x6e (A) : 
    29.388411: p 18038: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.389062: p 18039: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.389785: p 18040: a 0x60: wr reg 0x70 (A) : 
    29.390003: p 18041: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.390566: p 18048: a 0x68: wr reg 0x34 (A) : 
    29.390784: p 18049: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.408707: p 18050: a 0x68: wr reg 0x34 (A) : 
    29.408925: p 18051: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.409473: p 18052: a 0x60: wr reg 0x6e (A) : 
    29.409691: p 18053: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.410338: p 18054: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.410974: p 18055: a 0x60: wr reg 0x6e (A) : 
    29.411191: p 18056: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.411839: p 18057: a 0x60: wr reg 0x6e (A) : 
    29.412231: p 18064: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.412883: p 18065: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.413608: p 18066: a 0x60: wr reg 0x70 (A) : 
    29.413826: p 18067: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.428705: p 18068: a 0x68: wr reg 0x34 (A) : 
    29.428923: p 18069: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.429468: p 18070: a 0x60: wr reg 0x6e (A) : 
    29.429685: p 18071: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.430332: p 18072: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.430971: p 18073: a 0x60: wr reg 0x6e (A) : 
    29.431189: p 18176: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.431835: p 18177: a 0x60: wr reg 0x6e (A) : 
    29.432229: p 18178: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.432882: p 18179: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.433603: p 18180: a 0x60: wr reg 0x70 (A) : 
    29.433820: p 18181: a 0x61: rd              : 0x00 
Deep Color Status
    29.434372: p 18182: a 0x60: wr reg 0x61 (A) : 
    29.434590: p 18183: a 0x61: rd              : 0x00 
Interrupt Status
    29.440488: p 18184: a 0x60: wr reg 0x70 (A) : 
    29.440776: p 18185: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.441358: p 18192: a 0x68: wr reg 0x34 (A) : 
    29.441575: p 18193: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.448729: p 18194: a 0x68: wr reg 0x34 (A) : 
    29.448947: p 18195: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.449493: p 18196: a 0x60: wr reg 0x6e (A) : 
    29.449711: p 18197: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.450360: p 18198: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.450999: p 18199: a 0x60: wr reg 0x6e (A) : 
    29.451217: p 18200: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.451863: p 18201: a 0x60: wr reg 0x6e (A) : 
    29.452227: p 18208: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.452882: p 18209: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.460670: p 18210: a 0x60: wr reg 0x70 (A) : 
    29.460888: p 18211: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.461456: p 18212: a 0x68: wr reg 0x34 (A) : 
    29.461674: p 18213: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.472707: p 18214: a 0x68: wr reg 0x34 (A) : 
    29.472925: p 18215: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.473471: p 18216: a 0x60: wr reg 0x6e (A) : 
    29.473689: p 18217: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.474334: p 18224: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.474971: p 18225: a 0x60: wr reg 0x6e (A) : 
    29.475188: p 18226: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.475833: p 18227: a 0x60: wr reg 0x6e (A) : 
    29.476227: p 18228: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.476878: p 18229: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.477602: p 18230: a 0x60: wr reg 0x70 (A) : 
    29.477820: p 18231: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.488705: p 18232: a 0x68: wr reg 0x34 (A) : 
    29.488923: p 18233: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.489467: p 18240: a 0x60: wr reg 0x6e (A) : 
    29.489686: p 18241: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.490332: p 18242: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.490967: p 18243: a 0x60: wr reg 0x6e (A) : 
    29.491185: p 18244: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.491830: p 18245: a 0x60: wr reg 0x6e (A) : 
    29.492225: p 18246: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.492876: p 18247: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.493597: p 18248: a 0x60: wr reg 0x70 (A) : 
    29.493815: p 18249: a 0x61: rd              : 0x00 
Deep Color Status
    29.494367: p 18256: a 0x60: wr reg 0x61 (A) : 
    29.494584: p 18257: a 0x61: rd              : 0x00 
Interrupt Status
    29.501248: p 18258: a 0x60: wr reg 0x70 (A) : 
    29.501536: p 18259: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.502112: p 18260: a 0x68: wr reg 0x34 (A) : 
    29.502330: p 18261: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.508722: p 18262: a 0x68: wr reg 0x34 (A) : 
    29.508940: p 18263: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.509483: p 18264: a 0x60: wr reg 0x6e (A) : 
    29.509701: p 18265: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.510348: p 18272: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.510983: p 18273: a 0x60: wr reg 0x6e (A) : 
    29.511201: p 18274: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.511845: p 18275: a 0x60: wr reg 0x6e (A) : 
    29.512225: p 18276: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.512876: p 18277: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.520663: p 18278: a 0x60: wr reg 0x70 (A) : 
    29.520880: p 18279: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.521444: p 18280: a 0x68: wr reg 0x34 (A) : 
    29.521662: p 18281: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.532708: p 18288: a 0x68: wr reg 0x34 (A) : 
    29.532925: p 18289: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.533467: p 18290: a 0x60: wr reg 0x6e (A) : 
    29.533685: p 18291: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.534330: p 18292: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.534969: p 18293: a 0x60: wr reg 0x6e (A) : 
    29.535186: p 18294: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.535831: p 18295: a 0x60: wr reg 0x6e (A) : 
    29.536223: p 18296: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.536876: p 18297: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.537599: p 18304: a 0x60: wr reg 0x70 (A) : 
    29.537817: p 18305: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.548704: p 18306: a 0x68: wr reg 0x34 (A) : 
    29.548922: p 18307: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.549466: p 18308: a 0x60: wr reg 0x6e (A) : 
    29.549684: p 18309: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.550331: p 18310: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.550969: p 18311: a 0x60: wr reg 0x6e (A) : 
    29.551187: p 18312: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.551834: p 18313: a 0x60: wr reg 0x6e (A) : 
    29.552224: p 18320: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.552878: p 18321: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.553603: p 18322: a 0x60: wr reg 0x70 (A) : 
    29.553821: p 18323: a 0x61: rd              : 0x00 
Deep Color Status
    29.554375: p 18324: a 0x60: wr reg 0x61 (A) : 
    29.554593: p 18325: a 0x61: rd              : 0x00 
Interrupt Status
    29.560486: p 18326: a 0x60: wr reg 0x70 (A) : 
    29.560771: p 18327: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.561348: p 18328: a 0x68: wr reg 0x34 (A) : 
    29.561566: p 18329: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.568734: p 18432: a 0x68: wr reg 0x34 (A) : 
    29.568952: p 18433: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.569498: p 18434: a 0x60: wr reg 0x6e (A) : 
    29.569715: p 18435: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.570362: p 18436: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.570997: p 18437: a 0x60: wr reg 0x6e (A) : 
    29.571214: p 18438: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.571859: p 18439: a 0x60: wr reg 0x6e (A) : 
    29.572222: p 18440: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.572872: p 18441: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.580658: p 18448: a 0x60: wr reg 0x70 (A) : 
    29.580876: p 18449: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.581443: p 18450: a 0x68: wr reg 0x34 (A) : 
    29.581660: p 18451: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.592702: p 18452: a 0x68: wr reg 0x34 (A) : 
    29.592920: p 18453: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.593466: p 18454: a 0x60: wr reg 0x6e (A) : 
    29.593683: p 18455: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.594330: p 18456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.594969: p 18457: a 0x60: wr reg 0x6e (A) : 
    29.595187: p 18464: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.595831: p 18465: a 0x60: wr reg 0x6e (A) : 
    29.596221: p 18466: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.596874: p 18467: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.597599: p 18468: a 0x60: wr reg 0x70 (A) : 
    29.597817: p 18469: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.608702: p 18470: a 0x68: wr reg 0x34 (A) : 
    29.608920: p 18471: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.609466: p 18472: a 0x60: wr reg 0x6e (A) : 
    29.609683: p 18473: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.610332: p 18480: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.610971: p 18481: a 0x60: wr reg 0x6e (A) : 
    29.611189: p 18482: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.611836: p 18483: a 0x60: wr reg 0x6e (A) : 
    29.612222: p 18484: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.612876: p 18485: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.613602: p 18486: a 0x60: wr reg 0x70 (A) : 
    29.613819: p 18487: a 0x61: rd              : 0x00 
Deep Color Status
    29.614375: p 18488: a 0x60: wr reg 0x61 (A) : 
    29.614593: p 18489: a 0x61: rd              : 0x00 
Interrupt Status
    29.621288: p 18496: a 0x60: wr reg 0x70 (A) : 
    29.621572: p 18497: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.622149: p 18498: a 0x68: wr reg 0x34 (A) : 
    29.622366: p 18499: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.628718: p 18500: a 0x68: wr reg 0x34 (A) : 
    29.628936: p 18501: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.629479: p 18502: a 0x60: wr reg 0x6e (A) : 
    29.629697: p 18503: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.630346: p 18504: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.630987: p 18505: a 0x60: wr reg 0x6e (A) : 
    29.631205: p 18512: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.631850: p 18513: a 0x60: wr reg 0x6e (A) : 
    29.632221: p 18514: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.632873: p 18515: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.640656: p 18516: a 0x60: wr reg 0x70 (A) : 
    29.640874: p 18517: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.641441: p 18518: a 0x68: wr reg 0x34 (A) : 
    29.641658: p 18519: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.652700: p 18520: a 0x68: wr reg 0x34 (A) : 
    29.652918: p 18521: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.653464: p 18528: a 0x60: wr reg 0x6e (A) : 
    29.653682: p 18529: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.654328: p 18530: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.654965: p 18531: a 0x60: wr reg 0x6e (A) : 
    29.655183: p 18532: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.655829: p 18533: a 0x60: wr reg 0x6e (A) : 
    29.656219: p 18534: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.656872: p 18535: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.657595: p 18536: a 0x60: wr reg 0x70 (A) : 
    29.657813: p 18537: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.668706: p 18544: a 0x68: wr reg 0x34 (A) : 
    29.668924: p 18545: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.669468: p 18546: a 0x60: wr reg 0x6e (A) : 
    29.669686: p 18547: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.670330: p 18548: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.670967: p 18549: a 0x60: wr reg 0x6e (A) : 
    29.671185: p 18550: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.671830: p 18551: a 0x60: wr reg 0x6e (A) : 
    29.672218: p 18552: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.672868: p 18553: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.673592: p 18560: a 0x60: wr reg 0x70 (A) : 
    29.673810: p 18561: a 0x61: rd              : 0x00 
Deep Color Status
    29.674361: p 18562: a 0x60: wr reg 0x61 (A) : 
    29.674579: p 18563: a 0x61: rd              : 0x00 
Interrupt Status
    29.681359: p 18564: a 0x60: wr reg 0x70 (A) : 
    29.681576: p 18565: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.682147: p 18566: a 0x68: wr reg 0x34 (A) : 
    29.682364: p 18567: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.684766: p 18568: a 0x68: wr reg 0x34 (A) : 
    29.684984: p 18569: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.685528: p 18576: a 0x60: wr reg 0x6e (A) : 
    29.685746: p 18577: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.686397: p 18578: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.687033: p 18579: a 0x60: wr reg 0x6e (A) : 
    29.687251: p 18580: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.687898: p 18581: a 0x60: wr reg 0x6e (A) : 
    29.688236: p 18582: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.688886: p 18583: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    29.700695: p 18584: a 0x68: wr reg 0x34 (A) : 
    29.700913: p 18585: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.701459: p 18688: a 0x60: wr reg 0x6e (A) : 
    29.701677: p 18689: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.702326: p 18690: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.702968: p 18691: a 0x60: wr reg 0x6e (A) : 
    29.703186: p 18692: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.703834: p 18693: a 0x60: wr reg 0x6e (A) : 
    29.704217: p 18694: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.704867: p 18695: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.705594: p 18696: a 0x60: wr reg 0x70 (A) : 
    29.705812: p 18697: a 0x61: rd              : 0x00 
Interrupt Status
    29.712680: p 18704: a 0x60: wr reg 0x70 (A) : 
    29.712898: p 18705: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.713459: p 18706: a 0x68: wr reg 0x34 (A) : 
    29.713677: p 18707: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.720697: p 18708: a 0x68: wr reg 0x34 (A) : 
    29.720914: p 18709: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.721459: p 18710: a 0x60: wr reg 0x6e (A) : 
    29.721677: p 18711: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.722321: p 18712: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.722956: p 18713: a 0x60: wr reg 0x6e (A) : 
    29.723174: p 18720: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.723819: p 18721: a 0x60: wr reg 0x6e (A) : 
    29.724214: p 18722: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.724865: p 18723: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.729722: p 18724: a 0x60: wr reg 0x70 (A) : 
    29.730010: p 18725: a 0x61: rd              : 0x00 
Deep Color Status
    29.730571: p 18726: a 0x60: wr reg 0x61 (A) : 
    29.730790: p 18727: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.740697: p 18728: a 0x68: wr reg 0x34 (A) : 
    29.740915: p 18729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.741460: p 18736: a 0x60: wr reg 0x6e (A) : 
    29.741678: p 18737: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.742327: p 18738: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.742964: p 18739: a 0x60: wr reg 0x6e (A) : 
    29.743182: p 18740: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.743829: p 18741: a 0x60: wr reg 0x6e (A) : 
    29.744214: p 18742: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.744868: p 18743: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.745592: p 18744: a 0x60: wr reg 0x70 (A) : 
    29.745810: p 18745: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.746378: p 18752: a 0x68: wr reg 0x34 (A) : 
    29.746596: p 18753: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.760695: p 18754: a 0x68: wr reg 0x34 (A) : 
    29.760913: p 18755: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.761459: p 18756: a 0x60: wr reg 0x6e (A) : 
    29.761677: p 18757: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.762324: p 18758: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.762963: p 18759: a 0x60: wr reg 0x6e (A) : 
    29.763180: p 18760: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.763825: p 18761: a 0x60: wr reg 0x6e (A) : 
    29.764213: p 18768: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.764864: p 18769: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.765587: p 18770: a 0x60: wr reg 0x70 (A) : 
    29.765804: p 18771: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.780696: p 18772: a 0x68: wr reg 0x34 (A) : 
    29.780914: p 18773: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.781457: p 18774: a 0x60: wr reg 0x6e (A) : 
    29.781675: p 18775: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.782322: p 18776: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.782961: p 18777: a 0x60: wr reg 0x6e (A) : 
    29.783179: p 18784: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.783825: p 18785: a 0x60: wr reg 0x6e (A) : 
    29.784211: p 18786: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.784862: p 18787: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.785587: p 18788: a 0x60: wr reg 0x70 (A) : 
    29.785805: p 18789: a 0x61: rd              : 0x00 
Deep Color Status
    29.786358: p 18790: a 0x60: wr reg 0x61 (A) : 
    29.786576: p 18791: a 0x61: rd              : 0x00 
Interrupt Status
    29.792842: p 18792: a 0x60: wr reg 0x70 (A) : 
    29.793060: p 18793: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.793627: p 18800: a 0x68: wr reg 0x34 (A) : 
    29.793845: p 18801: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.800715: p 18802: a 0x68: wr reg 0x34 (A) : 
    29.800933: p 18803: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.801477: p 18804: a 0x60: wr reg 0x6e (A) : 
    29.801695: p 18805: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.802343: p 18806: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.802982: p 18807: a 0x60: wr reg 0x6e (A) : 
    29.803200: p 18808: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.803847: p 18809: a 0x60: wr reg 0x6e (A) : 
    29.804211: p 18816: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.804862: p 18817: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.812648: p 18818: a 0x60: wr reg 0x70 (A) : 
    29.812866: p 18819: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.813434: p 18820: a 0x68: wr reg 0x34 (A) : 
    29.813651: p 18821: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.824693: p 18822: a 0x68: wr reg 0x34 (A) : 
    29.824911: p 18823: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.825455: p 18824: a 0x60: wr reg 0x6e (A) : 
    29.825672: p 18825: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.826320: p 18832: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.826958: p 18833: a 0x60: wr reg 0x6e (A) : 
    29.827176: p 18834: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.827823: p 18835: a 0x60: wr reg 0x6e (A) : 
    29.828209: p 18836: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.828861: p 18837: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.829588: p 18838: a 0x60: wr reg 0x70 (A) : 
    29.829806: p 18839: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.840691: p 18840: a 0x68: wr reg 0x34 (A) : 
    29.840909: p 18841: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.841458: p 20480: a 0x60: wr reg 0x6e (A) : 
    29.841675: p 20481: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.842326: p 20482: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.842966: p 20483: a 0x60: wr reg 0x6e (A) : 
    29.843184: p 20484: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.843833: p 20485: a 0x60: wr reg 0x6e (A) : 
    29.844207: p 20486: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.844862: p 20487: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.845591: p 20488: a 0x60: wr reg 0x70 (A) : 
    29.845809: p 20489: a 0x61: rd              : 0x00 
Deep Color Status
    29.846364: p 20496: a 0x60: wr reg 0x61 (A) : 
    29.846583: p 20497: a 0x61: rd              : 0x00 
Interrupt Status
    29.852626: p 20498: a 0x60: wr reg 0x70 (A) : 
    29.852844: p 20499: a 0x61: rd              : 0x00 
<Unknown>
    29.853420: p 20500: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    29.854060: p 20501: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    29.854712: p 20502: a 0x68: wr reg 0x34 (A) : 
    29.854930: p 20503: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.864688: p 20504: a 0x68: wr reg 0x34 (A) : 
    29.864907: p 20505: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.865454: p 20512: a 0x60: wr reg 0x6e (A) : 
    29.865672: p 20513: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.866321: p 20514: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.866960: p 20515: a 0x60: wr reg 0x6e (A) : 
    29.867176: p 20516: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.867822: p 20517: a 0x60: wr reg 0x6e (A) : 
    29.868209: p 20518: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.868861: p 20519: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.869586: p 20520: a 0x60: wr reg 0x70 (A) : 
    29.869804: p 20521: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.884691: p 20528: a 0x68: wr reg 0x34 (A) : 
    29.884909: p 20529: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.885455: p 20530: a 0x60: wr reg 0x6e (A) : 
    29.885672: p 20531: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.886319: p 20532: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.886960: p 20533: a 0x60: wr reg 0x6e (A) : 
    29.887178: p 20534: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.887827: p 20535: a 0x60: wr reg 0x6e (A) : 
    29.888209: p 20536: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.888863: p 20537: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.889587: p 20544: a 0x60: wr reg 0x70 (A) : 
    29.889804: p 20545: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.890372: p 20546: a 0x68: wr reg 0x34 (A) : 
    29.890590: p 20547: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.900688: p 20548: a 0x68: wr reg 0x34 (A) : 
    29.900905: p 20549: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.901449: p 20550: a 0x60: wr reg 0x6e (A) : 
    29.901667: p 20551: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.902314: p 20552: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.902950: p 20553: a 0x60: wr reg 0x6e (A) : 
    29.903168: p 20560: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.903813: p 20561: a 0x60: wr reg 0x6e (A) : 
    29.904207: p 20562: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.904860: p 20563: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.905583: p 20564: a 0x60: wr reg 0x70 (A) : 
    29.905801: p 20565: a 0x61: rd              : 0x00 
Interrupt Status
    29.911306: p 20566: a 0x60: wr reg 0x70 (A) : 
    29.911594: p 20567: a 0x61: rd              : 0x00 
Deep Color Status
    29.912618: p 20568: a 0x60: wr reg 0x61 (A) : 
    29.912835: p 20569: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.913929: p 20576: a 0x68: wr reg 0x34 (A) : 
    29.914147: p 20577: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.924689: p 20578: a 0x68: wr reg 0x34 (A) : 
    29.924906: p 20579: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.925452: p 20580: a 0x60: wr reg 0x6e (A) : 
    29.925670: p 20581: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    29.926320: p 20582: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.926958: p 20583: a 0x60: wr reg 0x6e (A) : 
    29.927176: p 20584: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.927823: p 20585: a 0x60: wr reg 0x6e (A) : 
    29.928204: p 20592: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.928856: p 20593: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.929580: p 20594: a 0x60: wr reg 0x70 (A) : 
    29.929798: p 20595: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.944685: p 20596: a 0x68: wr reg 0x34 (A) : 
    29.944903: p 20597: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.945447: p 20598: a 0x60: wr reg 0x6e (A) : 
    29.945665: p 20599: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.946313: p 20600: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.946952: p 20601: a 0x60: wr reg 0x6e (A) : 
    29.947170: p 20608: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.947815: p 20609: a 0x60: wr reg 0x6e (A) : 
    29.948205: p 20610: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    29.948857: p 20611: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.949580: p 20612: a 0x60: wr reg 0x70 (A) : 
    29.949798: p 20613: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.951800: p 20614: a 0x68: wr reg 0x34 (A) : 
    29.952206: p 20615: a 0x69: rd              : 0x00 
Interrupt Status
    29.957700: p 20616: a 0x60: wr reg 0x70 (A) : 
    29.957988: p 20617: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.964707: p 20624: a 0x68: wr reg 0x34 (A) : 
    29.964925: p 20625: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.965471: p 20626: a 0x60: wr reg 0x6e (A) : 
    29.965688: p 20627: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.966338: p 20628: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.966977: p 20629: a 0x60: wr reg 0x6e (A) : 
    29.967194: p 20630: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    29.967841: p 20631: a 0x60: wr reg 0x6e (A) : 
    29.968205: p 20632: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.968857: p 20633: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    29.969580: p 20736: a 0x60: wr reg 0x61 (A) : 
    29.969798: p 20737: a 0x61: rd              : 0x00 
Interrupt Status
    29.976642: p 20738: a 0x60: wr reg 0x70 (A) : 
    29.976859: p 20739: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    29.977425: p 20740: a 0x68: wr reg 0x34 (A) : 
    29.977643: p 20741: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    29.988691: p 20742: a 0x68: wr reg 0x34 (A) : 
    29.988909: p 20743: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    29.989455: p 20744: a 0x60: wr reg 0x6e (A) : 
    29.989673: p 20745: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    29.990319: p 20752: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    29.990956: p 20753: a 0x60: wr reg 0x6e (A) : 
    29.991174: p 20754: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    29.991820: p 20755: a 0x60: wr reg 0x6e (A) : 
    29.992189: p 20756: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    29.992843: p 20757: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    29.993566: p 20758: a 0x60: wr reg 0x70 (A) : 
    29.993784: p 20759: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.008681: p 20760: a 0x68: wr reg 0x34 (A) : 
    30.008899: p 20761: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.009443: p 20768: a 0x60: wr reg 0x6e (A) : 
    30.009661: p 20769: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.010310: p 20770: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.010946: p 20771: a 0x60: wr reg 0x6e (A) : 
    30.011164: p 20772: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.011813: p 20773: a 0x60: wr reg 0x6e (A) : 
    30.012187: p 20774: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.012842: p 20775: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.013566: p 20776: a 0x60: wr reg 0x70 (A) : 
    30.013784: p 20777: a 0x61: rd              : 0x00 
Interrupt Status
    30.020466: p 20784: a 0x60: wr reg 0x70 (A) : 
    30.020756: p 20785: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.021331: p 20786: a 0x68: wr reg 0x34 (A) : 
    30.021549: p 20787: a 0x69: rd              : 0x00 
Deep Color Status
    30.023100: p 20788: a 0x60: wr reg 0x61 (A) : 
    30.023317: p 20789: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.032681: p 20790: a 0x68: wr reg 0x34 (A) : 
    30.032899: p 20791: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.033442: p 20792: a 0x60: wr reg 0x6e (A) : 
    30.033660: p 20793: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.034311: p 20800: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.034950: p 20801: a 0x60: wr reg 0x6e (A) : 
    30.035168: p 20802: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.035815: p 20803: a 0x60: wr reg 0x6e (A) : 
    30.036200: p 20804: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.036853: p 20805: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.037578: p 20806: a 0x60: wr reg 0x70 (A) : 
    30.037796: p 20807: a 0x61: rd              : 0x00 
Interrupt Status
    30.044638: p 20808: a 0x60: wr reg 0x70 (A) : 
    30.044856: p 20809: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.056680: p 20816: a 0x68: wr reg 0x34 (A) : 
    30.056898: p 20817: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.057444: p 20818: a 0x60: wr reg 0x6e (A) : 
    30.057662: p 20819: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    30.058309: p 20820: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.058946: p 20821: a 0x60: wr reg 0x6e (A) : 
    30.059164: p 20822: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.059808: p 20823: a 0x60: wr reg 0x6e (A) : 
    30.060198: p 20824: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.060849: p 20825: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.061574: p 20832: a 0x60: wr reg 0x70 (A) : 
    30.061792: p 20833: a 0x61: rd              : 0x00 
<Unknown>
    30.063688: p 20834: a 0x68: wr reg 0x7f (A) : 0x83 
Interrupt Status 3
    30.064549: p 20835: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    30.065197: p 20836: a 0x68: wr reg 0x34 (A) : 
    30.065415: p 20837: a 0x69: rd              : 0x00 
Interrupt Status
    30.070079: p 20838: a 0x60: wr reg 0x70 (A) : 
    30.070365: p 20839: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.080678: p 20840: a 0x68: wr reg 0x34 (A) : 
    30.080896: p 20841: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.081439: p 20848: a 0x60: wr reg 0x6e (A) : 
    30.081657: p 20849: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    30.082304: p 20850: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.082943: p 20851: a 0x60: wr reg 0x6e (A) : 
    30.083159: p 20852: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.083802: p 20853: a 0x60: wr reg 0x6e (A) : 
    30.084197: p 20854: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.084851: p 20855: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.085575: p 20856: a 0x60: wr reg 0x70 (A) : 
    30.085793: p 20857: a 0x61: rd              : 0x00 
Deep Color Status
    30.086345: p 20864: a 0x60: wr reg 0x61 (A) : 
    30.086563: p 20865: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.096678: p 20866: a 0x68: wr reg 0x34 (A) : 
    30.096896: p 20867: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.097440: p 20868: a 0x60: wr reg 0x6e (A) : 
    30.097658: p 20869: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.098305: p 20870: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.098944: p 20871: a 0x60: wr reg 0x6e (A) : 
    30.099162: p 20872: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.099808: p 20873: a 0x60: wr reg 0x6e (A) : 
    30.100198: p 20880: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.100851: p 20881: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.101574: p 20882: a 0x60: wr reg 0x70 (A) : 
    30.101792: p 20883: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.102359: p 20884: a 0x68: wr reg 0x34 (A) : 
    30.102577: p 20885: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    30.112672: p 20886: a 0x68: wr reg 0x34 (A) : 
    30.112890: p 20887: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.113432: p 20888: a 0x60: wr reg 0x6e (A) : 
    30.113650: p 20889: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    30.114297: p 20992: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.114936: p 20993: a 0x60: wr reg 0x6e (A) : 
    30.115154: p 20994: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.115800: p 20995: a 0x60: wr reg 0x6e (A) : 
    30.116197: p 20996: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.116849: p 20997: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.117572: p 20998: a 0x60: wr reg 0x70 (A) : 
    30.117790: p 20999: a 0x61: rd              : 0x00 
Interrupt Status
    30.124655: p 21000: a 0x60: wr reg 0x70 (A) : 
    30.124873: p 21001: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.129595: p 21008: a 0x68: wr reg 0x34 (A) : 
    30.129881: p 21009: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.130434: p 21010: a 0x60: wr reg 0x6e (A) : 
    30.130653: p 21011: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.131300: p 21012: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.132132: p 21013: a 0x60: wr reg 0x6e (A) : 
    30.132414: p 21014: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.133067: p 21015: a 0x60: wr reg 0x6e (A) : 
    30.133284: p 21016: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.133927: p 21017: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    30.134666: p 21024: a 0x68: wr reg 0x34 (A) : 
    30.134884: p 21025: a 0x69: rd              : 0x00 
Interrupt Status
    30.144634: p 21026: a 0x60: wr reg 0x70 (A) : 
    30.144852: p 21027: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.147695: p 21028: a 0x68: wr reg 0x34 (A) : 
    30.148081: p 21029: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.148635: p 21030: a 0x60: wr reg 0x6e (A) : 
    30.148853: p 21031: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.149497: p 21032: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.150136: p 21033: a 0x60: wr reg 0x6e (A) : 
    30.150354: p 21040: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.150997: p 21041: a 0x60: wr reg 0x6e (A) : 
    30.151215: p 21042: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.151861: p 21043: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    30.152714: p 21044: a 0x60: wr reg 0x61 (A) : 
    30.152932: p 21045: a 0x61: rd              : 0x00 
Interrupt Status
    30.160628: p 21046: a 0x60: wr reg 0x70 (A) : 
    30.160846: p 21047: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.161410: p 21048: a 0x68: wr reg 0x34 (A) : 
    30.161628: p 21049: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    30.168671: p 21056: a 0x68: wr reg 0x34 (A) : 
    30.168889: p 21057: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.169431: p 21058: a 0x60: wr reg 0x6e (A) : 
    30.169649: p 21059: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.170298: p 21060: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.170932: p 21061: a 0x60: wr reg 0x6e (A) : 
    30.171150: p 21062: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.171795: p 21063: a 0x60: wr reg 0x6e (A) : 
    30.172194: p 21064: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.172843: p 21065: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.180628: p 21072: a 0x60: wr reg 0x70 (A) : 
    30.180846: p 21073: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.185569: p 21074: a 0x68: wr reg 0x34 (A) : 
    30.185858: p 21075: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.186409: p 21076: a 0x60: wr reg 0x6e (A) : 
    30.186627: p 21077: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.187274: p 21078: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.188108: p 21079: a 0x60: wr reg 0x6e (A) : 
    30.188392: p 21080: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.189044: p 21081: a 0x60: wr reg 0x6e (A) : 
    30.189261: p 21088: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.189912: p 21089: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    30.190651: p 21090: a 0x68: wr reg 0x34 (A) : 
    30.190869: p 21091: a 0x69: rd              : 0x00 
Interrupt Status
    30.192127: p 21092: a 0x60: wr reg 0x70 (A) : 
    30.192346: p 21093: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.204673: p 21094: a 0x68: wr reg 0x34 (A) : 
    30.204891: p 21095: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.205434: p 21096: a 0x60: wr reg 0x6e (A) : 
    30.205651: p 21097: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.206298: p 21104: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.206935: p 21105: a 0x60: wr reg 0x6e (A) : 
    30.207152: p 21106: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.207798: p 21107: a 0x60: wr reg 0x6e (A) : 
    30.208194: p 21108: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.208844: p 21109: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.209569: p 21110: a 0x60: wr reg 0x70 (A) : 
    30.209787: p 21111: a 0x61: rd              : 0x00 
Deep Color Status
    30.210338: p 21112: a 0x60: wr reg 0x61 (A) : 
    30.210556: p 21113: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.220668: p 21120: a 0x68: wr reg 0x34 (A) : 
    30.220886: p 21121: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.221425: p 21122: a 0x60: wr reg 0x6e (A) : 
    30.221643: p 21123: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.222289: p 21124: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.222925: p 21125: a 0x60: wr reg 0x6e (A) : 
    30.223143: p 21126: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.223788: p 21127: a 0x60: wr reg 0x6e (A) : 
    30.224191: p 21128: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.224843: p 21129: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.225567: p 21136: a 0x60: wr reg 0x70 (A) : 
    30.225785: p 21137: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.226349: p 21138: a 0x68: wr reg 0x34 (A) : 
    30.226567: p 21139: a 0x69: rd              : 0x00 
Interrupt Status
    30.232653: p 21140: a 0x60: wr reg 0x70 (A) : 
    30.232871: p 21141: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.244694: p 21142: a 0x68: wr reg 0x34 (A) : 
    30.244912: p 21143: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.245455: p 21144: a 0x60: wr reg 0x6e (A) : 
    30.245673: p 21145: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.246320: p 21248: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.246959: p 21249: a 0x60: wr reg 0x6e (A) : 
    30.247177: p 21250: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.247822: p 21251: a 0x60: wr reg 0x6e (A) : 
    30.248189: p 21252: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.248840: p 21253: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.249565: p 21254: a 0x60: wr reg 0x70 (A) : 
    30.249783: p 21255: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.252838: p 21256: a 0x68: wr reg 0x34 (A) : 
    30.253056: p 21257: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    30.260668: p 21264: a 0x68: wr reg 0x34 (A) : 
    30.260886: p 21265: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.261426: p 21266: a 0x60: wr reg 0x6e (A) : 
    30.261644: p 21267: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    30.262289: p 21268: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.262921: p 21269: a 0x60: wr reg 0x6e (A) : 
    30.263139: p 21270: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.263782: p 21271: a 0x60: wr reg 0x6e (A) : 
    30.264190: p 21272: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.264838: p 21273: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.265562: p 21280: a 0x60: wr reg 0x70 (A) : 
    30.265779: p 21281: a 0x61: rd              : 0x00 
Deep Color Status
    30.266847: p 21282: a 0x60: wr reg 0x61 (A) : 
    30.267065: p 21283: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.276667: p 21284: a 0x68: wr reg 0x34 (A) : 
    30.276884: p 21285: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.277426: p 21286: a 0x60: wr reg 0x6e (A) : 
    30.277644: p 21287: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.278289: p 21288: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.278925: p 21289: a 0x60: wr reg 0x6e (A) : 
    30.279143: p 21296: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.279788: p 21297: a 0x60: wr reg 0x6e (A) : 
    30.280188: p 21298: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.280839: p 21299: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.281561: p 21300: a 0x60: wr reg 0x70 (A) : 
    30.281779: p 21301: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.282343: p 21302: a 0x68: wr reg 0x34 (A) : 
    30.282561: p 21303: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    30.296696: p 21304: a 0x68: wr reg 0x34 (A) : 
    30.296914: p 21305: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.297458: p 21312: a 0x60: wr reg 0x6e (A) : 
    30.297676: p 21313: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.298321: p 21314: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.298958: p 21315: a 0x60: wr reg 0x6e (A) : 
    30.299176: p 21316: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.299819: p 21317: a 0x60: wr reg 0x6e (A) : 
    30.300186: p 21318: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.300835: p 21319: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.301558: p 21320: a 0x60: wr reg 0x70 (A) : 
    30.301776: p 21321: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.302861: p 21328: a 0x68: wr reg 0x34 (A) : 
    30.303079: p 21329: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    30.312671: p 21330: a 0x68: wr reg 0x34 (A) : 
    30.312888: p 21331: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.313437: p 21332: a 0x60: wr reg 0x6e (A) : 
    30.313654: p 21333: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.314301: p 21334: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.314942: p 21335: a 0x60: wr reg 0x6e (A) : 
    30.315160: p 21336: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.315808: p 21337: a 0x60: wr reg 0x6e (A) : 
    30.316187: p 21344: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.316844: p 21345: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.317568: p 21346: a 0x60: wr reg 0x70 (A) : 
    30.317786: p 21347: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.328668: p 21348: a 0x68: wr reg 0x34 (A) : 
    30.328885: p 21349: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.329431: p 21350: a 0x60: wr reg 0x6e (A) : 
    30.329649: p 21351: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.330295: p 21352: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.330932: p 21353: a 0x60: wr reg 0x6e (A) : 
    30.331150: p 21360: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.331797: p 21361: a 0x60: wr reg 0x6e (A) : 
    30.332185: p 21362: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.332838: p 21363: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.333561: p 21364: a 0x60: wr reg 0x70 (A) : 
    30.333779: p 21365: a 0x61: rd              : 0x00 
Deep Color Status
    30.334332: p 21366: a 0x60: wr reg 0x61 (A) : 
    30.334550: p 21367: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.336702: p 21368: a 0x68: wr reg 0x34 (A) : 
    30.336920: p 21369: a 0x69: rd              : 0x00 
Interrupt Status
    30.341593: p 21376: a 0x60: wr reg 0x70 (A) : 
    30.341877: p 21377: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.352669: p 21378: a 0x68: wr reg 0x34 (A) : 
    30.352887: p 21379: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.353431: p 21380: a 0x60: wr reg 0x6e (A) : 
    30.353648: p 21381: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    30.354297: p 21382: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.354934: p 21383: a 0x60: wr reg 0x6e (A) : 
    30.355152: p 21384: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.355798: p 21385: a 0x60: wr reg 0x6e (A) : 
    30.356185: p 21392: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    30.356835: p 21393: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.357558: p 21394: a 0x60: wr reg 0x70 (A) : 
    30.357776: p 21395: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.368664: p 21396: a 0x68: wr reg 0x34 (A) : 
    30.368881: p 21397: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.369427: p 21398: a 0x60: wr reg 0x6e (A) : 
    30.369643: p 21399: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    30.370290: p 21400: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.370929: p 21401: a 0x60: wr reg 0x6e (A) : 
    30.371146: p 21504: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    30.371797: p 21505: a 0x60: wr reg 0x6e (A) : 
    30.372185: p 21506: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.372838: p 21507: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    30.373562: p 21508: a 0x60: wr reg 0x70 (A) : 
    30.373780: p 21509: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.374348: p 21510: a 0x68: wr reg 0x34 (A) : 
    30.374567: p 21511: a 0x69: rd              : 0x00 
Interrupt Status
    30.380620: p 21512: a 0x60: wr reg 0x70 (A) : 
    30.380838: p 21513: a 0x61: rd              : 0x00 
Deep Color Status
    30.383646: p 21520: a 0x60: wr reg 0x61 (A) : 
    30.383864: p 21521: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    30.388687: p 21522: a 0x68: wr reg 0x34 (A) : 
    30.388905: p 21523: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    30.389449: p 21524: a 0x60: wr reg 0x6e (A) : 
    30.389667: p 21525: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    30.390314: p 21526: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    30.390950: p 21527: a 0x60: wr reg 0x6e (A) : 
    30.391168: p 21528: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    30.391815: p 21529: a 0x60: wr reg 0x6e (A) : 
    30.392183: p 21536: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    30.392837: p 21537: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    30.393574: p 21538: a 0x68: wr reg 0x34 (A) : 
    30.393792: p 21539: a 0x69: rd              : 0x00 
Hot plug Control
    30.395344: p 21540: a 0x60: wr reg 0x10 (A) : 0x00 
<Unknown>
    30.397793: p 21541: a 0x60: wr reg 0xb8 (A) : 
    30.398011: p 21542: a 0x61: rd              : 0x01 
<Unknown>
    30.398553: p 21543: a 0x60: wr reg 0xb7 (A) : 
    30.398771: p 21544: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    30.400912: p 21545: a 0x60: wr reg 0x7a (A) : 
    30.401130: p 21552: a 0x61: rd              : 0x6f 
Port Switch
    30.401688: p 21553: a 0x60: wr reg 0x09 (A) : 0x00 
TMDS Termination Control
    30.402323: p 21554: a 0x60: wr reg 0x82 (A) : 0xff 
<Unknown>
    30.403769: p 21555: a 0x60: wr reg 0x2e (A) : 0xc0 
RX_AUDP_STAT
    30.404616: p 21556: a 0x68: wr reg 0x34 (A) : 
    30.404834: p 21557: a 0x69: rd              : 0x00 
<Unknown>
    30.405444: p 21558: a 0x60: wr reg 0xb8 (A) : 
    30.405662: p 21559: a 0x61: rd              : 0x01 
<Unknown>
    30.406202: p 21560: a 0x60: wr reg 0xb7 (A) : 
    30.406419: p 21561: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    30.408530: p 21568: a 0x60: wr reg 0x7a (A) : 
    30.408748: p 21569: a 0x61: rd              : 0x6f 
Interrupt Info Frame Control
    30.409303: p 21570: a 0x60: wr reg 0x7a (A) : 
    30.409521: p 21571: a 0x61: rd              : 0x6f 
RX_AUDP_MUTE
    30.410069: p 21572: a 0x68: wr reg 0x37 (A) : 
    30.410287: p 21573: a 0x69: rd              : 0x32 
SW Reset 2
    30.410836: p 21574: a 0x60: wr reg 0x07 (A) : 
    30.411054: p 21575: a 0x61: rd              : 0x00 
SW Reset 2
    30.411594: p 21576: a 0x60: wr reg 0x07 (A) : 0x08 
System Ctrl 1
    30.412445: p 21577: a 0x60: wr reg 0x08 (A) : 
    30.412663: p 21584: a 0x61: rd              : 0x05 
System Ctrl 1
    30.413203: p 21585: a 0x60: wr reg 0x08 (A) : 0x04 
<Unknown>
    30.413890: p 21586: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
<Unknown>
    30.414625: p 21587: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
System Status
    30.648656: p 21588: a 0x60: wr reg 0x06 (A) : 
    30.648874: p 21589: a 0x61: rd              : 0x3b 
System Ctrl 1
    30.649414: p 21590: a 0x60: wr reg 0x08 (A) : 
    30.649632: p 21591: a 0x61: rd              : 0x04 
System Ctrl 1
    30.650171: p 21592: a 0x60: wr reg 0x08 (A) : 0x05 
SW Reset 2
    30.650820: p 21593: a 0x60: wr reg 0x07 (A) : 
    30.651038: p 21600: a 0x61: rd              : 0x08 
SW Reset 2
    30.651580: p 21601: a 0x60: wr reg 0x07 (A) : 0x88 
SW Reset 2
    30.652434: p 21602: a 0x60: wr reg 0x07 (A) : 
    30.652652: p 21603: a 0x61: rd              : 0x88 
SW Reset 2
    30.653192: p 21604: a 0x60: wr reg 0x07 (A) : 0x08 
RX_AUDP_MUTE
    30.653835: p 21605: a 0x68: wr reg 0x37 (A) : 
    30.654053: p 21606: a 0x69: rd              : 0x32 
RX_AUDP_MUTE
    30.654595: p 21607: a 0x68: wr reg 0x37 (A) : 0x33 
Interrupt Status 2
    30.655268: p 21608: a 0x60: wr reg 0x72 (A) : 0x08 
Interrupt Status 5
    30.656097: p 21609: a 0x60: wr reg 0x7b (A) : 0x18 
<Unknown>
    30.657553: p 21616: a 0x60: wr reg 0x2e (A) : 0xc0 
<Unknown>
    30.658308: p 21617: a 0x60: wr reg 0xb8 (A) : 
    30.658526: p 21618: a 0x61: rd              : 0x01 
<Unknown>
    30.659067: p 21619: a 0x60: wr reg 0xb7 (A) : 
    30.659285: p 21620: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    30.661303: p 21621: a 0x60: wr reg 0x7a (A) : 
    30.661521: p 21622: a 0x61: rd              : 0x6f 
SW Reset 2
    30.662083: p 21623: a 0x60: wr reg 0x07 (A) : 
    30.662301: p 21624: a 0x61: rd              : 0x08 
SW Reset 2
    30.662839: p 21625: a 0x60: wr reg 0x07 (A) : 0x00 
Interrupt Status
    30.663563: p 21632: a 0x60: wr reg 0x70 (A) : 
    30.663781: p 21633: a 0x61: rd              : 0x05 
Interrupt Status 1
    30.664520: p 21634: a 0x60: wr reg 0x71 (A) : 
    30.664738: p 21635: a 0x61: rd              : 0x38 0x41 0x00 0x00 
Interrupt Status 5
    30.665592: p 21636: a 0x60: wr reg 0x7b (A) : 
    30.665810: p 21637: a 0x61: rd              : 0x94 0x00 
Interrupt Status 7
    30.666455: p 21638: a 0x60: wr reg 0x90 (A) : 
    30.666673: p 21639: a 0x61: rd              : 0x6b 0x00 
Interrupt Status 1
    30.667319: p 21640: a 0x60: wr reg 0x71 (A) : 0x00 0x00 0x00 0x00 
Interrupt Status 5
    30.668471: p 21641: a 0x60: wr reg 0x7b (A) : 0x10 0x00 
Interrupt Status 7
    30.669207: p 21648: a 0x60: wr reg 0x90 (A) : 0x00 0x00 
Deep Color Status
    30.669978: p 21649: a 0x60: wr reg 0x61 (A) : 
    30.670196: p 21650: a 0x61: rd              : 0x00 
Interrupt Status
    30.703836: p 21651: a 0x60: wr reg 0x70 (A) : 
    30.704178: p 21652: a 0x61: rd              : 0x05 
Interrupt Status 1
    30.704724: p 21653: a 0x60: wr reg 0x71 (A) : 
    30.704942: p 21654: a 0x61: rd              : 0x38 0x41 0x00 0x00 
Interrupt Status 5
    30.705799: p 21655: a 0x60: wr reg 0x7b (A) : 
    30.706016: p 21656: a 0x61: rd              : 0x94 0x00 
Interrupt Status 7
    30.706665: p 21657: a 0x60: wr reg 0x90 (A) : 
    30.706883: p 21760: a 0x61: rd              : 0x6b 0x00 
Interrupt Status 1
    30.707532: p 21761: a 0x60: wr reg 0x71 (A) : 0x00 0x00 0x00 0x00 
Interrupt Status 5
    30.708595: p 21762: a 0x60: wr reg 0x7b (A) : 0x10 0x00 
Interrupt Status 7
    30.709331: p 21763: a 0x60: wr reg 0x90 (A) : 0x00 0x00 
RX_AUDP_STAT
    30.710117: p 21764: a 0x68: wr reg 0x34 (A) : 
    30.710334: p 21765: a 0x69: rd              : 0x00 
Interrupt Status
    30.715836: p 21766: a 0x60: wr reg 0x70 (A) : 
    30.716164: p 21767: a 0x61: rd              : 0x00 
<Unknown>
    30.903386: p 21768: a 0x64: wr reg 0x88 (A) : 
    30.903605: p 21769: a 0x65: rd              : 0x01 
Interrupt Status
    30.904467: p 21776: a 0x60: wr reg 0x70 (A) : 
    30.904684: p 21777: a 0x61: rd              : 0x00 
Deep Color Status
    30.905240: p 21778: a 0x60: wr reg 0x61 (A) : 
    30.905458: p 21779: a 0x61: rd              : 0x00 
System Status
    31.093819: p 21780: a 0x60: wr reg 0x06 (A) : 
    31.094037: p 21781: a 0x61: rd              : 0x3b 
Interrupt Status
    31.094712: p 21782: a 0x60: wr reg 0x70 (A) : 
    31.094931: p 21783: a 0x61: rd              : 0x00 
<Unknown>
    31.095491: p 21784: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    31.096373: p 21785: a 0x60: wr reg 0x7a (A) : 
    31.096591: p 21792: a 0x61: rd              : 0x6f 
Interrupt Status 3
    31.097129: p 21793: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    31.097773: p 21794: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    31.098409: p 21795: a 0x60: wr reg 0x94 (A) : 
    31.098627: p 21796: a 0x61: rd              : 0x40 
<Unknown>
    31.100640: p 21797: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    31.101273: p 21798: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    31.111585: p 21799: a 0x68: wr reg 0x34 (A) : 
    31.111803: p 21800: a 0x69: rd              : 0x00 
Hot plug Control
    31.114419: p 21801: a 0x60: wr reg 0x10 (A) : 0x00 
<Unknown>
    31.115156: p 21808: a 0x60: wr reg 0xb8 (A) : 
    31.115374: p 21809: a 0x61: rd              : 0x01 
<Unknown>
    31.116107: p 21810: a 0x60: wr reg 0xb7 (A) : 
    31.116327: p 21811: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    31.118223: p 21812: a 0x60: wr reg 0x7a (A) : 
    31.118441: p 21813: a 0x61: rd              : 0x6f 
Port Switch
    31.118999: p 21814: a 0x60: wr reg 0x09 (A) : 0x00 
TMDS Termination Control
    31.119632: p 21815: a 0x60: wr reg 0x82 (A) : 0xff 
<Unknown>
    31.121309: p 21816: a 0x60: wr reg 0x2e (A) : 0xc0 
RX_AUDP_STAT
    31.121953: p 21817: a 0x68: wr reg 0x34 (A) : 
    31.122171: p 21824: a 0x69: rd              : 0x00 
<Unknown>
    31.122783: p 21825: a 0x60: wr reg 0xb8 (A) : 
    31.123000: p 21826: a 0x61: rd              : 0x01 
<Unknown>
    31.123542: p 21827: a 0x60: wr reg 0xb7 (A) : 
    31.123760: p 21828: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    31.125856: p 21829: a 0x60: wr reg 0x7a (A) : 
    31.126074: p 21830: a 0x61: rd              : 0x6f 
Interrupt Info Frame Control
    31.126632: p 21831: a 0x60: wr reg 0x7a (A) : 
    31.126850: p 21832: a 0x61: rd              : 0x6f 
RX_AUDP_MUTE
    31.127400: p 21833: a 0x68: wr reg 0x37 (A) : 
    31.127617: p 21840: a 0x69: rd              : 0x73 
SW Reset 2
    31.128410: p 21841: a 0x60: wr reg 0x07 (A) : 
    31.128628: p 21842: a 0x61: rd              : 0x00 
SW Reset 2
    31.129172: p 21843: a 0x60: wr reg 0x07 (A) : 0x08 
System Ctrl 1
    31.129808: p 21844: a 0x60: wr reg 0x08 (A) : 
    31.130026: p 21845: a 0x61: rd              : 0x05 
System Ctrl 1
    31.130570: p 21846: a 0x60: wr reg 0x08 (A) : 0x04 
<Unknown>
    31.131251: p 21847: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
<Unknown>
    31.132228: p 21848: a 0x60: wr reg 0x2f (A) : 0x00 0x00 
Deep Color Status
    31.162243: p 21849: a 0x60: wr reg 0x61 (A) : 
    31.162526: p 21856: a 0x61: rd              : 0x00 
System Status
    31.342858: p 21857: a 0x60: wr reg 0x06 (A) : 
    31.343076: p 21858: a 0x61: rd              : 0x3b 
System Ctrl 1
    31.343617: p 21859: a 0x60: wr reg 0x08 (A) : 
    31.344021: p 21860: a 0x61: rd              : 0x04 
System Ctrl 1
    31.344571: p 21861: a 0x60: wr reg 0x08 (A) : 0x05 
SW Reset 2
    31.345215: p 21862: a 0x60: wr reg 0x07 (A) : 
    31.345433: p 21863: a 0x61: rd              : 0x08 
SW Reset 2
    31.345976: p 21864: a 0x60: wr reg 0x07 (A) : 0x88 
SW Reset 2
    31.346614: p 21865: a 0x60: wr reg 0x07 (A) : 
    31.346832: p 21872: a 0x61: rd              : 0x88 
SW Reset 2
    31.347372: p 21873: a 0x60: wr reg 0x07 (A) : 0x08 
RX_AUDP_MUTE
    31.348282: p 21874: a 0x68: wr reg 0x37 (A) : 
    31.348501: p 21875: a 0x69: rd              : 0x73 
Interrupt Status 2
    31.349079: p 21876: a 0x60: wr reg 0x72 (A) : 0x08 
Interrupt Status 5
    31.349714: p 21877: a 0x60: wr reg 0x7b (A) : 0x18 
<Unknown>
    31.351164: p 21878: a 0x60: wr reg 0x2e (A) : 0xc0 
<Unknown>
    31.352110: p 21879: a 0x60: wr reg 0xb8 (A) : 
    31.352331: p 21880: a 0x61: rd              : 0x01 
<Unknown>
    31.352878: p 21881: a 0x60: wr reg 0xb7 (A) : 
    31.353096: p 21888: a 0x61: rd              : 0x07 
Interrupt Info Frame Control
    31.354990: p 21889: a 0x60: wr reg 0x7a (A) : 
    31.355208: p 21890: a 0x61: rd              : 0x6f 
SW Reset 2
    31.355768: p 21891: a 0x60: wr reg 0x07 (A) : 
    31.356134: p 21892: a 0x61: rd              : 0x08 
SW Reset 2
    31.356679: p 21893: a 0x60: wr reg 0x07 (A) : 0x00 
Interrupt Status
    31.357402: p 21894: a 0x60: wr reg 0x70 (A) : 
    31.357620: p 21895: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    31.358183: p 21896: a 0x68: wr reg 0x34 (A) : 
    31.358400: p 21897: a 0x69: rd              : 0x00 
Interrupt Status
    31.391354: p 21904: a 0x60: wr reg 0x70 (A) : 
    31.391572: p 21905: a 0x61: rd              : 0x05 
Interrupt Status 1
    31.392350: p 21906: a 0x60: wr reg 0x71 (A) : 
    31.392568: p 21907: a 0x61: rd              : 0x38 0x41 0x00 0x00 
Interrupt Status 5
    31.393424: p 21908: a 0x60: wr reg 0x7b (A) : 
    31.393642: p 21909: a 0x61: rd              : 0x94 0x00 
Interrupt Status 7
    31.394289: p 21910: a 0x60: wr reg 0x90 (A) : 
    31.394507: p 21911: a 0x61: rd              : 0x6b 0x00 
Interrupt Status 1
    31.395156: p 21912: a 0x60: wr reg 0x71 (A) : 0x00 0x00 0x00 0x00 
Interrupt Status 5
    31.396334: p 21913: a 0x60: wr reg 0x7b (A) : 0x10 0x00 
Interrupt Status 7
    31.397071: p 22016: a 0x60: wr reg 0x90 (A) : 0x00 0x00 
Deep Color Status
    31.399293: p 22017: a 0x60: wr reg 0x61 (A) : 
    31.399511: p 22018: a 0x61: rd              : 0x00 
<Unknown>
    31.594937: p 22019: a 0x64: wr reg 0x88 (A) : 
    31.595225: p 22020: a 0x65: rd              : 0x01 
Interrupt Status
    31.596059: p 22021: a 0x60: wr reg 0x70 (A) : 
    31.596339: p 22022: a 0x61: rd              : 0x00 
<Unknown>
    31.596906: p 22023: a 0x68: wr reg 0xbf (A) : 0x05 
Interrupt Info Frame Control
    31.597543: p 22024: a 0x60: wr reg 0x7a (A) : 
    31.597761: p 22025: a 0x61: rd              : 0x6f 
Interrupt Status 3
    31.598303: p 22032: a 0x60: wr reg 0x73 (A) : 0x08 
Interrupt Status 8
    31.598948: p 22033: a 0x60: wr reg 0x91 (A) : 0x08 
INFM_CLR
    31.599584: p 22034: a 0x60: wr reg 0x94 (A) : 
    31.599802: p 22035: a 0x61: rd              : 0x40 
<Unknown>
    31.601828: p 22036: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    31.602463: p 22037: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    31.612757: p 22038: a 0x68: wr reg 0x34 (A) : 
    31.612975: p 22039: a 0x69: rd              : 0x00 
EN_EDID
    31.862987: p 22040: a 0xee: wr reg 0x01 (A) : 0x00 
HDP_HW_CTRL
    31.863632: p 22041: a 0xee: wr reg 0x13 (A) : 0xff 
EDID_FIFO_SEL
    31.864469: p 22048: a 0xee: wr reg 0x04 (A) : 0x01 
EDID_FIFO_ADDR
    31.865113: p 22049: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    31.865794: p 22050: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EDID_FIFO_SEL
    31.879764: p 22051: a 0xee: wr reg 0x04 (A) : 0x02 
EDID_FIFO_ADDR
    31.880549: p 22052: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    31.881206: p 22053: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EDID_FIFO_SEL
    31.895156: p 22054: a 0xee: wr reg 0x04 (A) : 0x04 
EDID_FIFO_ADDR
    31.895801: p 22055: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    31.896594: p 22056: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EDID_FIFO_SEL
    31.910550: p 22057: a 0xee: wr reg 0x04 (A) : 0x08 
EDID_FIFO_ADDR
    31.911193: p 22064: a 0xee: wr reg 0x02 (A) : 0x00 
EDID_FIFO_DATA
    31.912047: p 22065: a 0xee: wr reg 0x03 (A) : 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0x00 0x4d 0x29 0x34 0x93 0x01 0x00 0x00 0x00 0x00 0x14 0x01 0x03 0x80 0x33 0x1d 0x78 0x0a 0x9f 0x75 0xa5 0x55 0x4d 0x99 0x26 0x0e 0x50 0x54 0xbf 0xef 0x80 0x71 0x4f 0x81 0x00 0x81 0x80 0x95 0x00 0x95 0x0f 0xb3 0x00 0x01 0x01 0x01 0x01 0x02 0x3a 0x80 0x18 0x71 0x38 0x2d 0x40 0x58 0x2c 0x45 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x01 0x1d 0x80 0x18 0x71 0x1c 0x16 0x20 0x58 0x2c 0x25 0x00 0xfe 0x1f 0x11 0x00 0x00 0x9e 0x00 0x00 0x00 0xfc 0x00 0x53 0x49 0x49 0x20 0x52 0x45 0x50 0x45 0x41 0x54 0x45 0x52 0x0a 0x00 0x00 0x00 0xfd 0x00 0x32 0x4b 0x10 0x53 0x11 0x00 0x0a 0x20 0x20 0x20 0x20 0x20 0x20 0x01 0x29 
EN_EDID
    31.925944: p 22066: a 0xee: wr reg 0x01 (A) : 0x0f 
EN_EDID
    31.926713: p 22067: a 0xee: wr reg 0x01 (A) : 0x00 
HDP_HW_CTRL
    31.927357: p 22068: a 0xee: wr reg 0x13 (A) : 0xff 
EDID_FIFO_SEL
    31.928269: p 22069: a 0xee: wr reg 0x04 (A) : 0x01 
EDID_FIFO_ADDR
    31.928913: p 22070: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    31.929580: p 22071: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x11 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x63 
EDID_FIFO_SEL
    31.943559: p 22072: a 0xee: wr reg 0x04 (A) : 0x02 
EDID_FIFO_ADDR
    31.944423: p 22073: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    31.945088: p 22080: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x12 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x62 
EDID_FIFO_SEL
    31.959050: p 22081: a 0xee: wr reg 0x04 (A) : 0x04 
EDID_FIFO_ADDR
    31.959691: p 22082: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    31.960564: p 22083: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x13 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x61 
EDID_FIFO_SEL
    31.974544: p 22084: a 0xee: wr reg 0x04 (A) : 0x08 
EDID_FIFO_ADDR
    31.975183: p 22085: a 0xee: wr reg 0x02 (A) : 0x80 
EDID_FIFO_DATA
    31.976042: p 22086: a 0xee: wr reg 0x03 (A) : 0x02 0x03 0x29 0x71 0x4f 0x90 0x9f 0x05 0x04 0x03 0x01 0x02 0x06 0x07 0x11 0x12 0x13 0x14 0x15 0x16 0x23 0x09 0x07 0x07 0x83 0x01 0x00 0x00 0x6c 0x03 0x0c 0x00 0x14 0x00 0xb8 0x2d 0xc0 0x16 0xf3 0x0e 0x81 0x01 0x1d 0x00 0x72 0x51 0xd0 0x1e 0x20 0x6e 0x28 0x55 0x00 0xfe 0x1f 0x11 0x00 0x00 0x1e 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0xfe 0x1f 0x11 0x00 0x00 0x18 0xd6 0x09 0x80 0xa0 0x20 0xe0 0x2d 0x10 0x10 0x60 0xa2 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x8c 0x0a 0xd0 0x8a 0x20 0xe0 0x2d 0x10 0x10 0x3e 0x96 0x00 0x7e 0x1f 0x11 0x00 0x00 0x18 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x60 
EN_EDID
    31.989932: p 22087: a 0xee: wr reg 0x01 (A) : 0x0f 
Video Mode 2
    31.990607: p 22088: a 0x60: wr reg 0x49 (A) : 
    31.990825: p 22089: a 0x61: rd              : 0x80 
Video Mode 2
    31.991370: p 22096: a 0x60: wr reg 0x49 (A) : 0x80 
<Unknown>
    31.992254: p 22097: a 0x60: wr reg 0x2e (A) : 0xc0 
Interrupt Status 1
    31.992898: p 22098: a 0x60: wr reg 0x71 (A) : 0x03 
Interrupt Unmask 1
    31.993537: p 22099: a 0x60: wr reg 0x75 (A) : 0x03 
<Unknown>
    31.994985: p 22100: a 0x60: wr reg 0x2e (A) : 0xc0 
Port Switch
    31.995638: p 22101: a 0x60: wr reg 0x09 (A) : 0x80 
Port Switch 2
    31.996437: p 22102: a 0x60: wr reg 0x0a (A) : 0x0b 
TMDS Termination Control
    31.997074: p 22103: a 0x60: wr reg 0x82 (A) : 0x3f 
Hot plug Control
    31.997720: p 22104: a 0x60: wr reg 0x10 (A) : 0x55 
System Status
    32.003360: p 22105: a 0x60: wr reg 0x06 (A) : 
    32.003577: p 22112: a 0x61: rd              : 0x3b 
Interrupt Status
    32.004651: p 22113: a 0x60: wr reg 0x70 (A) : 
    32.004869: p 22114: a 0x61: rd              : 0x00 
Interrupt Status
    32.027561: p 22115: a 0x60: wr reg 0x70 (A) : 
    32.027780: p 22116: a 0x61: rd              : 0x00 
Deep Color Status
    32.028475: p 22117: a 0x60: wr reg 0x61 (A) : 
    32.028694: p 22118: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.029779: p 22119: a 0x68: wr reg 0x34 (A) : 
    32.029997: p 22120: a 0x69: rd              : 0x00 
Interrupt Status
    32.044540: p 22121: a 0x60: wr reg 0x70 (A) : 
    32.044758: p 22128: a 0x61: rd              : 0x00 
System Status
    32.056579: p 22129: a 0x60: wr reg 0x06 (A) : 
    32.056798: p 22130: a 0x61: rd              : 0x3b 
System Ctrl 1
    32.057351: p 22131: a 0x60: wr reg 0x08 (A) : 
    32.057569: p 22132: a 0x61: rd              : 0x05 
<Unknown>
    32.058109: p 22133: a 0x60: wr reg 0x55 (A) : 
    32.058327: p 22134: a 0x61: rd              : 0x03 
Video Input H Resolution (l)
    32.058867: p 22135: a 0x60: wr reg 0x3a (A) : 
    32.059084: p 22136: a 0x61: rd              : 0x98 0x08 0x65 0x04 
XCLK to PCLK Update
    32.060193: p 22137: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.060836: p 22144: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.061470: p 22145: a 0x60: wr reg 0x6e (A) : 
    32.061689: p 22146: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    32.062337: p 22147: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.062974: p 22148: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.063607: p 22149: a 0x60: wr reg 0x6e (A) : 
    32.063985: p 22150: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    32.064642: p 22151: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.065277: p 22152: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.065911: p 22153: a 0x60: wr reg 0x6e (A) : 
    32.066129: p 22160: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    32.066774: p 22161: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.067408: p 22162: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.068289: p 22163: a 0x60: wr reg 0x6e (A) : 
    32.068507: p 22164: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    32.069154: p 22165: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.069789: p 22166: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.070423: p 22167: a 0x60: wr reg 0x6e (A) : 
    32.070642: p 22168: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    32.071290: p 22169: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.072171: p 22272: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.072812: p 22273: a 0x60: wr reg 0x6e (A) : 
    32.073029: p 22274: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    32.073678: p 22275: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.074313: p 22276: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.074946: p 22277: a 0x60: wr reg 0x6e (A) : 
    32.075164: p 22278: a 0x61: rd              : 0x73 0x01 
XCLK to PCLK Update
    32.076005: p 22279: a 0x60: wr reg 0x6a (A) : 0x01 
XCLK to PCLK Update
    32.076650: p 22280: a 0x60: wr reg 0x6a (A) : 0x00 
Pixel Clock Timing (l)
    32.077284: p 22281: a 0x60: wr reg 0x6e (A) : 
    32.077502: p 22288: a 0x61: rd              : 0x74 0x01 
XCLK to PCLK Update
    32.078153: p 22289: a 0x60: wr reg 0x6a (A) : 0x01 
Pixel Clock Timing (l)
    32.078888: p 22290: a 0x60: wr reg 0x6e (A) : 
    32.079105: p 22291: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.079752: p 22292: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.080529: p 22293: a 0x60: wr reg 0x6e (A) : 
    32.080747: p 22294: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.081393: p 22295: a 0x60: wr reg 0x6e (A) : 
    32.081612: p 22296: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.082258: p 22297: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.082985: p 22304: a 0x60: wr reg 0x70 (A) : 
    32.083203: p 22305: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.083770: p 22306: a 0x68: wr reg 0x34 (A) : 
    32.084106: p 22307: a 0x69: rd              : 0x00 
<Unknown>
    32.120602: p 22308: a 0x60: wr reg 0x4b (A) : 0x10 0x10 0x10 
Video Mode 2
    32.121471: p 22309: a 0x60: wr reg 0x49 (A) : 
    32.121689: p 22310: a 0x61: rd              : 0x80 
Video Control
    32.122235: p 22311: a 0x60: wr reg 0x48 (A) : 0x05 0x80 0x20 
System Ctrl 1
    32.123075: p 22312: a 0x60: wr reg 0x08 (A) : 
    32.123294: p 22313: a 0x61: rd              : 0x05 
System Ctrl 1
    32.124029: p 22320: a 0x60: wr reg 0x08 (A) : 0x05 
RX_AUDP_MUTE
    32.124710: p 22321: a 0x68: wr reg 0x37 (A) : 
    32.124928: p 22322: a 0x69: rd              : 0x73 
RX_AUDP_MUTE
    32.125468: p 22323: a 0x68: wr reg 0x37 (A) : 0x72 
Pixel Clock Timing (l)
    32.126132: p 22324: a 0x60: wr reg 0x6e (A) : 
    32.126351: p 22325: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.126993: p 22326: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.127630: p 22327: a 0x60: wr reg 0x6e (A) : 
    32.127984: p 22328: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.128641: p 22329: a 0x60: wr reg 0x6e (A) : 
    32.128858: p 22336: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.129502: p 22337: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.130228: p 22338: a 0x60: wr reg 0x70 (A) : 
    32.130446: p 22339: a 0x61: rd              : 0x00 
Interrupt Status
    32.154535: p 22340: a 0x60: wr reg 0x70 (A) : 
    32.154753: p 22341: a 0x61: rd              : 0x00 
Deep Color Status
    32.155307: p 22342: a 0x60: wr reg 0x61 (A) : 
    32.155524: p 22343: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.157764: p 22344: a 0x68: wr reg 0x34 (A) : 
    32.157982: p 22345: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.168574: p 22352: a 0x68: wr reg 0x34 (A) : 
    32.168791: p 22353: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.169339: p 22354: a 0x60: wr reg 0x6e (A) : 
    32.169557: p 22355: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.170206: p 22356: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.170845: p 22357: a 0x60: wr reg 0x6e (A) : 
    32.171062: p 22358: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.171709: p 22359: a 0x60: wr reg 0x6e (A) : 
    32.172095: p 22360: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.172748: p 22361: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.173473: p 22368: a 0x60: wr reg 0x70 (A) : 
    32.173690: p 22369: a 0x61: rd              : 0x00 
Interrupt Status
    32.180530: p 22370: a 0x60: wr reg 0x70 (A) : 
    32.180748: p 22371: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.181310: p 22372: a 0x68: wr reg 0x34 (A) : 
    32.181528: p 22373: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.192601: p 22374: a 0x68: wr reg 0x34 (A) : 
    32.192819: p 22375: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.193363: p 22376: a 0x60: wr reg 0x6e (A) : 
    32.193581: p 22377: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.194227: p 22384: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.194867: p 22385: a 0x60: wr reg 0x6e (A) : 
    32.195085: p 22386: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.195729: p 22387: a 0x60: wr reg 0x6e (A) : 
    32.196095: p 22388: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.196748: p 22389: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.197473: p 22390: a 0x60: wr reg 0x70 (A) : 
    32.197691: p 22391: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.212567: p 22392: a 0x68: wr reg 0x34 (A) : 
    32.212786: p 22393: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.213327: p 22400: a 0x60: wr reg 0x6e (A) : 
    32.213545: p 22401: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.214192: p 22402: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.214827: p 22403: a 0x60: wr reg 0x6e (A) : 
    32.215044: p 22404: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.215690: p 22405: a 0x60: wr reg 0x6e (A) : 
    32.216096: p 22406: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.216744: p 22407: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.217465: p 22408: a 0x60: wr reg 0x70 (A) : 
    32.217683: p 22409: a 0x61: rd              : 0x00 
Deep Color Status
    32.218237: p 22416: a 0x60: wr reg 0x61 (A) : 
    32.218454: p 22417: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.220594: p 22418: a 0x68: wr reg 0x34 (A) : 
    32.220812: p 22419: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.228569: p 22420: a 0x68: wr reg 0x34 (A) : 
    32.228788: p 22421: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.229329: p 22422: a 0x60: wr reg 0x6e (A) : 
    32.229548: p 22423: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.230196: p 22424: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.230833: p 22425: a 0x60: wr reg 0x6e (A) : 
    32.231051: p 22528: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.231696: p 22529: a 0x60: wr reg 0x6e (A) : 
    32.232093: p 22530: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.232748: p 22531: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.233471: p 22532: a 0x60: wr reg 0x70 (A) : 
    32.233689: p 22533: a 0x61: rd              : 0x00 
Interrupt Status
    32.240529: p 22534: a 0x60: wr reg 0x70 (A) : 
    32.240747: p 22535: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.246328: p 22536: a 0x68: wr reg 0x34 (A) : 
    32.246610: p 22537: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.247161: p 22544: a 0x60: wr reg 0x6e (A) : 
    32.247380: p 22545: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.248503: p 22546: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.249139: p 22547: a 0x60: wr reg 0x6e (A) : 
    32.249357: p 22548: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.250000: p 22549: a 0x60: wr reg 0x6e (A) : 
    32.250217: p 22550: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.250862: p 22551: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    32.251597: p 22552: a 0x68: wr reg 0x34 (A) : 
    32.251977: p 22553: a 0x69: rd              : 0x00 
Interrupt Status
    32.260528: p 22560: a 0x60: wr reg 0x70 (A) : 
    32.260747: p 22561: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.268568: p 22562: a 0x68: wr reg 0x34 (A) : 
    32.268786: p 22563: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.269328: p 22564: a 0x60: wr reg 0x6e (A) : 
    32.269545: p 22565: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.270190: p 22566: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.270827: p 22567: a 0x60: wr reg 0x6e (A) : 
    32.271045: p 22568: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.271687: p 22569: a 0x60: wr reg 0x6e (A) : 
    32.272092: p 22576: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.272742: p 22577: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    32.273469: p 22578: a 0x60: wr reg 0x61 (A) : 
    32.273687: p 22579: a 0x61: rd              : 0x00 
Interrupt Status
    32.274745: p 22580: a 0x60: wr reg 0x70 (A) : 
    32.274963: p 22581: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.275526: p 22582: a 0x68: wr reg 0x34 (A) : 
    32.275745: p 22583: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.284566: p 22584: a 0x68: wr reg 0x34 (A) : 
    32.284784: p 22585: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.285324: p 22592: a 0x60: wr reg 0x6e (A) : 
    32.285542: p 22593: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.286184: p 22594: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.286819: p 22595: a 0x60: wr reg 0x6e (A) : 
    32.287037: p 22596: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.287682: p 22597: a 0x60: wr reg 0x6e (A) : 
    32.288089: p 22598: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.288741: p 22599: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.289465: p 22600: a 0x60: wr reg 0x70 (A) : 
    32.289683: p 22601: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.304569: p 22608: a 0x68: wr reg 0x34 (A) : 
    32.304786: p 22609: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.305328: p 22610: a 0x60: wr reg 0x6e (A) : 
    32.305546: p 22611: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.306193: p 22612: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.306826: p 22613: a 0x60: wr reg 0x6e (A) : 
    32.307043: p 22614: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.307688: p 22615: a 0x60: wr reg 0x6e (A) : 
    32.308088: p 22616: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.308739: p 22617: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.309460: p 22624: a 0x60: wr reg 0x70 (A) : 
    32.309677: p 22625: a 0x61: rd              : 0x00 
Interrupt Status
    32.314395: p 22626: a 0x60: wr reg 0x70 (A) : 
    32.314683: p 22627: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.315257: p 22628: a 0x68: wr reg 0x34 (A) : 
    32.315475: p 22629: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.324574: p 22630: a 0x68: wr reg 0x34 (A) : 
    32.324792: p 22631: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.325334: p 22632: a 0x60: wr reg 0x6e (A) : 
    32.325552: p 22633: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.326198: p 22640: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.326833: p 22641: a 0x60: wr reg 0x6e (A) : 
    32.327052: p 22642: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.327694: p 22643: a 0x60: wr reg 0x6e (A) : 
    32.328090: p 22644: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.328741: p 22645: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.329459: p 22646: a 0x60: wr reg 0x70 (A) : 
    32.329678: p 22647: a 0x61: rd              : 0x00 
Deep Color Status
    32.330230: p 22648: a 0x60: wr reg 0x61 (A) : 
    32.330447: p 22649: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.348566: p 22656: a 0x68: wr reg 0x34 (A) : 
    32.348784: p 22657: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.349326: p 22658: a 0x60: wr reg 0x6e (A) : 
    32.349544: p 22659: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.350189: p 22660: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.350822: p 22661: a 0x60: wr reg 0x6e (A) : 
    32.351039: p 22662: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.351684: p 22663: a 0x60: wr reg 0x6e (A) : 
    32.352086: p 22664: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.352736: p 22665: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.353463: p 22672: a 0x60: wr reg 0x70 (A) : 
    32.353682: p 22673: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.354249: p 22674: a 0x68: wr reg 0x34 (A) : 
    32.354467: p 22675: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.368597: p 22676: a 0x68: wr reg 0x34 (A) : 
    32.368814: p 22677: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.369360: p 22678: a 0x60: wr reg 0x6e (A) : 
    32.369578: p 22679: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.370227: p 22680: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.370866: p 22681: a 0x60: wr reg 0x6e (A) : 
    32.371083: p 22784: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.371730: p 22785: a 0x60: wr reg 0x6e (A) : 
    32.372086: p 22786: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.372739: p 22787: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.373463: p 22788: a 0x60: wr reg 0x70 (A) : 
    32.373682: p 22789: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.374766: p 22790: a 0x68: wr reg 0x34 (A) : 
    32.374983: p 22791: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.384565: p 22792: a 0x68: wr reg 0x34 (A) : 
    32.384783: p 22793: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.385328: p 22800: a 0x60: wr reg 0x6e (A) : 
    32.385546: p 22801: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.386195: p 22802: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.386836: p 22803: a 0x60: wr reg 0x6e (A) : 
    32.387054: p 22804: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.387703: p 22805: a 0x60: wr reg 0x6e (A) : 
    32.388084: p 22806: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.388739: p 22807: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.389466: p 22808: a 0x60: wr reg 0x70 (A) : 
    32.389684: p 22809: a 0x61: rd              : 0x00 
Deep Color Status
    32.391675: p 22816: a 0x60: wr reg 0x61 (A) : 
    32.392089: p 22817: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.400565: p 22818: a 0x68: wr reg 0x34 (A) : 
    32.400783: p 22819: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.401327: p 22820: a 0x60: wr reg 0x6e (A) : 
    32.401544: p 22821: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.402192: p 22822: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.402830: p 22823: a 0x60: wr reg 0x6e (A) : 
    32.403048: p 22824: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.403693: p 22825: a 0x60: wr reg 0x6e (A) : 
    32.404085: p 22832: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.404736: p 22833: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.405460: p 22834: a 0x60: wr reg 0x70 (A) : 
    32.405678: p 22835: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.406244: p 22836: a 0x68: wr reg 0x34 (A) : 
    32.406462: p 22837: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.416595: p 22838: a 0x68: wr reg 0x34 (A) : 
    32.416813: p 22839: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.417361: p 22840: a 0x60: wr reg 0x6e (A) : 
    32.417579: p 22841: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.418230: p 22848: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.418870: p 22849: a 0x60: wr reg 0x6e (A) : 
    32.419089: p 22850: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.419737: p 22851: a 0x60: wr reg 0x6e (A) : 
    32.420085: p 22852: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.420738: p 22853: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.421464: p 22854: a 0x60: wr reg 0x70 (A) : 
    32.421683: p 22855: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.432568: p 22856: a 0x68: wr reg 0x34 (A) : 
    32.432786: p 22857: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.433329: p 22864: a 0x60: wr reg 0x6e (A) : 
    32.433548: p 22865: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.434196: p 22866: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.434835: p 22867: a 0x60: wr reg 0x6e (A) : 
    32.435053: p 22868: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.435699: p 22869: a 0x60: wr reg 0x6e (A) : 
    32.436084: p 22870: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.436737: p 22871: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.437459: p 22872: a 0x60: wr reg 0x70 (A) : 
    32.437677: p 22873: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.438245: p 22880: a 0x68: wr reg 0x34 (A) : 
    32.438462: p 22881: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.448562: p 22882: a 0x68: wr reg 0x34 (A) : 
    32.448780: p 22883: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.449322: p 22884: a 0x60: wr reg 0x6e (A) : 
    32.449540: p 22885: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.450187: p 22886: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.450823: p 22887: a 0x60: wr reg 0x6e (A) : 
    32.451041: p 22888: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.451686: p 22889: a 0x60: wr reg 0x6e (A) : 
    32.452082: p 22896: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.452733: p 22897: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.453455: p 22898: a 0x60: wr reg 0x70 (A) : 
    32.453674: p 22899: a 0x61: rd              : 0x00 
Deep Color Status
    32.455567: p 22900: a 0x60: wr reg 0x61 (A) : 
    32.455969: p 22901: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.457967: p 22902: a 0x68: wr reg 0x34 (A) : 
    32.458185: p 22903: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.468590: p 22904: a 0x68: wr reg 0x34 (A) : 
    32.468808: p 22905: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.469354: p 22912: a 0x60: wr reg 0x6e (A) : 
    32.469572: p 22913: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.470221: p 22914: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.470860: p 22915: a 0x60: wr reg 0x6e (A) : 
    32.471077: p 22916: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.471724: p 22917: a 0x60: wr reg 0x6e (A) : 
    32.472082: p 22918: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.472735: p 22919: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.473461: p 22920: a 0x60: wr reg 0x70 (A) : 
    32.473679: p 22921: a 0x61: rd              : 0x00 
Interrupt Status
    32.480521: p 22928: a 0x60: wr reg 0x70 (A) : 
    32.480739: p 22929: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.482639: p 22930: a 0x68: wr reg 0x34 (A) : 
    32.482856: p 22931: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.485036: p 22932: a 0x68: wr reg 0x34 (A) : 
    32.485254: p 22933: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.485802: p 22934: a 0x60: wr reg 0x6e (A) : 
    32.486020: p 22935: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.486666: p 22936: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.487308: p 22937: a 0x60: wr reg 0x6e (A) : 
    32.487525: p 24576: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.488386: p 24577: a 0x60: wr reg 0x6e (A) : 
    32.488604: p 24578: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.489252: p 24579: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    32.500557: p 24580: a 0x68: wr reg 0x34 (A) : 
    32.500775: p 24581: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.501318: p 24582: a 0x60: wr reg 0x6e (A) : 
    32.501537: p 24583: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.502184: p 24584: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.502822: p 24585: a 0x60: wr reg 0x6e (A) : 
    32.503040: p 24592: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.503685: p 24593: a 0x60: wr reg 0x6e (A) : 
    32.504081: p 24594: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.504734: p 24595: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.505456: p 24596: a 0x60: wr reg 0x70 (A) : 
    32.505674: p 24597: a 0x61: rd              : 0x00 
Interrupt Status
    32.512521: p 24598: a 0x60: wr reg 0x70 (A) : 
    32.512740: p 24599: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.513308: p 24600: a 0x68: wr reg 0x34 (A) : 
    32.513526: p 24601: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.524589: p 24608: a 0x68: wr reg 0x34 (A) : 
    32.524806: p 24609: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.525354: p 24610: a 0x60: wr reg 0x6e (A) : 
    32.525573: p 24611: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.526223: p 24612: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.526864: p 24613: a 0x60: wr reg 0x6e (A) : 
    32.527082: p 24614: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.527730: p 24615: a 0x60: wr reg 0x6e (A) : 
    32.528078: p 24616: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.528735: p 24617: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.529464: p 24624: a 0x60: wr reg 0x70 (A) : 
    32.529682: p 24625: a 0x61: rd              : 0x00 
Deep Color Status
    32.531596: p 24626: a 0x60: wr reg 0x61 (A) : 
    32.531965: p 24627: a 0x61: rd              : 0x00 
Interrupt Status
    32.536543: p 24628: a 0x60: wr reg 0x70 (A) : 
    32.536761: p 24629: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.537329: p 24630: a 0x68: wr reg 0x34 (A) : 
    32.537547: p 24631: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.548552: p 24632: a 0x68: wr reg 0x34 (A) : 
    32.548770: p 24633: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.549314: p 24640: a 0x60: wr reg 0x6e (A) : 
    32.549532: p 24641: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.550176: p 24642: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.550815: p 24643: a 0x60: wr reg 0x6e (A) : 
    32.551032: p 24644: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.551676: p 24645: a 0x60: wr reg 0x6e (A) : 
    32.552078: p 24646: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.552729: p 24647: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.553452: p 24648: a 0x60: wr reg 0x70 (A) : 
    32.553669: p 24649: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.568559: p 24656: a 0x68: wr reg 0x34 (A) : 
    32.568776: p 24657: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.569321: p 24658: a 0x60: wr reg 0x6e (A) : 
    32.569538: p 24659: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.570187: p 24660: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.570825: p 24661: a 0x60: wr reg 0x6e (A) : 
    32.571044: p 24662: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.571689: p 24663: a 0x60: wr reg 0x6e (A) : 
    32.572074: p 24664: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.572725: p 24665: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.573448: p 24672: a 0x60: wr reg 0x70 (A) : 
    32.573665: p 24673: a 0x61: rd              : 0x00 
Interrupt Status
    32.579237: p 24674: a 0x60: wr reg 0x70 (A) : 
    32.579521: p 24675: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.580553: p 24676: a 0x68: wr reg 0x34 (A) : 
    32.580771: p 24677: a 0x69: rd              : 0x00 
Deep Color Status
    32.583151: p 24678: a 0x60: wr reg 0x61 (A) : 
    32.583368: p 24679: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.592552: p 24680: a 0x68: wr reg 0x34 (A) : 
    32.592770: p 24681: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.593310: p 24688: a 0x60: wr reg 0x6e (A) : 
    32.593528: p 24689: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.594175: p 24690: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.594809: p 24691: a 0x60: wr reg 0x6e (A) : 
    32.595027: p 24692: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.595670: p 24693: a 0x60: wr reg 0x6e (A) : 
    32.596074: p 24694: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.596725: p 24695: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.597445: p 24696: a 0x60: wr reg 0x70 (A) : 
    32.597663: p 24697: a 0x61: rd              : 0x00 
Interrupt Status
    32.604517: p 24704: a 0x60: wr reg 0x70 (A) : 
    32.604734: p 24705: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.616558: p 24706: a 0x68: wr reg 0x34 (A) : 
    32.616776: p 24707: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.617322: p 24708: a 0x60: wr reg 0x6e (A) : 
    32.617539: p 24709: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.618187: p 24710: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.618823: p 24711: a 0x60: wr reg 0x6e (A) : 
    32.619041: p 24712: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.619686: p 24713: a 0x60: wr reg 0x6e (A) : 
    32.620073: p 24720: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.620727: p 24721: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.621451: p 24722: a 0x60: wr reg 0x70 (A) : 
    32.621669: p 24723: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.622751: p 24724: a 0x68: wr reg 0x34 (A) : 
    32.622969: p 24725: a 0x69: rd              : 0x00 
Interrupt Status
    32.628630: p 24726: a 0x60: wr reg 0x70 (A) : 
    32.628923: p 24727: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.640563: p 24728: a 0x68: wr reg 0x34 (A) : 
    32.640782: p 24729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.641328: p 24832: a 0x60: wr reg 0x6e (A) : 
    32.641545: p 24833: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.642192: p 24834: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.642829: p 24835: a 0x60: wr reg 0x6e (A) : 
    32.643047: p 24836: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.643692: p 24837: a 0x60: wr reg 0x6e (A) : 
    32.644073: p 24838: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.644724: p 24839: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.645449: p 24840: a 0x60: wr reg 0x70 (A) : 
    32.645667: p 24841: a 0x61: rd              : 0x00 
Deep Color Status
    32.646220: p 24848: a 0x60: wr reg 0x61 (A) : 
    32.646439: p 24849: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.656554: p 24850: a 0x68: wr reg 0x34 (A) : 
    32.656772: p 24851: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.657318: p 24852: a 0x60: wr reg 0x6e (A) : 
    32.657536: p 24853: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.658183: p 24854: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.658819: p 24855: a 0x60: wr reg 0x6e (A) : 
    32.659037: p 24856: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.659684: p 24857: a 0x60: wr reg 0x6e (A) : 
    32.660072: p 24864: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.660725: p 24865: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.661450: p 24866: a 0x60: wr reg 0x70 (A) : 
    32.661667: p 24867: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.662235: p 24868: a 0x68: wr reg 0x34 (A) : 
    32.662453: p 24869: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.672554: p 24870: a 0x68: wr reg 0x34 (A) : 
    32.672773: p 24871: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.673320: p 24872: a 0x60: wr reg 0x6e (A) : 
    32.673538: p 24873: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.674185: p 24880: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.674824: p 24881: a 0x60: wr reg 0x6e (A) : 
    32.675041: p 24882: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.675688: p 24883: a 0x60: wr reg 0x6e (A) : 
    32.676070: p 24884: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.676723: p 24885: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.677450: p 24886: a 0x60: wr reg 0x70 (A) : 
    32.677667: p 24887: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.696562: p 24888: a 0x68: wr reg 0x34 (A) : 
    32.696781: p 24889: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.697327: p 24896: a 0x60: wr reg 0x6e (A) : 
    32.697544: p 24897: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.698193: p 24898: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.698831: p 24899: a 0x60: wr reg 0x6e (A) : 
    32.699050: p 24900: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.699694: p 24901: a 0x60: wr reg 0x6e (A) : 
    32.700072: p 24902: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.700725: p 24903: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.701452: p 24904: a 0x60: wr reg 0x70 (A) : 
    32.701670: p 24905: a 0x61: rd              : 0x00 
Deep Color Status
    32.702224: p 24912: a 0x60: wr reg 0x61 (A) : 
    32.702441: p 24913: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.704729: p 24914: a 0x68: wr reg 0x34 (A) : 
    32.704947: p 24915: a 0x69: rd              : 0x00 
Interrupt Status
    32.706821: p 24916: a 0x60: wr reg 0x70 (A) : 
    32.707039: p 24917: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.720548: p 24918: a 0x68: wr reg 0x34 (A) : 
    32.720766: p 24919: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.721312: p 24920: a 0x60: wr reg 0x6e (A) : 
    32.721530: p 24921: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.722177: p 24928: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.722815: p 24929: a 0x60: wr reg 0x6e (A) : 
    32.723033: p 24930: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.723680: p 24931: a 0x60: wr reg 0x6e (A) : 
    32.724072: p 24932: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.724725: p 24933: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.725448: p 24934: a 0x60: wr reg 0x70 (A) : 
    32.725665: p 24935: a 0x61: rd              : 0x00 
Interrupt Status
    32.732509: p 24936: a 0x60: wr reg 0x70 (A) : 
    32.732726: p 24937: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.733292: p 24944: a 0x68: wr reg 0x34 (A) : 
    32.733511: p 24945: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.748584: p 24946: a 0x68: wr reg 0x34 (A) : 
    32.748801: p 24947: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.749347: p 24948: a 0x60: wr reg 0x6e (A) : 
    32.749565: p 24949: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.750212: p 24950: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.750848: p 24951: a 0x60: wr reg 0x6e (A) : 
    32.751067: p 24952: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.751711: p 24953: a 0x60: wr reg 0x6e (A) : 
    32.752069: p 24960: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.752722: p 24961: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.753449: p 24962: a 0x60: wr reg 0x70 (A) : 
    32.753667: p 24963: a 0x61: rd              : 0x00 
Deep Color Status
    32.755682: p 24964: a 0x60: wr reg 0x61 (A) : 
    32.756070: p 24965: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.757974: p 24966: a 0x68: wr reg 0x34 (A) : 
    32.758192: p 24967: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.764572: p 24968: a 0x68: wr reg 0x34 (A) : 
    32.764789: p 24969: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.765333: p 24976: a 0x60: wr reg 0x6e (A) : 
    32.765552: p 24977: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.766198: p 24978: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.766839: p 24979: a 0x60: wr reg 0x6e (A) : 
    32.767057: p 24980: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.767705: p 24981: a 0x60: wr reg 0x6e (A) : 
    32.768065: p 24982: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.768718: p 24983: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.769445: p 24984: a 0x60: wr reg 0x70 (A) : 
    32.769663: p 24985: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.784546: p 25088: a 0x68: wr reg 0x34 (A) : 
    32.784764: p 25089: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.785306: p 25090: a 0x60: wr reg 0x6e (A) : 
    32.785523: p 25091: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.786169: p 25092: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.786803: p 25093: a 0x60: wr reg 0x6e (A) : 
    32.787021: p 25094: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.787664: p 25095: a 0x60: wr reg 0x6e (A) : 
    32.788066: p 25096: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.788714: p 25097: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.789437: p 25104: a 0x60: wr reg 0x70 (A) : 
    32.789655: p 25105: a 0x61: rd              : 0x00 
Interrupt Status
    32.795151: p 25106: a 0x60: wr reg 0x70 (A) : 
    32.795439: p 25107: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.796469: p 25108: a 0x68: wr reg 0x34 (A) : 
    32.796686: p 25109: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.804570: p 25110: a 0x68: wr reg 0x34 (A) : 
    32.804788: p 25111: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.805334: p 25112: a 0x60: wr reg 0x6e (A) : 
    32.805551: p 25113: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.806201: p 25120: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.806837: p 25121: a 0x60: wr reg 0x6e (A) : 
    32.807055: p 25122: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.807700: p 25123: a 0x60: wr reg 0x6e (A) : 
    32.808065: p 25124: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.808718: p 25125: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.809441: p 25126: a 0x60: wr reg 0x70 (A) : 
    32.809659: p 25127: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.824546: p 25128: a 0x68: wr reg 0x34 (A) : 
    32.824764: p 25129: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.825308: p 25136: a 0x60: wr reg 0x6e (A) : 
    32.825526: p 25137: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.826172: p 25138: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.826811: p 25139: a 0x60: wr reg 0x6e (A) : 
    32.827030: p 25140: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.827674: p 25141: a 0x60: wr reg 0x6e (A) : 
    32.828062: p 25142: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.828713: p 25143: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.829436: p 25144: a 0x60: wr reg 0x70 (A) : 
    32.829653: p 25145: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.830218: p 25152: a 0x68: wr reg 0x34 (A) : 
    32.830435: p 25153: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.840547: p 25154: a 0x68: wr reg 0x34 (A) : 
    32.840764: p 25155: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.841308: p 25156: a 0x60: wr reg 0x6e (A) : 
    32.841526: p 25157: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.842175: p 25158: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.842814: p 25159: a 0x60: wr reg 0x6e (A) : 
    32.843032: p 25160: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.843679: p 25161: a 0x60: wr reg 0x6e (A) : 
    32.844062: p 25168: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    32.844713: p 25169: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.845436: p 25170: a 0x60: wr reg 0x70 (A) : 
    32.845653: p 25171: a 0x61: rd              : 0x00 
Interrupt Status
    32.852337: p 25172: a 0x60: wr reg 0x70 (A) : 
    32.852625: p 25173: a 0x61: rd              : 0x00 
Deep Color Status
    32.853187: p 25174: a 0x60: wr reg 0x61 (A) : 
    32.853405: p 25175: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.855423: p 25176: a 0x68: wr reg 0x34 (A) : 
    32.855640: p 25177: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.860571: p 25184: a 0x68: wr reg 0x34 (A) : 
    32.860788: p 25185: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.861332: p 25186: a 0x60: wr reg 0x6e (A) : 
    32.861550: p 25187: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.862198: p 25188: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.862837: p 25189: a 0x60: wr reg 0x6e (A) : 
    32.863056: p 25190: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.863700: p 25191: a 0x60: wr reg 0x6e (A) : 
    32.864062: p 25192: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.864713: p 25193: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.872503: p 25200: a 0x60: wr reg 0x70 (A) : 
    32.872721: p 25201: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.880542: p 25202: a 0x68: wr reg 0x34 (A) : 
    32.880761: p 25203: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.881307: p 25204: a 0x60: wr reg 0x6e (A) : 
    32.881524: p 25205: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.882171: p 25206: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.882810: p 25207: a 0x60: wr reg 0x6e (A) : 
    32.883027: p 25208: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.883674: p 25209: a 0x60: wr reg 0x6e (A) : 
    32.884062: p 25216: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.884715: p 25217: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    32.885454: p 25218: a 0x68: wr reg 0x34 (A) : 
    32.885672: p 25219: a 0x69: rd              : 0x00 
Interrupt Status
    32.887547: p 25220: a 0x60: wr reg 0x70 (A) : 
    32.887948: p 25221: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.896545: p 25222: a 0x68: wr reg 0x34 (A) : 
    32.896763: p 25223: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.897306: p 25224: a 0x60: wr reg 0x6e (A) : 
    32.897525: p 25225: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.898171: p 25232: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.898806: p 25233: a 0x60: wr reg 0x6e (A) : 
    32.899024: p 25234: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.899669: p 25235: a 0x60: wr reg 0x6e (A) : 
    32.900059: p 25236: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.900709: p 25237: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    32.912569: p 25238: a 0x68: wr reg 0x34 (A) : 
    32.912788: p 25239: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.913336: p 25240: a 0x60: wr reg 0x6e (A) : 
    32.913553: p 25241: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.914204: p 25344: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.914843: p 25345: a 0x60: wr reg 0x6e (A) : 
    32.915061: p 25346: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.915712: p 25347: a 0x60: wr reg 0x6e (A) : 
    32.916060: p 25348: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.916714: p 25349: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.917441: p 25350: a 0x60: wr reg 0x70 (A) : 
    32.917659: p 25351: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.918228: p 25352: a 0x68: wr reg 0x34 (A) : 
    32.918447: p 25353: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.928538: p 25360: a 0x68: wr reg 0x34 (A) : 
    32.928756: p 25361: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.929300: p 25362: a 0x60: wr reg 0x6e (A) : 
    32.929518: p 25363: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.930164: p 25364: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.930803: p 25365: a 0x60: wr reg 0x6e (A) : 
    32.931021: p 25366: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.931666: p 25367: a 0x60: wr reg 0x6e (A) : 
    32.932057: p 25368: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.932708: p 25369: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.933431: p 25376: a 0x60: wr reg 0x70 (A) : 
    32.933649: p 25377: a 0x61: rd              : 0x00 
Deep Color Status
    32.935647: p 25378: a 0x60: wr reg 0x61 (A) : 
    32.936061: p 25379: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.937967: p 25380: a 0x68: wr reg 0x34 (A) : 
    32.938184: p 25381: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.944538: p 25382: a 0x68: wr reg 0x34 (A) : 
    32.944756: p 25383: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.945304: p 25384: a 0x60: wr reg 0x6e (A) : 
    32.945522: p 25385: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.946171: p 25392: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.946812: p 25393: a 0x60: wr reg 0x6e (A) : 
    32.947029: p 25394: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    32.947676: p 25395: a 0x60: wr reg 0x6e (A) : 
    32.948058: p 25396: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.948712: p 25397: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.949438: p 25398: a 0x60: wr reg 0x70 (A) : 
    32.949655: p 25399: a 0x61: rd              : 0x00 
Interrupt Status
    32.956497: p 25400: a 0x60: wr reg 0x70 (A) : 
    32.956714: p 25401: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.968564: p 25408: a 0x68: wr reg 0x34 (A) : 
    32.968782: p 25409: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.969328: p 25410: a 0x60: wr reg 0x6e (A) : 
    32.969546: p 25411: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    32.970194: p 25412: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.970833: p 25413: a 0x60: wr reg 0x6e (A) : 
    32.971051: p 25414: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.971698: p 25415: a 0x60: wr reg 0x6e (A) : 
    32.972056: p 25416: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.972707: p 25417: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.973431: p 25424: a 0x60: wr reg 0x70 (A) : 
    32.973649: p 25425: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    32.974215: p 25426: a 0x68: wr reg 0x34 (A) : 
    32.974433: p 25427: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    32.984589: p 25428: a 0x68: wr reg 0x34 (A) : 
    32.984806: p 25429: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    32.985350: p 25430: a 0x60: wr reg 0x6e (A) : 
    32.985568: p 25431: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    32.986215: p 25432: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    32.986854: p 25433: a 0x60: wr reg 0x6e (A) : 
    32.987071: p 25440: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    32.987718: p 25441: a 0x60: wr reg 0x6e (A) : 
    32.988048: p 25442: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    32.988701: p 25443: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    32.989424: p 25444: a 0x60: wr reg 0x70 (A) : 
    32.989641: p 25445: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.000535: p 25446: a 0x68: wr reg 0x34 (A) : 
    33.000753: p 25447: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.001298: p 25448: a 0x60: wr reg 0x6e (A) : 
    33.001517: p 25449: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.002164: p 25456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.002800: p 25457: a 0x60: wr reg 0x6e (A) : 
    33.003018: p 25458: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.003665: p 25459: a 0x60: wr reg 0x6e (A) : 
    33.004041: p 25460: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.004694: p 25461: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.005418: p 25462: a 0x60: wr reg 0x70 (A) : 
    33.005636: p 25463: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.006202: p 25464: a 0x68: wr reg 0x34 (A) : 
    33.006420: p 25465: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.016533: p 25472: a 0x68: wr reg 0x34 (A) : 
    33.016751: p 25473: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.017295: p 25474: a 0x60: wr reg 0x6e (A) : 
    33.017513: p 25475: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.018160: p 25476: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.018797: p 25477: a 0x60: wr reg 0x6e (A) : 
    33.019014: p 25478: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.019659: p 25479: a 0x60: wr reg 0x6e (A) : 
    33.020041: p 25480: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.020694: p 25481: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.021419: p 25488: a 0x60: wr reg 0x70 (A) : 
    33.021636: p 25489: a 0x61: rd              : 0x00 
Interrupt Status
    33.026402: p 25490: a 0x60: wr reg 0x70 (A) : 
    33.026694: p 25491: a 0x61: rd              : 0x00 
Deep Color Status
    33.027256: p 25492: a 0x60: wr reg 0x61 (A) : 
    33.027473: p 25493: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.029865: p 25494: a 0x68: wr reg 0x34 (A) : 
    33.030084: p 25495: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.040533: p 25496: a 0x68: wr reg 0x34 (A) : 
    33.040751: p 25497: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.041294: p 25600: a 0x60: wr reg 0x6e (A) : 
    33.041513: p 25601: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.042161: p 25602: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.042798: p 25603: a 0x60: wr reg 0x6e (A) : 
    33.043016: p 25604: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.043661: p 25605: a 0x60: wr reg 0x6e (A) : 
    33.044052: p 25606: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.044703: p 25607: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.045428: p 25608: a 0x60: wr reg 0x70 (A) : 
    33.045646: p 25609: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.060535: p 25616: a 0x68: wr reg 0x34 (A) : 
    33.060753: p 25617: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.061299: p 25618: a 0x60: wr reg 0x6e (A) : 
    33.061517: p 25619: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.062165: p 25620: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.062807: p 25621: a 0x60: wr reg 0x6e (A) : 
    33.063024: p 25622: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.063671: p 25623: a 0x60: wr reg 0x6e (A) : 
    33.064051: p 25624: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.064704: p 25625: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.065427: p 25632: a 0x60: wr reg 0x70 (A) : 
    33.065644: p 25633: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.069612: p 25634: a 0x68: wr reg 0x34 (A) : 
    33.069830: p 25635: a 0x69: rd              : 0x00 
Interrupt Status
    33.074522: p 25636: a 0x60: wr reg 0x70 (A) : 
    33.074810: p 25637: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.080553: p 25638: a 0x68: wr reg 0x34 (A) : 
    33.080771: p 25639: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.081317: p 25640: a 0x60: wr reg 0x6e (A) : 
    33.081534: p 25641: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.082183: p 25648: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.082822: p 25649: a 0x60: wr reg 0x6e (A) : 
    33.083040: p 25650: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.083687: p 25651: a 0x60: wr reg 0x6e (A) : 
    33.084051: p 25652: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.084704: p 25653: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    33.085431: p 25654: a 0x60: wr reg 0x61 (A) : 
    33.085648: p 25655: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.096531: p 25656: a 0x68: wr reg 0x34 (A) : 
    33.096750: p 25657: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.097293: p 25664: a 0x60: wr reg 0x6e (A) : 
    33.097509: p 25665: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.098156: p 25666: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.098795: p 25667: a 0x60: wr reg 0x6e (A) : 
    33.099013: p 25668: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.099660: p 25669: a 0x60: wr reg 0x6e (A) : 
    33.100049: p 25670: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.100700: p 25671: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.101425: p 25672: a 0x60: wr reg 0x70 (A) : 
    33.101642: p 25673: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.102209: p 25680: a 0x68: wr reg 0x34 (A) : 
    33.102426: p 25681: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.116529: p 25682: a 0x68: wr reg 0x34 (A) : 
    33.116748: p 25683: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.117292: p 25684: a 0x60: wr reg 0x6e (A) : 
    33.117509: p 25685: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.118156: p 25686: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.118797: p 25687: a 0x60: wr reg 0x6e (A) : 
    33.119015: p 25688: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.119661: p 25689: a 0x60: wr reg 0x6e (A) : 
    33.120052: p 25696: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.120704: p 25697: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.121427: p 25698: a 0x60: wr reg 0x70 (A) : 
    33.121645: p 25699: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.132530: p 25700: a 0x68: wr reg 0x34 (A) : 
    33.132748: p 25701: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.133292: p 25702: a 0x60: wr reg 0x6e (A) : 
    33.133510: p 25703: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.134157: p 25704: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.134796: p 25705: a 0x60: wr reg 0x6e (A) : 
    33.135013: p 25712: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.135658: p 25713: a 0x60: wr reg 0x6e (A) : 
    33.136050: p 25714: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.136701: p 25715: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.137422: p 25716: a 0x60: wr reg 0x70 (A) : 
    33.137639: p 25717: a 0x61: rd              : 0x00 
Deep Color Status
    33.138187: p 25718: a 0x60: wr reg 0x61 (A) : 
    33.138405: p 25719: a 0x61: rd              : 0x00 
Interrupt Status
    33.144239: p 25720: a 0x60: wr reg 0x70 (A) : 
    33.144526: p 25721: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.145103: p 25728: a 0x68: wr reg 0x34 (A) : 
    33.145320: p 25729: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.152548: p 25730: a 0x68: wr reg 0x34 (A) : 
    33.152766: p 25731: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.153307: p 25732: a 0x60: wr reg 0x6e (A) : 
    33.153526: p 25733: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.154173: p 25734: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.154807: p 25735: a 0x60: wr reg 0x6e (A) : 
    33.155025: p 25736: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.155668: p 25737: a 0x60: wr reg 0x6e (A) : 
    33.156047: p 25744: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.156700: p 25745: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.164487: p 25746: a 0x60: wr reg 0x70 (A) : 
    33.164705: p 25747: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.168684: p 25748: a 0x68: wr reg 0x34 (A) : 
    33.168903: p 25749: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.169448: p 25750: a 0x60: wr reg 0x6e (A) : 
    33.169666: p 25751: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.170313: p 25752: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.170949: p 25753: a 0x60: wr reg 0x6e (A) : 
    33.171168: p 25856: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.172010: p 25857: a 0x60: wr reg 0x6e (A) : 
    33.172230: p 25858: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.172883: p 25859: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    33.173620: p 25860: a 0x68: wr reg 0x34 (A) : 
    33.173837: p 25861: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.184521: p 25862: a 0x68: wr reg 0x34 (A) : 
    33.184739: p 25863: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.185283: p 25864: a 0x60: wr reg 0x6e (A) : 
    33.185501: p 25865: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.186147: p 25872: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.186788: p 25873: a 0x60: wr reg 0x6e (A) : 
    33.187006: p 25874: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.187653: p 25875: a 0x60: wr reg 0x6e (A) : 
    33.188046: p 25876: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.188699: p 25877: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.189422: p 25878: a 0x60: wr reg 0x70 (A) : 
    33.189640: p 25879: a 0x61: rd              : 0x00 
Interrupt Status
    33.195140: p 25880: a 0x60: wr reg 0x70 (A) : 
    33.195428: p 25881: a 0x61: rd              : 0x00 
Deep Color Status
    33.196441: p 25888: a 0x60: wr reg 0x61 (A) : 
    33.196660: p 25889: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.198679: p 25890: a 0x68: wr reg 0x34 (A) : 
    33.198897: p 25891: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.204546: p 25892: a 0x68: wr reg 0x34 (A) : 
    33.204765: p 25893: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.205306: p 25894: a 0x60: wr reg 0x6e (A) : 
    33.205525: p 25895: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.206171: p 25896: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.206806: p 25897: a 0x60: wr reg 0x6e (A) : 
    33.207024: p 25904: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.207668: p 25905: a 0x60: wr reg 0x6e (A) : 
    33.208044: p 25906: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.208695: p 25907: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.209416: p 25908: a 0x60: wr reg 0x70 (A) : 
    33.209634: p 25909: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.224525: p 25910: a 0x68: wr reg 0x34 (A) : 
    33.224743: p 25911: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.225287: p 25912: a 0x60: wr reg 0x6e (A) : 
    33.225504: p 25913: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.226154: p 25920: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.226790: p 25921: a 0x60: wr reg 0x6e (A) : 
    33.227008: p 25922: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.227653: p 25923: a 0x60: wr reg 0x6e (A) : 
    33.228045: p 25924: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.228699: p 25925: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.229422: p 25926: a 0x60: wr reg 0x70 (A) : 
    33.229640: p 25927: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.230722: p 25928: a 0x68: wr reg 0x34 (A) : 
    33.230940: p 25929: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.240521: p 25936: a 0x68: wr reg 0x34 (A) : 
    33.240739: p 25937: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.241281: p 25938: a 0x60: wr reg 0x6e (A) : 
    33.241499: p 25939: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.242146: p 25940: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.242784: p 25941: a 0x60: wr reg 0x6e (A) : 
    33.243003: p 25942: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.243648: p 25943: a 0x60: wr reg 0x6e (A) : 
    33.244043: p 25944: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.244692: p 25945: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.245415: p 25952: a 0x60: wr reg 0x70 (A) : 
    33.245632: p 25953: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.264533: p 25954: a 0x68: wr reg 0x34 (A) : 
    33.264752: p 25955: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.265293: p 25956: a 0x60: wr reg 0x6e (A) : 
    33.265511: p 25957: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.266156: p 25958: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.266790: p 25959: a 0x60: wr reg 0x6e (A) : 
    33.267009: p 25960: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.267651: p 25961: a 0x60: wr reg 0x6e (A) : 
    33.268043: p 25968: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.268694: p 25969: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.269419: p 25970: a 0x60: wr reg 0x70 (A) : 
    33.269636: p 25971: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.270201: p 25972: a 0x68: wr reg 0x34 (A) : 
    33.270418: p 25973: a 0x69: rd              : 0x00 
Interrupt Status
    33.274420: p 25974: a 0x60: wr reg 0x70 (A) : 
    33.274638: p 25975: a 0x61: rd              : 0x00 
Deep Color Status
    33.275716: p 25976: a 0x60: wr reg 0x61 (A) : 
    33.276056: p 25977: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.284520: p 25984: a 0x68: wr reg 0x34 (A) : 
    33.284737: p 25985: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.285277: p 25986: a 0x60: wr reg 0x6e (A) : 
    33.285495: p 25987: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.286139: p 25988: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.286777: p 25989: a 0x60: wr reg 0x6e (A) : 
    33.286994: p 25990: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.287639: p 25991: a 0x60: wr reg 0x6e (A) : 
    33.288041: p 25992: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.288690: p 25993: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.289417: p 26000: a 0x60: wr reg 0x70 (A) : 
    33.289634: p 26001: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.290199: p 26002: a 0x68: wr reg 0x34 (A) : 
    33.290416: p 26003: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.300522: p 26004: a 0x68: wr reg 0x34 (A) : 
    33.300739: p 26005: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.301282: p 26006: a 0x60: wr reg 0x6e (A) : 
    33.301499: p 26007: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.302144: p 26008: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.302781: p 26009: a 0x60: wr reg 0x6e (A) : 
    33.302999: p 26112: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.303643: p 26113: a 0x60: wr reg 0x6e (A) : 
    33.304040: p 26114: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.304690: p 26115: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.305411: p 26116: a 0x60: wr reg 0x70 (A) : 
    33.305629: p 26117: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.324531: p 26118: a 0x68: wr reg 0x34 (A) : 
    33.324750: p 26119: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.325294: p 26120: a 0x60: wr reg 0x6e (A) : 
    33.325511: p 26121: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.326160: p 26128: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.326799: p 26129: a 0x60: wr reg 0x6e (A) : 
    33.327017: p 26130: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.327663: p 26131: a 0x60: wr reg 0x6e (A) : 
    33.328040: p 26132: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.328690: p 26133: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.329413: p 26134: a 0x60: wr reg 0x70 (A) : 
    33.329631: p 26135: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.330712: p 26136: a 0x68: wr reg 0x34 (A) : 
    33.330931: p 26137: a 0x69: rd              : 0x00 
Interrupt Status
    33.334390: p 26144: a 0x60: wr reg 0x70 (A) : 
    33.334609: p 26145: a 0x61: rd              : 0x00 
Deep Color Status
    33.335158: p 26146: a 0x60: wr reg 0x61 (A) : 
    33.335376: p 26147: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.348517: p 26148: a 0x68: wr reg 0x34 (A) : 
    33.348735: p 26149: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.349277: p 26150: a 0x60: wr reg 0x6e (A) : 
    33.349495: p 26151: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.350139: p 26152: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.350778: p 26153: a 0x60: wr reg 0x6e (A) : 
    33.350997: p 26160: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.351641: p 26161: a 0x60: wr reg 0x6e (A) : 
    33.352039: p 26162: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.352690: p 26163: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.353412: p 26164: a 0x60: wr reg 0x70 (A) : 
    33.353631: p 26165: a 0x61: rd              : 0x00 
Interrupt Status
    33.360474: p 26166: a 0x60: wr reg 0x70 (A) : 
    33.360692: p 26167: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.376531: p 26168: a 0x68: wr reg 0x34 (A) : 
    33.376749: p 26169: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.377295: p 26176: a 0x60: wr reg 0x6e (A) : 
    33.377513: p 26177: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.378163: p 26178: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.378804: p 26179: a 0x60: wr reg 0x6e (A) : 
    33.379022: p 26180: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.379669: p 26181: a 0x60: wr reg 0x6e (A) : 
    33.380039: p 26182: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.380691: p 26183: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.381419: p 26184: a 0x60: wr reg 0x70 (A) : 
    33.381636: p 26185: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.384666: p 26192: a 0x68: wr reg 0x34 (A) : 
    33.384884: p 26193: a 0x69: rd              : 0x00 
Interrupt Status
    33.387361: p 26194: a 0x60: wr reg 0x70 (A) : 
    33.387580: p 26195: a 0x61: rd              : 0x00 
Deep Color Status
    33.388351: p 26196: a 0x60: wr reg 0x61 (A) : 
    33.388569: p 26197: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.400514: p 26198: a 0x68: wr reg 0x34 (A) : 
    33.400732: p 26199: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.401277: p 26200: a 0x60: wr reg 0x6e (A) : 
    33.401494: p 26201: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.402141: p 26208: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.402780: p 26209: a 0x60: wr reg 0x6e (A) : 
    33.402997: p 26210: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.403642: p 26211: a 0x60: wr reg 0x6e (A) : 
    33.404035: p 26212: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.404685: p 26213: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.405410: p 26214: a 0x60: wr reg 0x70 (A) : 
    33.405628: p 26215: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.420517: p 26216: a 0x68: wr reg 0x34 (A) : 
    33.420735: p 26217: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.421281: p 26224: a 0x60: wr reg 0x6e (A) : 
    33.421498: p 26225: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.422148: p 26226: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.422786: p 26227: a 0x60: wr reg 0x6e (A) : 
    33.423004: p 26228: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.423651: p 26229: a 0x60: wr reg 0x6e (A) : 
    33.424034: p 26230: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.424686: p 26231: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.425408: p 26232: a 0x60: wr reg 0x70 (A) : 
    33.425626: p 26233: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.444527: p 26240: a 0x68: wr reg 0x34 (A) : 
    33.444745: p 26241: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.445291: p 26242: a 0x60: wr reg 0x6e (A) : 
    33.445509: p 26243: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.446157: p 26244: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.446798: p 26245: a 0x60: wr reg 0x6e (A) : 
    33.447016: p 26246: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.447661: p 26247: a 0x60: wr reg 0x6e (A) : 
    33.448035: p 26248: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.448690: p 26249: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.449415: p 26256: a 0x60: wr reg 0x70 (A) : 
    33.449632: p 26257: a 0x61: rd              : 0x00 
Deep Color Status
    33.450186: p 26258: a 0x60: wr reg 0x61 (A) : 
    33.450404: p 26259: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.452590: p 26260: a 0x68: wr reg 0x34 (A) : 
    33.452807: p 26261: a 0x69: rd              : 0x00 
Interrupt Status
    33.454785: p 26262: a 0x60: wr reg 0x70 (A) : 
    33.455003: p 26263: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.468514: p 26264: a 0x68: wr reg 0x34 (A) : 
    33.468733: p 26265: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.469279: p 26368: a 0x60: wr reg 0x6e (A) : 
    33.469496: p 26369: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.470145: p 26370: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.470784: p 26371: a 0x60: wr reg 0x6e (A) : 
    33.471001: p 26372: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.471646: p 26373: a 0x60: wr reg 0x6e (A) : 
    33.472032: p 26374: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.472685: p 26375: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.473406: p 26376: a 0x60: wr reg 0x70 (A) : 
    33.473624: p 26377: a 0x61: rd              : 0x00 
Interrupt Status
    33.480474: p 26384: a 0x60: wr reg 0x70 (A) : 
    33.480691: p 26385: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.481255: p 26386: a 0x68: wr reg 0x34 (A) : 
    33.481473: p 26387: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.492545: p 26388: a 0x68: wr reg 0x34 (A) : 
    33.492762: p 26389: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.493308: p 26390: a 0x60: wr reg 0x6e (A) : 
    33.493526: p 26391: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.494174: p 26392: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.494811: p 26393: a 0x60: wr reg 0x6e (A) : 
    33.495030: p 26400: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.495676: p 26401: a 0x60: wr reg 0x6e (A) : 
    33.496032: p 26402: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.496685: p 26403: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.497411: p 26404: a 0x60: wr reg 0x70 (A) : 
    33.497630: p 26405: a 0x61: rd              : 0x00 
Interrupt Status
    33.504473: p 26406: a 0x60: wr reg 0x70 (A) : 
    33.504691: p 26407: a 0x61: rd              : 0x00 
Deep Color Status
    33.505245: p 26408: a 0x60: wr reg 0x61 (A) : 
    33.505463: p 26409: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.506546: p 26416: a 0x68: wr reg 0x34 (A) : 
    33.506765: p 26417: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.516508: p 26418: a 0x68: wr reg 0x34 (A) : 
    33.516725: p 26419: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.517269: p 26420: a 0x60: wr reg 0x6e (A) : 
    33.517488: p 26421: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.518135: p 26422: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.518773: p 26423: a 0x60: wr reg 0x6e (A) : 
    33.518991: p 26424: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.519638: p 26425: a 0x60: wr reg 0x6e (A) : 
    33.520032: p 26432: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.520686: p 26433: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.521413: p 26434: a 0x60: wr reg 0x70 (A) : 
    33.521631: p 26435: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.536512: p 26436: a 0x68: wr reg 0x34 (A) : 
    33.536730: p 26437: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.537276: p 26438: a 0x60: wr reg 0x6e (A) : 
    33.537494: p 26439: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.538142: p 26440: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.538784: p 26441: a 0x60: wr reg 0x6e (A) : 
    33.539001: p 26448: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.539650: p 26449: a 0x60: wr reg 0x6e (A) : 
    33.540028: p 26450: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.540684: p 26451: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.541412: p 26452: a 0x60: wr reg 0x70 (A) : 
    33.541629: p 26453: a 0x61: rd              : 0x00 
Interrupt Status
    33.547197: p 26454: a 0x60: wr reg 0x70 (A) : 
    33.547485: p 26455: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.548524: p 26456: a 0x68: wr reg 0x34 (A) : 
    33.548743: p 26457: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.556508: p 26464: a 0x68: wr reg 0x34 (A) : 
    33.556726: p 26465: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.557272: p 26466: a 0x60: wr reg 0x6e (A) : 
    33.557490: p 26467: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.558141: p 26468: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.558779: p 26469: a 0x60: wr reg 0x6e (A) : 
    33.558997: p 26470: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.559646: p 26471: a 0x60: wr reg 0x6e (A) : 
    33.560028: p 26472: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.560680: p 26473: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    33.561408: p 26480: a 0x60: wr reg 0x61 (A) : 
    33.561625: p 26481: a 0x61: rd              : 0x00 
Interrupt Status
    33.568463: p 26482: a 0x60: wr reg 0x70 (A) : 
    33.568680: p 26483: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.569251: p 26484: a 0x68: wr reg 0x34 (A) : 
    33.569468: p 26485: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.580508: p 26486: a 0x68: wr reg 0x34 (A) : 
    33.580725: p 26487: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.581269: p 26488: a 0x60: wr reg 0x6e (A) : 
    33.581488: p 26489: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.582132: p 26496: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.582771: p 26497: a 0x60: wr reg 0x6e (A) : 
    33.582989: p 26498: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.583633: p 26499: a 0x60: wr reg 0x6e (A) : 
    33.584027: p 26500: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.584679: p 26501: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.585401: p 26502: a 0x60: wr reg 0x70 (A) : 
    33.585619: p 26503: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.596506: p 26504: a 0x68: wr reg 0x34 (A) : 
    33.596724: p 26505: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.597268: p 26512: a 0x60: wr reg 0x6e (A) : 
    33.597486: p 26513: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.598131: p 26514: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.598771: p 26515: a 0x60: wr reg 0x6e (A) : 
    33.598990: p 26516: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.599634: p 26517: a 0x60: wr reg 0x6e (A) : 
    33.600026: p 26518: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.600677: p 26519: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.601399: p 26520: a 0x60: wr reg 0x70 (A) : 
    33.601618: p 26521: a 0x61: rd              : 0x00 
Interrupt Status
    33.608535: p 26624: a 0x60: wr reg 0x70 (A) : 
    33.608753: p 26625: a 0x61: rd              : 0x00 
<Unknown>
    33.609317: p 26626: a 0x68: wr reg 0x7f (A) : 0x83 
Interrupt Status 3
    33.609949: p 26627: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    33.610599: p 26628: a 0x68: wr reg 0x34 (A) : 
    33.610816: p 26629: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.616534: p 26630: a 0x68: wr reg 0x34 (A) : 
    33.616751: p 26631: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.617294: p 26632: a 0x60: wr reg 0x6e (A) : 
    33.617511: p 26633: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.618155: p 26640: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.618791: p 26641: a 0x60: wr reg 0x6e (A) : 
    33.619009: p 26642: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.619652: p 26643: a 0x60: wr reg 0x6e (A) : 
    33.620025: p 26644: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.620677: p 26645: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.621899: p 26646: a 0x60: wr reg 0x70 (A) : 
    33.622117: p 26647: a 0x61: rd              : 0x00 
Deep Color Status
    33.622667: p 26648: a 0x60: wr reg 0x61 (A) : 
    33.622884: p 26649: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.628504: p 26656: a 0x68: wr reg 0x34 (A) : 
    33.628723: p 26657: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.636506: p 26658: a 0x68: wr reg 0x34 (A) : 
    33.636724: p 26659: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.637270: p 26660: a 0x60: wr reg 0x6e (A) : 
    33.637487: p 26661: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.638134: p 26662: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.638773: p 26663: a 0x60: wr reg 0x6e (A) : 
    33.638991: p 26664: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.639635: p 26665: a 0x60: wr reg 0x6e (A) : 
    33.640023: p 26672: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.640676: p 26673: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.641399: p 26674: a 0x60: wr reg 0x70 (A) : 
    33.641617: p 26675: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.652504: p 26676: a 0x68: wr reg 0x34 (A) : 
    33.652722: p 26677: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.653266: p 26678: a 0x60: wr reg 0x6e (A) : 
    33.653484: p 26679: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.654131: p 26680: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.654770: p 26681: a 0x60: wr reg 0x6e (A) : 
    33.654987: p 26688: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.655632: p 26689: a 0x60: wr reg 0x6e (A) : 
    33.656024: p 26690: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.656677: p 26691: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.657398: p 26692: a 0x60: wr reg 0x70 (A) : 
    33.657615: p 26693: a 0x61: rd              : 0x00 
Interrupt Status
    33.663111: p 26694: a 0x60: wr reg 0x70 (A) : 
    33.663403: p 26695: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.664433: p 26696: a 0x68: wr reg 0x34 (A) : 
    33.664651: p 26697: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.672504: p 26704: a 0x68: wr reg 0x34 (A) : 
    33.672722: p 26705: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.673266: p 26706: a 0x60: wr reg 0x6e (A) : 
    33.673484: p 26707: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.674130: p 26708: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.674769: p 26709: a 0x60: wr reg 0x6e (A) : 
    33.674988: p 26710: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.675632: p 26711: a 0x60: wr reg 0x6e (A) : 
    33.676022: p 26712: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.676673: p 26713: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.677396: p 26720: a 0x60: wr reg 0x70 (A) : 
    33.677613: p 26721: a 0x61: rd              : 0x00 
Deep Color Status
    33.678165: p 26722: a 0x60: wr reg 0x61 (A) : 
    33.678383: p 26723: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.692507: p 26724: a 0x68: wr reg 0x34 (A) : 
    33.692724: p 26725: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.693268: p 26726: a 0x60: wr reg 0x6e (A) : 
    33.693486: p 26727: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.694133: p 26728: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.694769: p 26729: a 0x60: wr reg 0x6e (A) : 
    33.694988: p 26736: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.695634: p 26737: a 0x60: wr reg 0x6e (A) : 
    33.696022: p 26738: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.696675: p 26739: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.697401: p 26740: a 0x60: wr reg 0x70 (A) : 
    33.697620: p 26741: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.698188: p 26742: a 0x68: wr reg 0x34 (A) : 
    33.698405: p 26743: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.708506: p 26744: a 0x68: wr reg 0x34 (A) : 
    33.708725: p 26745: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.709271: p 26752: a 0x60: wr reg 0x6e (A) : 
    33.709488: p 26753: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.710135: p 26754: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.710774: p 26755: a 0x60: wr reg 0x6e (A) : 
    33.710992: p 26756: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.711641: p 26757: a 0x60: wr reg 0x6e (A) : 
    33.712023: p 26758: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.712675: p 26759: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.713398: p 26760: a 0x60: wr reg 0x70 (A) : 
    33.713616: p 26761: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.736511: p 26768: a 0x68: wr reg 0x34 (A) : 
    33.736728: p 26769: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.737273: p 26770: a 0x60: wr reg 0x6e (A) : 
    33.737490: p 26771: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.738137: p 26772: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.738778: p 26773: a 0x60: wr reg 0x6e (A) : 
    33.738996: p 26774: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.739641: p 26775: a 0x60: wr reg 0x6e (A) : 
    33.740020: p 26776: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.740671: p 26777: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.741396: p 26880: a 0x60: wr reg 0x70 (A) : 
    33.741614: p 26881: a 0x61: rd              : 0x00 
Deep Color Status
    33.742165: p 26882: a 0x60: wr reg 0x61 (A) : 
    33.742384: p 26883: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.743471: p 26884: a 0x68: wr reg 0x34 (A) : 
    33.743690: p 26885: a 0x69: rd              : 0x00 
Interrupt Status
    33.746631: p 26886: a 0x60: wr reg 0x70 (A) : 
    33.746849: p 26887: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.756504: p 26888: a 0x68: wr reg 0x34 (A) : 
    33.756723: p 26889: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.757268: p 26896: a 0x60: wr reg 0x6e (A) : 
    33.757486: p 26897: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.758133: p 26898: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.758772: p 26899: a 0x60: wr reg 0x6e (A) : 
    33.758989: p 26900: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.759634: p 26901: a 0x60: wr reg 0x6e (A) : 
    33.760020: p 26902: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.760673: p 26903: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.761398: p 26904: a 0x60: wr reg 0x70 (A) : 
    33.761615: p 26905: a 0x61: rd              : 0x00 
Interrupt Status
    33.768461: p 26912: a 0x60: wr reg 0x70 (A) : 
    33.768679: p 26913: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.769247: p 26914: a 0x68: wr reg 0x34 (A) : 
    33.769464: p 26915: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.784510: p 26916: a 0x68: wr reg 0x34 (A) : 
    33.784728: p 26917: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.785275: p 26918: a 0x60: wr reg 0x6e (A) : 
    33.785494: p 26919: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.786144: p 26920: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.786783: p 26921: a 0x60: wr reg 0x6e (A) : 
    33.787001: p 26928: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.787647: p 26929: a 0x60: wr reg 0x6e (A) : 
    33.788018: p 26930: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.788671: p 26931: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.789397: p 26932: a 0x60: wr reg 0x70 (A) : 
    33.789615: p 26933: a 0x61: rd              : 0x00 
Interrupt Status
    33.796456: p 26934: a 0x60: wr reg 0x70 (A) : 
    33.796675: p 26935: a 0x61: rd              : 0x00 
Deep Color Status
    33.797229: p 26936: a 0x60: wr reg 0x61 (A) : 
    33.797446: p 26937: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.800534: p 26944: a 0x68: wr reg 0x34 (A) : 
    33.800752: p 26945: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.801298: p 26946: a 0x60: wr reg 0x6e (A) : 
    33.801516: p 26947: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.802165: p 26948: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.802805: p 26949: a 0x60: wr reg 0x6e (A) : 
    33.803023: p 26950: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.803672: p 26951: a 0x60: wr reg 0x6e (A) : 
    33.804037: p 26952: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.804766: p 26953: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    33.805509: p 26960: a 0x68: wr reg 0x34 (A) : 
    33.805727: p 26961: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.816496: p 26962: a 0x68: wr reg 0x34 (A) : 
    33.816715: p 26963: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.817256: p 26964: a 0x60: wr reg 0x6e (A) : 
    33.817474: p 26965: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.818117: p 26966: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.818751: p 26967: a 0x60: wr reg 0x6e (A) : 
    33.818970: p 26968: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.819615: p 26969: a 0x60: wr reg 0x6e (A) : 
    33.820014: p 26976: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.820663: p 26977: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.821384: p 26978: a 0x60: wr reg 0x70 (A) : 
    33.821601: p 26979: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.832497: p 26980: a 0x68: wr reg 0x34 (A) : 
    33.832715: p 26981: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.833261: p 26982: a 0x60: wr reg 0x6e (A) : 
    33.833478: p 26983: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.834125: p 26984: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.834762: p 26985: a 0x60: wr reg 0x6e (A) : 
    33.834980: p 26992: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.835627: p 26993: a 0x60: wr reg 0x6e (A) : 
    33.836015: p 26994: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.836667: p 26995: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.837392: p 26996: a 0x60: wr reg 0x70 (A) : 
    33.837610: p 26997: a 0x61: rd              : 0x00 
Interrupt Status
    33.842324: p 26998: a 0x60: wr reg 0x70 (A) : 
    33.842614: p 26999: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.843190: p 27000: a 0x68: wr reg 0x34 (A) : 
    33.843407: p 27001: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.852495: p 27008: a 0x68: wr reg 0x34 (A) : 
    33.852713: p 27009: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.853255: p 27010: a 0x60: wr reg 0x6e (A) : 
    33.853473: p 27011: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    33.854121: p 27012: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.854758: p 27013: a 0x60: wr reg 0x6e (A) : 
    33.854976: p 27014: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.855621: p 27015: a 0x60: wr reg 0x6e (A) : 
    33.856015: p 27016: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.856665: p 27017: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.857390: p 27024: a 0x60: wr reg 0x70 (A) : 
    33.857608: p 27025: a 0x61: rd              : 0x00 
Deep Color Status
    33.859616: p 27026: a 0x60: wr reg 0x61 (A) : 
    33.860016: p 27027: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.868491: p 27028: a 0x68: wr reg 0x34 (A) : 
    33.868709: p 27029: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.869255: p 27030: a 0x60: wr reg 0x6e (A) : 
    33.869473: p 27031: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.870120: p 27032: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.870759: p 27033: a 0x60: wr reg 0x6e (A) : 
    33.870976: p 28672: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    33.871623: p 28673: a 0x60: wr reg 0x6e (A) : 
    33.872013: p 28674: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.872664: p 28675: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.873388: p 28676: a 0x60: wr reg 0x70 (A) : 
    33.873607: p 28677: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.874175: p 28678: a 0x68: wr reg 0x34 (A) : 
    33.874392: p 28679: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.888495: p 28680: a 0x68: wr reg 0x34 (A) : 
    33.888714: p 28681: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.889257: p 28688: a 0x60: wr reg 0x6e (A) : 
    33.889475: p 28689: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.890122: p 28690: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.890758: p 28691: a 0x60: wr reg 0x6e (A) : 
    33.890977: p 28692: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.891624: p 28693: a 0x60: wr reg 0x6e (A) : 
    33.892011: p 28694: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.892662: p 28695: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.893389: p 28696: a 0x60: wr reg 0x70 (A) : 
    33.893606: p 28697: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.912507: p 28704: a 0x68: wr reg 0x34 (A) : 
    33.912726: p 28705: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.913272: p 28706: a 0x60: wr reg 0x6e (A) : 
    33.913489: p 28707: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.914140: p 28708: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.914780: p 28709: a 0x60: wr reg 0x6e (A) : 
    33.914999: p 28710: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.915645: p 28711: a 0x60: wr reg 0x6e (A) : 
    33.916012: p 28712: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.916664: p 28713: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.917391: p 28720: a 0x60: wr reg 0x70 (A) : 
    33.917609: p 28721: a 0x61: rd              : 0x00 
Deep Color Status
    33.918163: p 28722: a 0x60: wr reg 0x61 (A) : 
    33.918380: p 28723: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.920619: p 28724: a 0x68: wr reg 0x34 (A) : 
    33.920836: p 28725: a 0x69: rd              : 0x00 
Interrupt Status
    33.923622: p 28726: a 0x60: wr reg 0x70 (A) : 
    33.924014: p 28727: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.932491: p 28728: a 0x68: wr reg 0x34 (A) : 
    33.932709: p 28729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.933253: p 28736: a 0x60: wr reg 0x6e (A) : 
    33.933469: p 28737: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.934115: p 28738: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.934756: p 28739: a 0x60: wr reg 0x6e (A) : 
    33.934975: p 28740: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.935621: p 28741: a 0x60: wr reg 0x6e (A) : 
    33.936011: p 28742: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.936664: p 28743: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.944450: p 28744: a 0x60: wr reg 0x70 (A) : 
    33.944668: p 28745: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.945238: p 28752: a 0x68: wr reg 0x34 (A) : 
    33.945456: p 28753: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.960501: p 28754: a 0x68: wr reg 0x34 (A) : 
    33.960719: p 28755: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.961265: p 28756: a 0x60: wr reg 0x6e (A) : 
    33.961483: p 28757: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.962131: p 28758: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.962770: p 28759: a 0x60: wr reg 0x6e (A) : 
    33.962988: p 28760: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.963633: p 28761: a 0x60: wr reg 0x6e (A) : 
    33.964008: p 28768: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    33.964664: p 28769: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.965389: p 28770: a 0x60: wr reg 0x70 (A) : 
    33.965606: p 28771: a 0x61: rd              : 0x00 
Interrupt Status
    33.972443: p 28772: a 0x60: wr reg 0x70 (A) : 
    33.972662: p 28773: a 0x61: rd              : 0x00 
Deep Color Status
    33.973216: p 28774: a 0x60: wr reg 0x61 (A) : 
    33.973433: p 28775: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    33.975337: p 28776: a 0x68: wr reg 0x34 (A) : 
    33.975555: p 28777: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    33.980513: p 28784: a 0x68: wr reg 0x34 (A) : 
    33.980730: p 28785: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    33.981276: p 28786: a 0x60: wr reg 0x6e (A) : 
    33.981494: p 28787: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    33.982141: p 28788: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    33.982780: p 28789: a 0x60: wr reg 0x6e (A) : 
    33.982998: p 28790: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    33.983644: p 28791: a 0x60: wr reg 0x6e (A) : 
    33.984052: p 28792: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    33.984709: p 28793: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    33.992446: p 28800: a 0x60: wr reg 0x70 (A) : 
    33.992663: p 28801: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.000487: p 28802: a 0x68: wr reg 0x34 (A) : 
    34.000705: p 28803: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.001251: p 28804: a 0x60: wr reg 0x6e (A) : 
    34.001469: p 28805: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.002116: p 28806: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.002754: p 28807: a 0x60: wr reg 0x6e (A) : 
    34.002972: p 28808: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.003617: p 28809: a 0x60: wr reg 0x6e (A) : 
    34.003993: p 28816: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.004646: p 28817: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.005383: p 28818: a 0x68: wr reg 0x34 (A) : 
    34.005600: p 28819: a 0x69: rd              : 0x00 
Interrupt Status
    34.010328: p 28820: a 0x60: wr reg 0x70 (A) : 
    34.010616: p 28821: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.016509: p 28822: a 0x68: wr reg 0x34 (A) : 
    34.016728: p 28823: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.017273: p 28824: a 0x60: wr reg 0x6e (A) : 
    34.017491: p 28825: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.018140: p 28928: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.018779: p 28929: a 0x60: wr reg 0x6e (A) : 
    34.018997: p 28930: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.019641: p 28931: a 0x60: wr reg 0x6e (A) : 
    34.020007: p 28932: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.020660: p 28933: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.032486: p 28934: a 0x68: wr reg 0x34 (A) : 
    34.032704: p 28935: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.033248: p 28936: a 0x60: wr reg 0x6e (A) : 
    34.033465: p 28937: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.034112: p 28944: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.034751: p 28945: a 0x60: wr reg 0x6e (A) : 
    34.034969: p 28946: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.035614: p 28947: a 0x60: wr reg 0x6e (A) : 
    34.036004: p 28948: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.036654: p 28949: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.037377: p 28950: a 0x60: wr reg 0x70 (A) : 
    34.037595: p 28951: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.038161: p 28952: a 0x68: wr reg 0x34 (A) : 
    34.038379: p 28953: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.052482: p 28960: a 0x68: wr reg 0x34 (A) : 
    34.052700: p 28961: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.053244: p 28962: a 0x60: wr reg 0x6e (A) : 
    34.053462: p 28963: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.054108: p 28964: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.054746: p 28965: a 0x60: wr reg 0x6e (A) : 
    34.054963: p 28966: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.055608: p 28967: a 0x60: wr reg 0x6e (A) : 
    34.056004: p 28968: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.056657: p 28969: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.057380: p 28976: a 0x60: wr reg 0x70 (A) : 
    34.057597: p 28977: a 0x61: rd              : 0x00 
Interrupt Status
    34.064303: p 28978: a 0x60: wr reg 0x70 (A) : 
    34.064593: p 28979: a 0x61: rd              : 0x00 
Deep Color Status
    34.065154: p 28980: a 0x60: wr reg 0x61 (A) : 
    34.065373: p 28981: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.066459: p 28982: a 0x68: wr reg 0x34 (A) : 
    34.066676: p 28983: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.072504: p 28984: a 0x68: wr reg 0x34 (A) : 
    34.072722: p 28985: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.073265: p 28992: a 0x60: wr reg 0x6e (A) : 
    34.073484: p 28993: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.074132: p 28994: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.074771: p 28995: a 0x60: wr reg 0x6e (A) : 
    34.074989: p 28996: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.075636: p 28997: a 0x60: wr reg 0x6e (A) : 
    34.076001: p 28998: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.076653: p 28999: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.084443: p 29000: a 0x60: wr reg 0x70 (A) : 
    34.084660: p 29001: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.092483: p 29008: a 0x68: wr reg 0x34 (A) : 
    34.092700: p 29009: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.093246: p 29010: a 0x60: wr reg 0x6e (A) : 
    34.093464: p 29011: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.094113: p 29012: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.094752: p 29013: a 0x60: wr reg 0x6e (A) : 
    34.094969: p 29014: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.095616: p 29015: a 0x60: wr reg 0x6e (A) : 
    34.096002: p 29016: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.096655: p 29017: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.097394: p 29024: a 0x68: wr reg 0x34 (A) : 
    34.097611: p 29025: a 0x69: rd              : 0x00 
Interrupt Status
    34.099485: p 29026: a 0x60: wr reg 0x70 (A) : 
    34.099889: p 29027: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.108483: p 29028: a 0x68: wr reg 0x34 (A) : 
    34.108700: p 29029: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.109246: p 29030: a 0x60: wr reg 0x6e (A) : 
    34.109464: p 29031: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.110111: p 29032: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.110748: p 29033: a 0x60: wr reg 0x6e (A) : 
    34.110965: p 29040: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.111612: p 29041: a 0x60: wr reg 0x6e (A) : 
    34.112003: p 29042: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.112655: p 29043: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.124511: p 29044: a 0x68: wr reg 0x34 (A) : 
    34.124729: p 29045: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.125275: p 29046: a 0x60: wr reg 0x6e (A) : 
    34.125493: p 29047: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.126142: p 29048: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.126779: p 29049: a 0x60: wr reg 0x6e (A) : 
    34.126996: p 29056: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.127641: p 29057: a 0x60: wr reg 0x6e (A) : 
    34.128003: p 29058: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.128654: p 29059: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.129379: p 29060: a 0x60: wr reg 0x70 (A) : 
    34.129596: p 29061: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.130162: p 29062: a 0x68: wr reg 0x34 (A) : 
    34.130380: p 29063: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.144481: p 29064: a 0x68: wr reg 0x34 (A) : 
    34.144700: p 29065: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.145245: p 29072: a 0x60: wr reg 0x6e (A) : 
    34.145463: p 29073: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.146112: p 29074: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.146751: p 29075: a 0x60: wr reg 0x6e (A) : 
    34.146968: p 29076: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.147613: p 29077: a 0x60: wr reg 0x6e (A) : 
    34.148001: p 29078: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.148654: p 29079: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.149380: p 29080: a 0x60: wr reg 0x70 (A) : 
    34.149599: p 29081: a 0x61: rd              : 0x00 
Deep Color Status
    34.151603: p 29184: a 0x60: wr reg 0x61 (A) : 
    34.152003: p 29185: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.153902: p 29186: a 0x68: wr reg 0x34 (A) : 
    34.154120: p 29187: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.160482: p 29188: a 0x68: wr reg 0x34 (A) : 
    34.160699: p 29189: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.161243: p 29190: a 0x60: wr reg 0x6e (A) : 
    34.161461: p 29191: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.162106: p 29192: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.162740: p 29193: a 0x60: wr reg 0x6e (A) : 
    34.162959: p 29200: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.163601: p 29201: a 0x60: wr reg 0x6e (A) : 
    34.164001: p 29202: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.164652: p 29203: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.165375: p 29204: a 0x60: wr reg 0x70 (A) : 
    34.165593: p 29205: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.184488: p 29206: a 0x68: wr reg 0x34 (A) : 
    34.184705: p 29207: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.185249: p 29208: a 0x60: wr reg 0x6e (A) : 
    34.185468: p 29209: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.186114: p 29216: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.186749: p 29217: a 0x60: wr reg 0x6e (A) : 
    34.186967: p 29218: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.187612: p 29219: a 0x60: wr reg 0x6e (A) : 
    34.187998: p 29220: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.188650: p 29221: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.189377: p 29222: a 0x60: wr reg 0x70 (A) : 
    34.189595: p 29223: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.192645: p 29224: a 0x68: wr reg 0x34 (A) : 
    34.192862: p 29225: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.200476: p 29232: a 0x68: wr reg 0x34 (A) : 
    34.200694: p 29233: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.201238: p 29234: a 0x60: wr reg 0x6e (A) : 
    34.201456: p 29235: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.202103: p 29236: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.202741: p 29237: a 0x60: wr reg 0x6e (A) : 
    34.202959: p 29238: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.203608: p 29239: a 0x60: wr reg 0x6e (A) : 
    34.203997: p 29240: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.204648: p 29241: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.205374: p 29248: a 0x60: wr reg 0x70 (A) : 
    34.205591: p 29249: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.220470: p 29250: a 0x68: wr reg 0x34 (A) : 
    34.220688: p 29251: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.221232: p 29252: a 0x60: wr reg 0x6e (A) : 
    34.221450: p 29253: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.222097: p 29254: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.222738: p 29255: a 0x60: wr reg 0x6e (A) : 
    34.222955: p 29256: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.223602: p 29257: a 0x60: wr reg 0x6e (A) : 
    34.223996: p 29264: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.224647: p 29265: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.225369: p 29266: a 0x60: wr reg 0x70 (A) : 
    34.225588: p 29267: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.226152: p 29268: a 0x68: wr reg 0x34 (A) : 
    34.226369: p 29269: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.240507: p 29270: a 0x68: wr reg 0x34 (A) : 
    34.240724: p 29271: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.241270: p 29272: a 0x60: wr reg 0x6e (A) : 
    34.241488: p 29273: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.242137: p 29280: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.242776: p 29281: a 0x60: wr reg 0x6e (A) : 
    34.242992: p 29282: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.243637: p 29283: a 0x60: wr reg 0x6e (A) : 
    34.243998: p 29284: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.244649: p 29285: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.245373: p 29286: a 0x60: wr reg 0x70 (A) : 
    34.245592: p 29287: a 0x61: rd              : 0x00 
Deep Color Status
    34.247597: p 29288: a 0x60: wr reg 0x61 (A) : 
    34.247999: p 29289: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.249891: p 29296: a 0x68: wr reg 0x34 (A) : 
    34.250109: p 29297: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.256496: p 29298: a 0x68: wr reg 0x34 (A) : 
    34.256715: p 29299: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.257255: p 29300: a 0x60: wr reg 0x6e (A) : 
    34.257472: p 29301: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.258121: p 29302: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.258756: p 29303: a 0x60: wr reg 0x6e (A) : 
    34.258974: p 29304: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.259619: p 29305: a 0x60: wr reg 0x6e (A) : 
    34.259994: p 29312: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.260647: p 29313: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.261370: p 29314: a 0x60: wr reg 0x70 (A) : 
    34.261587: p 29315: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.276469: p 29316: a 0x68: wr reg 0x34 (A) : 
    34.276687: p 29317: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.277228: p 29318: a 0x60: wr reg 0x6e (A) : 
    34.277447: p 29319: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.278095: p 29320: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.278732: p 29321: a 0x60: wr reg 0x6e (A) : 
    34.278950: p 29328: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.279592: p 29329: a 0x60: wr reg 0x6e (A) : 
    34.279992: p 29330: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.280645: p 29331: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.281370: p 29332: a 0x60: wr reg 0x70 (A) : 
    34.281588: p 29333: a 0x61: rd              : 0x00 
Interrupt Status
    34.287084: p 29334: a 0x60: wr reg 0x70 (A) : 
    34.287365: p 29335: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.288399: p 29336: a 0x68: wr reg 0x34 (A) : 
    34.288618: p 29337: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.296471: p 29440: a 0x68: wr reg 0x34 (A) : 
    34.296689: p 29441: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.297230: p 29442: a 0x60: wr reg 0x6e (A) : 
    34.297449: p 29443: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.298095: p 29444: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.298732: p 29445: a 0x60: wr reg 0x6e (A) : 
    34.298950: p 29446: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.299594: p 29447: a 0x60: wr reg 0x6e (A) : 
    34.299990: p 29448: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.300641: p 29449: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.301360: p 29456: a 0x60: wr reg 0x70 (A) : 
    34.301578: p 29457: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.316469: p 29458: a 0x68: wr reg 0x34 (A) : 
    34.316687: p 29459: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.317229: p 29460: a 0x60: wr reg 0x6e (A) : 
    34.317447: p 29461: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.318092: p 29462: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.318728: p 29463: a 0x60: wr reg 0x6e (A) : 
    34.318946: p 29464: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.319589: p 29465: a 0x60: wr reg 0x6e (A) : 
    34.319993: p 29472: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.320642: p 29473: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.321367: p 29474: a 0x60: wr reg 0x70 (A) : 
    34.321585: p 29475: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.322148: p 29476: a 0x68: wr reg 0x34 (A) : 
    34.322366: p 29477: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.332470: p 29478: a 0x68: wr reg 0x34 (A) : 
    34.332687: p 29479: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.333227: p 29480: a 0x60: wr reg 0x6e (A) : 
    34.333445: p 29481: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.334090: p 29488: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.334725: p 29489: a 0x60: wr reg 0x6e (A) : 
    34.334942: p 29490: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.335586: p 29491: a 0x60: wr reg 0x6e (A) : 
    34.335991: p 29492: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.336642: p 29493: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.337367: p 29494: a 0x60: wr reg 0x70 (A) : 
    34.337584: p 29495: a 0x61: rd              : 0x00 
Interrupt Status
    34.344292: p 29496: a 0x60: wr reg 0x70 (A) : 
    34.344580: p 29497: a 0x61: rd              : 0x00 
Deep Color Status
    34.345142: p 29504: a 0x60: wr reg 0x61 (A) : 
    34.345360: p 29505: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.347380: p 29506: a 0x68: wr reg 0x34 (A) : 
    34.347597: p 29507: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.352499: p 29508: a 0x68: wr reg 0x34 (A) : 
    34.352717: p 29509: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.353257: p 29510: a 0x60: wr reg 0x6e (A) : 
    34.353475: p 29511: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.354120: p 29512: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.354759: p 29513: a 0x60: wr reg 0x6e (A) : 
    34.354976: p 29520: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.355619: p 29521: a 0x60: wr reg 0x6e (A) : 
    34.355989: p 29522: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.356639: p 29523: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.364426: p 29524: a 0x60: wr reg 0x70 (A) : 
    34.364644: p 29525: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.372467: p 29526: a 0x68: wr reg 0x34 (A) : 
    34.372686: p 29527: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.373225: p 29528: a 0x60: wr reg 0x6e (A) : 
    34.373443: p 29529: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.374088: p 29536: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.374724: p 29537: a 0x60: wr reg 0x6e (A) : 
    34.374943: p 29538: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.375588: p 29539: a 0x60: wr reg 0x6e (A) : 
    34.375989: p 29540: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.376640: p 29541: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.377375: p 29542: a 0x68: wr reg 0x34 (A) : 
    34.377592: p 29543: a 0x69: rd              : 0x00 
Interrupt Status
    34.379457: p 29544: a 0x60: wr reg 0x70 (A) : 
    34.379675: p 29545: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.388466: p 29552: a 0x68: wr reg 0x34 (A) : 
    34.388683: p 29553: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.389226: p 29554: a 0x60: wr reg 0x6e (A) : 
    34.389443: p 29555: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.390088: p 29556: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.390723: p 29557: a 0x60: wr reg 0x6e (A) : 
    34.390941: p 29558: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.391584: p 29559: a 0x60: wr reg 0x6e (A) : 
    34.391987: p 29560: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.392638: p 29561: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.404494: p 29568: a 0x68: wr reg 0x34 (A) : 
    34.404713: p 29569: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.405259: p 29570: a 0x60: wr reg 0x6e (A) : 
    34.405476: p 29571: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.406127: p 29572: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.406764: p 29573: a 0x60: wr reg 0x6e (A) : 
    34.406982: p 29574: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.407631: p 29575: a 0x60: wr reg 0x6e (A) : 
    34.407989: p 29576: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.408643: p 29577: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.409372: p 29584: a 0x60: wr reg 0x70 (A) : 
    34.409590: p 29585: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.410157: p 29586: a 0x68: wr reg 0x34 (A) : 
    34.410376: p 29587: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.420467: p 29588: a 0x68: wr reg 0x34 (A) : 
    34.420685: p 29589: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.421228: p 29590: a 0x60: wr reg 0x6e (A) : 
    34.421447: p 29591: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.422092: p 29592: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.422730: p 29593: a 0x60: wr reg 0x6e (A) : 
    34.422948: p 29696: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.423595: p 29697: a 0x60: wr reg 0x6e (A) : 
    34.423986: p 29698: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.424638: p 29699: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.425362: p 29700: a 0x60: wr reg 0x70 (A) : 
    34.425580: p 29701: a 0x61: rd              : 0x00 
Deep Color Status
    34.427576: p 29702: a 0x60: wr reg 0x61 (A) : 
    34.427988: p 29703: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.429893: p 29704: a 0x68: wr reg 0x34 (A) : 
    34.430112: p 29705: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.436467: p 29712: a 0x68: wr reg 0x34 (A) : 
    34.436685: p 29713: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.437231: p 29714: a 0x60: wr reg 0x6e (A) : 
    34.437447: p 29715: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.438096: p 29716: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.438736: p 29717: a 0x60: wr reg 0x6e (A) : 
    34.438954: p 29718: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.439601: p 29719: a 0x60: wr reg 0x6e (A) : 
    34.439987: p 29720: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.440640: p 29721: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.441362: p 29728: a 0x60: wr reg 0x70 (A) : 
    34.441580: p 29729: a 0x61: rd              : 0x00 
Interrupt Status
    34.448425: p 29730: a 0x60: wr reg 0x70 (A) : 
    34.448644: p 29731: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.460489: p 29732: a 0x68: wr reg 0x34 (A) : 
    34.460707: p 29733: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.461250: p 29734: a 0x60: wr reg 0x6e (A) : 
    34.461469: p 29735: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.462117: p 29736: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.462756: p 29737: a 0x60: wr reg 0x6e (A) : 
    34.462972: p 29744: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.463617: p 29745: a 0x60: wr reg 0x6e (A) : 
    34.463986: p 29746: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.464639: p 29747: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.465366: p 29748: a 0x60: wr reg 0x70 (A) : 
    34.465584: p 29749: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.466154: p 29750: a 0x68: wr reg 0x34 (A) : 
    34.466372: p 29751: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.476464: p 29752: a 0x68: wr reg 0x34 (A) : 
    34.476681: p 29753: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.477225: p 29760: a 0x60: wr reg 0x6e (A) : 
    34.477443: p 29761: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.478090: p 29762: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.478730: p 29763: a 0x60: wr reg 0x6e (A) : 
    34.478949: p 29764: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.479595: p 29765: a 0x60: wr reg 0x6e (A) : 
    34.479983: p 29766: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.480636: p 29767: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.481361: p 29768: a 0x60: wr reg 0x70 (A) : 
    34.481578: p 29769: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.492464: p 29776: a 0x68: wr reg 0x34 (A) : 
    34.492682: p 29777: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.493229: p 29778: a 0x60: wr reg 0x6e (A) : 
    34.493448: p 29779: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.494094: p 29780: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.494735: p 29781: a 0x60: wr reg 0x6e (A) : 
    34.494953: p 29782: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.495599: p 29783: a 0x60: wr reg 0x6e (A) : 
    34.495984: p 29784: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.496637: p 29785: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.497359: p 29792: a 0x60: wr reg 0x70 (A) : 
    34.497577: p 29793: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.498141: p 29794: a 0x68: wr reg 0x34 (A) : 
    34.498359: p 29795: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.508458: p 29796: a 0x68: wr reg 0x34 (A) : 
    34.508676: p 29797: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.509218: p 29798: a 0x60: wr reg 0x6e (A) : 
    34.509436: p 29799: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.510081: p 29800: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.510717: p 29801: a 0x60: wr reg 0x6e (A) : 
    34.510935: p 29808: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.511580: p 29809: a 0x60: wr reg 0x6e (A) : 
    34.511982: p 29810: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.512633: p 29811: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.513359: p 29812: a 0x60: wr reg 0x70 (A) : 
    34.513577: p 29813: a 0x61: rd              : 0x00 
Interrupt Status
    34.518313: p 29814: a 0x60: wr reg 0x70 (A) : 
    34.518599: p 29815: a 0x61: rd              : 0x00 
Deep Color Status
    34.519163: p 29816: a 0x60: wr reg 0x61 (A) : 
    34.519380: p 29817: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.521791: p 29824: a 0x68: wr reg 0x34 (A) : 
    34.522008: p 29825: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.532460: p 29826: a 0x68: wr reg 0x34 (A) : 
    34.532677: p 29827: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.533222: p 29828: a 0x60: wr reg 0x6e (A) : 
    34.533440: p 29829: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.534088: p 29830: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.534727: p 29831: a 0x60: wr reg 0x6e (A) : 
    34.534945: p 29832: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.535593: p 29833: a 0x60: wr reg 0x6e (A) : 
    34.535981: p 29840: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.536634: p 29841: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.537357: p 29842: a 0x60: wr reg 0x70 (A) : 
    34.537575: p 29843: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.552466: p 29844: a 0x68: wr reg 0x34 (A) : 
    34.552684: p 29845: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.553227: p 29846: a 0x60: wr reg 0x6e (A) : 
    34.553446: p 29847: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.554093: p 29848: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.554731: p 29849: a 0x60: wr reg 0x6e (A) : 
    34.554949: p 29952: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.555596: p 29953: a 0x60: wr reg 0x6e (A) : 
    34.555979: p 29954: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.556632: p 29955: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.557357: p 29956: a 0x60: wr reg 0x70 (A) : 
    34.557575: p 29957: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.561537: p 29958: a 0x68: wr reg 0x34 (A) : 
    34.561754: p 29959: a 0x69: rd              : 0x00 
Interrupt Status
    34.566460: p 29960: a 0x60: wr reg 0x70 (A) : 
    34.566744: p 29961: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.572484: p 29968: a 0x68: wr reg 0x34 (A) : 
    34.572702: p 29969: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.573250: p 29970: a 0x60: wr reg 0x6e (A) : 
    34.573467: p 29971: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.574118: p 29972: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.574759: p 29973: a 0x60: wr reg 0x6e (A) : 
    34.574977: p 29974: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.575623: p 29975: a 0x60: wr reg 0x6e (A) : 
    34.575980: p 29976: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.576636: p 29977: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    34.577363: p 29984: a 0x60: wr reg 0x61 (A) : 
    34.577581: p 29985: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.588454: p 29986: a 0x68: wr reg 0x34 (A) : 
    34.588673: p 29987: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.589218: p 29988: a 0x60: wr reg 0x6e (A) : 
    34.589436: p 29989: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.590083: p 29990: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.590722: p 29991: a 0x60: wr reg 0x6e (A) : 
    34.590938: p 29992: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.591585: p 29993: a 0x60: wr reg 0x6e (A) : 
    34.591978: p 30000: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.592631: p 30001: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.593356: p 30002: a 0x60: wr reg 0x70 (A) : 
    34.593573: p 30003: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.594141: p 30004: a 0x68: wr reg 0x34 (A) : 
    34.594360: p 30005: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.608455: p 30006: a 0x68: wr reg 0x34 (A) : 
    34.608672: p 30007: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.609215: p 30008: a 0x60: wr reg 0x6e (A) : 
    34.609432: p 30009: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.610079: p 30016: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.610717: p 30017: a 0x60: wr reg 0x6e (A) : 
    34.610935: p 30018: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.611581: p 30019: a 0x60: wr reg 0x6e (A) : 
    34.611976: p 30020: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.612631: p 30021: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.613354: p 30022: a 0x60: wr reg 0x70 (A) : 
    34.613571: p 30023: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.624453: p 30024: a 0x68: wr reg 0x34 (A) : 
    34.624671: p 30025: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.625213: p 30032: a 0x60: wr reg 0x6e (A) : 
    34.625431: p 30033: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.626075: p 30034: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.626711: p 30035: a 0x60: wr reg 0x6e (A) : 
    34.626928: p 30036: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.627575: p 30037: a 0x60: wr reg 0x6e (A) : 
    34.627975: p 30038: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.628625: p 30039: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.629346: p 30040: a 0x60: wr reg 0x70 (A) : 
    34.629564: p 30041: a 0x61: rd              : 0x00 
Deep Color Status
    34.630114: p 30048: a 0x60: wr reg 0x61 (A) : 
    34.630332: p 30049: a 0x61: rd              : 0x00 
Interrupt Status
    34.636220: p 30050: a 0x60: wr reg 0x70 (A) : 
    34.636508: p 30051: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.637084: p 30052: a 0x68: wr reg 0x34 (A) : 
    34.637301: p 30053: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.644479: p 30054: a 0x68: wr reg 0x34 (A) : 
    34.644697: p 30055: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.645237: p 30056: a 0x60: wr reg 0x6e (A) : 
    34.645454: p 30057: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.646101: p 30064: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.646738: p 30065: a 0x60: wr reg 0x6e (A) : 
    34.646956: p 30066: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.647601: p 30067: a 0x60: wr reg 0x6e (A) : 
    34.647976: p 30068: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.648629: p 30069: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.656418: p 30070: a 0x60: wr reg 0x70 (A) : 
    34.656636: p 30071: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.660620: p 30072: a 0x68: wr reg 0x34 (A) : 
    34.660837: p 30073: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.661381: p 30080: a 0x60: wr reg 0x6e (A) : 
    34.661599: p 30081: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.662245: p 30082: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.662884: p 30083: a 0x60: wr reg 0x6e (A) : 
    34.663103: p 30084: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.663945: p 30085: a 0x60: wr reg 0x6e (A) : 
    34.664165: p 30086: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.664818: p 30087: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.665557: p 30088: a 0x68: wr reg 0x34 (A) : 
    34.665774: p 30089: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.676454: p 30096: a 0x68: wr reg 0x34 (A) : 
    34.676671: p 30097: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.677214: p 30098: a 0x60: wr reg 0x6e (A) : 
    34.677431: p 30099: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.678076: p 30100: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.678713: p 30101: a 0x60: wr reg 0x6e (A) : 
    34.678931: p 30102: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.679575: p 30103: a 0x60: wr reg 0x6e (A) : 
    34.679974: p 30104: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.680627: p 30105: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.681349: p 30208: a 0x60: wr reg 0x70 (A) : 
    34.681567: p 30209: a 0x61: rd              : 0x00 
Interrupt Status
    34.687070: p 30210: a 0x60: wr reg 0x70 (A) : 
    34.687359: p 30211: a 0x61: rd              : 0x00 
Deep Color Status
    34.688372: p 30212: a 0x60: wr reg 0x61 (A) : 
    34.688590: p 30213: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.690614: p 30214: a 0x68: wr reg 0x34 (A) : 
    34.690832: p 30215: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.696480: p 30216: a 0x68: wr reg 0x34 (A) : 
    34.696697: p 30217: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.697240: p 30224: a 0x60: wr reg 0x6e (A) : 
    34.697457: p 30225: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.698104: p 30226: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.698740: p 30227: a 0x60: wr reg 0x6e (A) : 
    34.698959: p 30228: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.699604: p 30229: a 0x60: wr reg 0x6e (A) : 
    34.699973: p 30230: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.700624: p 30231: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.701347: p 30232: a 0x60: wr reg 0x70 (A) : 
    34.701565: p 30233: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.716452: p 30240: a 0x68: wr reg 0x34 (A) : 
    34.716670: p 30241: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.717216: p 30242: a 0x60: wr reg 0x6e (A) : 
    34.717433: p 30243: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.718080: p 30244: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.718719: p 30245: a 0x60: wr reg 0x6e (A) : 
    34.718937: p 30246: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.719583: p 30247: a 0x60: wr reg 0x6e (A) : 
    34.719971: p 30248: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.720624: p 30249: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.721351: p 30256: a 0x60: wr reg 0x70 (A) : 
    34.721569: p 30257: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.722653: p 30258: a 0x68: wr reg 0x34 (A) : 
    34.722870: p 30259: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.732452: p 30260: a 0x68: wr reg 0x34 (A) : 
    34.732670: p 30261: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.733216: p 30262: a 0x60: wr reg 0x6e (A) : 
    34.733434: p 30263: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.734082: p 30264: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.734724: p 30265: a 0x60: wr reg 0x6e (A) : 
    34.734941: p 30272: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.735588: p 30273: a 0x60: wr reg 0x6e (A) : 
    34.735972: p 30274: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.736624: p 30275: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.737350: p 30276: a 0x60: wr reg 0x70 (A) : 
    34.737567: p 30277: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.756462: p 30278: a 0x68: wr reg 0x34 (A) : 
    34.756680: p 30279: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.757224: p 30280: a 0x60: wr reg 0x6e (A) : 
    34.757442: p 30281: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.758088: p 30288: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.758725: p 30289: a 0x60: wr reg 0x6e (A) : 
    34.758944: p 30290: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.759588: p 30291: a 0x60: wr reg 0x6e (A) : 
    34.759976: p 30292: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.760627: p 30293: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.761352: p 30294: a 0x60: wr reg 0x70 (A) : 
    34.761570: p 30295: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.762133: p 30296: a 0x68: wr reg 0x34 (A) : 
    34.762351: p 30297: a 0x69: rd              : 0x00 
Interrupt Status
    34.766357: p 30304: a 0x60: wr reg 0x70 (A) : 
    34.766575: p 30305: a 0x61: rd              : 0x00 
Deep Color Status
    34.767659: p 30306: a 0x60: wr reg 0x61 (A) : 
    34.768000: p 30307: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.776450: p 30308: a 0x68: wr reg 0x34 (A) : 
    34.776668: p 30309: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.777212: p 30310: a 0x60: wr reg 0x6e (A) : 
    34.777429: p 30311: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.778076: p 30312: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.778715: p 30313: a 0x60: wr reg 0x6e (A) : 
    34.778933: p 30320: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.779578: p 30321: a 0x60: wr reg 0x6e (A) : 
    34.779969: p 30322: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.780622: p 30323: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.781348: p 30324: a 0x60: wr reg 0x70 (A) : 
    34.781565: p 30325: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.782131: p 30326: a 0x68: wr reg 0x34 (A) : 
    34.782349: p 30327: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.792451: p 30328: a 0x68: wr reg 0x34 (A) : 
    34.792668: p 30329: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.793212: p 30336: a 0x60: wr reg 0x6e (A) : 
    34.793430: p 30337: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.794077: p 30338: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.794714: p 30339: a 0x60: wr reg 0x6e (A) : 
    34.794931: p 30340: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.795576: p 30341: a 0x60: wr reg 0x6e (A) : 
    34.795968: p 30342: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.796619: p 30343: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.797342: p 30344: a 0x60: wr reg 0x70 (A) : 
    34.797559: p 30345: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.820459: p 30352: a 0x68: wr reg 0x34 (A) : 
    34.820676: p 30353: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.821224: p 30354: a 0x60: wr reg 0x6e (A) : 
    34.821442: p 30355: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.822092: p 30356: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.822736: p 30357: a 0x60: wr reg 0x6e (A) : 
    34.822953: p 30358: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.823600: p 30359: a 0x60: wr reg 0x6e (A) : 
    34.823966: p 30360: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.824619: p 30361: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.825345: p 30464: a 0x60: wr reg 0x70 (A) : 
    34.825564: p 30465: a 0x61: rd              : 0x00 
Deep Color Status
    34.826119: p 30466: a 0x60: wr reg 0x61 (A) : 
    34.826337: p 30467: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.827427: p 30468: a 0x68: wr reg 0x34 (A) : 
    34.827645: p 30469: a 0x69: rd              : 0x00 
Interrupt Status
    34.830579: p 30470: a 0x60: wr reg 0x70 (A) : 
    34.830796: p 30471: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.840450: p 30472: a 0x68: wr reg 0x34 (A) : 
    34.840668: p 30473: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.841209: p 30480: a 0x60: wr reg 0x6e (A) : 
    34.841428: p 30481: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.842073: p 30482: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.842705: p 30483: a 0x60: wr reg 0x6e (A) : 
    34.842923: p 30484: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.843568: p 30485: a 0x60: wr reg 0x6e (A) : 
    34.843966: p 30486: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.844617: p 30487: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.845337: p 30488: a 0x60: wr reg 0x70 (A) : 
    34.845555: p 30489: a 0x61: rd              : 0x00 
Interrupt Status
    34.852404: p 30496: a 0x60: wr reg 0x70 (A) : 
    34.852623: p 30497: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.853190: p 30498: a 0x68: wr reg 0x34 (A) : 
    34.853409: p 30499: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.868462: p 30500: a 0x68: wr reg 0x34 (A) : 
    34.868679: p 30501: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.869223: p 30502: a 0x60: wr reg 0x6e (A) : 
    34.869439: p 30503: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.870088: p 30504: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.870725: p 30505: a 0x60: wr reg 0x6e (A) : 
    34.870942: p 30512: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.871587: p 30513: a 0x60: wr reg 0x6e (A) : 
    34.871965: p 30514: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.872616: p 30515: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.873339: p 30516: a 0x60: wr reg 0x70 (A) : 
    34.873556: p 30517: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.884444: p 30518: a 0x68: wr reg 0x34 (A) : 
    34.884662: p 30519: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.885206: p 30520: a 0x60: wr reg 0x6e (A) : 
    34.885424: p 30521: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.886071: p 30528: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.886709: p 30529: a 0x60: wr reg 0x6e (A) : 
    34.886927: p 30530: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.887576: p 30531: a 0x60: wr reg 0x6e (A) : 
    34.887963: p 30532: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.888615: p 30533: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.889339: p 30534: a 0x60: wr reg 0x70 (A) : 
    34.889557: p 30535: a 0x61: rd              : 0x00 
Deep Color Status
    34.890111: p 30536: a 0x60: wr reg 0x61 (A) : 
    34.890329: p 30537: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.892474: p 30544: a 0x68: wr reg 0x34 (A) : 
    34.892693: p 30545: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.900442: p 30546: a 0x68: wr reg 0x34 (A) : 
    34.900660: p 30547: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.901204: p 30548: a 0x60: wr reg 0x6e (A) : 
    34.901422: p 30549: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.902068: p 30550: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.902707: p 30551: a 0x60: wr reg 0x6e (A) : 
    34.902925: p 30552: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.903572: p 30553: a 0x60: wr reg 0x6e (A) : 
    34.903962: p 30560: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.904615: p 30561: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.905339: p 30562: a 0x60: wr reg 0x70 (A) : 
    34.905558: p 30563: a 0x61: rd              : 0x00 
Interrupt Status
    34.912401: p 30564: a 0x60: wr reg 0x70 (A) : 
    34.912619: p 30565: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.918202: p 30566: a 0x68: wr reg 0x34 (A) : 
    34.918490: p 30567: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.919046: p 30568: a 0x60: wr reg 0x6e (A) : 
    34.919264: p 30569: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    34.920403: p 30576: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.921042: p 30577: a 0x60: wr reg 0x6e (A) : 
    34.921259: p 30578: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    34.921904: p 30579: a 0x60: wr reg 0x6e (A) : 
    34.922122: p 30580: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    34.922769: p 30581: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    34.923507: p 30582: a 0x68: wr reg 0x34 (A) : 
    34.923845: p 30583: a 0x69: rd              : 0x00 
Interrupt Status
    34.932401: p 30584: a 0x60: wr reg 0x70 (A) : 
    34.932619: p 30585: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.940441: p 30592: a 0x68: wr reg 0x34 (A) : 
    34.940658: p 30593: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.941204: p 30594: a 0x60: wr reg 0x6e (A) : 
    34.941422: p 30595: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.942071: p 30596: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.942707: p 30597: a 0x60: wr reg 0x6e (A) : 
    34.942926: p 30598: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.943572: p 30599: a 0x60: wr reg 0x6e (A) : 
    34.943960: p 30600: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.944613: p 30601: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    34.945340: p 30608: a 0x60: wr reg 0x61 (A) : 
    34.945557: p 30609: a 0x61: rd              : 0x00 
Interrupt Status
    34.946621: p 30610: a 0x60: wr reg 0x70 (A) : 
    34.946839: p 30611: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.947405: p 30612: a 0x68: wr reg 0x34 (A) : 
    34.947623: p 30613: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.956443: p 30614: a 0x68: wr reg 0x34 (A) : 
    34.956660: p 30615: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.957204: p 30616: a 0x60: wr reg 0x6e (A) : 
    34.957422: p 30617: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.958069: p 30720: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.958708: p 30721: a 0x60: wr reg 0x6e (A) : 
    34.958925: p 30722: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.959570: p 30723: a 0x60: wr reg 0x6e (A) : 
    34.959960: p 30724: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.960615: p 30725: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.961343: p 30726: a 0x60: wr reg 0x70 (A) : 
    34.961562: p 30727: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.976443: p 30728: a 0x68: wr reg 0x34 (A) : 
    34.976661: p 30729: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.977204: p 30736: a 0x60: wr reg 0x6e (A) : 
    34.977423: p 30737: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.978069: p 30738: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.978708: p 30739: a 0x60: wr reg 0x6e (A) : 
    34.978926: p 30740: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.979573: p 30741: a 0x60: wr reg 0x6e (A) : 
    34.979959: p 30742: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.980609: p 30743: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    34.981332: p 30744: a 0x60: wr reg 0x70 (A) : 
    34.981550: p 30745: a 0x61: rd              : 0x00 
Interrupt Status
    34.987325: p 30752: a 0x60: wr reg 0x70 (A) : 
    34.987544: p 30753: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    34.988514: p 30754: a 0x68: wr reg 0x34 (A) : 
    34.988731: p 30755: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    34.992351: p 30756: a 0x68: wr reg 0x34 (A) : 
    34.992569: p 30757: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    34.993114: p 30758: a 0x60: wr reg 0x6e (A) : 
    34.993333: p 30759: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    34.993981: p 30760: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    34.994618: p 30761: a 0x60: wr reg 0x6e (A) : 
    34.994836: p 30768: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    34.995483: p 30769: a 0x60: wr reg 0x6e (A) : 
    34.995843: p 30770: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    34.996499: p 30771: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    34.997228: p 30772: a 0x60: wr reg 0x61 (A) : 
    34.997446: p 30773: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.008435: p 30774: a 0x68: wr reg 0x34 (A) : 
    35.008654: p 30775: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.009197: p 30776: a 0x60: wr reg 0x6e (A) : 
    35.009415: p 30777: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.010062: p 30784: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.010700: p 30785: a 0x60: wr reg 0x6e (A) : 
    35.010919: p 30786: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.011566: p 30787: a 0x60: wr reg 0x6e (A) : 
    35.011955: p 30788: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.012608: p 30789: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.013331: p 30790: a 0x60: wr reg 0x70 (A) : 
    35.013548: p 30791: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.014117: p 30792: a 0x68: wr reg 0x34 (A) : 
    35.014334: p 30793: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.032435: p 30800: a 0x68: wr reg 0x34 (A) : 
    35.032653: p 30801: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.033197: p 30802: a 0x60: wr reg 0x6e (A) : 
    35.033415: p 30803: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.034062: p 30804: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.034703: p 30805: a 0x60: wr reg 0x6e (A) : 
    35.034920: p 30806: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.035567: p 30807: a 0x60: wr reg 0x6e (A) : 
    35.035955: p 30808: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.036608: p 30809: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.037329: p 30816: a 0x60: wr reg 0x70 (A) : 
    35.037546: p 30817: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.052445: p 30818: a 0x68: wr reg 0x34 (A) : 
    35.052664: p 30819: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.053210: p 30820: a 0x60: wr reg 0x6e (A) : 
    35.053427: p 30821: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.054076: p 30822: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.054713: p 30823: a 0x60: wr reg 0x6e (A) : 
    35.054930: p 30824: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.055576: p 30825: a 0x60: wr reg 0x6e (A) : 
    35.055956: p 30832: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.056606: p 30833: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.057331: p 30834: a 0x60: wr reg 0x70 (A) : 
    35.057549: p 30835: a 0x61: rd              : 0x00 
Deep Color Status
    35.058102: p 30836: a 0x60: wr reg 0x61 (A) : 
    35.058321: p 30837: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.060480: p 30838: a 0x68: wr reg 0x34 (A) : 
    35.060698: p 30839: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.068434: p 30840: a 0x68: wr reg 0x34 (A) : 
    35.068652: p 30841: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.069195: p 30848: a 0x60: wr reg 0x6e (A) : 
    35.069414: p 30849: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.070058: p 30850: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.070697: p 30851: a 0x60: wr reg 0x6e (A) : 
    35.070915: p 30852: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.071562: p 30853: a 0x60: wr reg 0x6e (A) : 
    35.071953: p 30854: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.072604: p 30855: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.073329: p 30856: a 0x60: wr reg 0x70 (A) : 
    35.073547: p 30857: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.088436: p 30864: a 0x68: wr reg 0x34 (A) : 
    35.088654: p 30865: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.089198: p 30866: a 0x60: wr reg 0x6e (A) : 
    35.089416: p 30867: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.090063: p 30868: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.090699: p 30869: a 0x60: wr reg 0x6e (A) : 
    35.090917: p 30870: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.091564: p 30871: a 0x60: wr reg 0x6e (A) : 
    35.091954: p 30872: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.092605: p 30873: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.093328: p 30976: a 0x60: wr reg 0x70 (A) : 
    35.093545: p 30977: a 0x61: rd              : 0x00 
Interrupt Status
    35.100625: p 30978: a 0x60: wr reg 0x70 (A) : 
    35.100842: p 30979: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.101411: p 30980: a 0x68: wr reg 0x34 (A) : 
    35.101628: p 30981: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.104448: p 30982: a 0x68: wr reg 0x34 (A) : 
    35.104666: p 30983: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.105214: p 30984: a 0x60: wr reg 0x6e (A) : 
    35.105432: p 30985: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.106082: p 30992: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.106724: p 30993: a 0x60: wr reg 0x6e (A) : 
    35.106941: p 30994: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.107588: p 30995: a 0x60: wr reg 0x6e (A) : 
    35.107954: p 30996: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.108607: p 30997: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    35.109336: p 30998: a 0x60: wr reg 0x61 (A) : 
    35.109553: p 30999: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.120435: p 31000: a 0x68: wr reg 0x34 (A) : 
    35.120652: p 31001: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.121198: p 31008: a 0x60: wr reg 0x6e (A) : 
    35.121417: p 31009: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.122065: p 31010: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.122702: p 31011: a 0x60: wr reg 0x6e (A) : 
    35.122918: p 31012: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.123567: p 31013: a 0x60: wr reg 0x6e (A) : 
    35.123950: p 31014: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.124603: p 31015: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.125328: p 31016: a 0x60: wr reg 0x70 (A) : 
    35.125546: p 31017: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.126114: p 31024: a 0x68: wr reg 0x34 (A) : 
    35.126331: p 31025: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.140431: p 31026: a 0x68: wr reg 0x34 (A) : 
    35.140648: p 31027: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.141193: p 31028: a 0x60: wr reg 0x6e (A) : 
    35.141410: p 31029: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.142057: p 31030: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.142698: p 31031: a 0x60: wr reg 0x6e (A) : 
    35.142916: p 31032: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.143560: p 31033: a 0x60: wr reg 0x6e (A) : 
    35.143952: p 31040: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.144605: p 31041: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.145330: p 31042: a 0x60: wr reg 0x70 (A) : 
    35.145548: p 31043: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.168443: p 31044: a 0x68: wr reg 0x34 (A) : 
    35.168661: p 31045: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.169209: p 31046: a 0x60: wr reg 0x6e (A) : 
    35.169427: p 31047: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.170077: p 31048: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.170716: p 31049: a 0x60: wr reg 0x6e (A) : 
    35.170934: p 31056: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.171579: p 31057: a 0x60: wr reg 0x6e (A) : 
    35.171951: p 31058: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.172604: p 31059: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.173328: p 31060: a 0x60: wr reg 0x70 (A) : 
    35.173546: p 31061: a 0x61: rd              : 0x00 
Deep Color Status
    35.174100: p 31062: a 0x60: wr reg 0x61 (A) : 
    35.174318: p 31063: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.175405: p 31064: a 0x68: wr reg 0x34 (A) : 
    35.175624: p 31065: a 0x69: rd              : 0x00 
Interrupt Status
    35.178555: p 31072: a 0x60: wr reg 0x70 (A) : 
    35.178773: p 31073: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.188437: p 31074: a 0x68: wr reg 0x34 (A) : 
    35.188654: p 31075: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.189197: p 31076: a 0x60: wr reg 0x6e (A) : 
    35.189414: p 31077: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.190059: p 31078: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.190694: p 31079: a 0x60: wr reg 0x6e (A) : 
    35.190911: p 31080: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.191556: p 31081: a 0x60: wr reg 0x6e (A) : 
    35.191952: p 31088: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.192603: p 31089: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.193324: p 31090: a 0x60: wr reg 0x70 (A) : 
    35.193542: p 31091: a 0x61: rd              : 0x00 
Interrupt Status
    35.200387: p 31092: a 0x60: wr reg 0x70 (A) : 
    35.200605: p 31093: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.201169: p 31094: a 0x68: wr reg 0x34 (A) : 
    35.201387: p 31095: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.216438: p 31096: a 0x68: wr reg 0x34 (A) : 
    35.216656: p 31097: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.217200: p 31104: a 0x60: wr reg 0x6e (A) : 
    35.217418: p 31105: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.218066: p 31106: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.218703: p 31107: a 0x60: wr reg 0x6e (A) : 
    35.218921: p 31108: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.219568: p 31109: a 0x60: wr reg 0x6e (A) : 
    35.219948: p 31110: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.220601: p 31111: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.221325: p 31112: a 0x60: wr reg 0x70 (A) : 
    35.221543: p 31113: a 0x61: rd              : 0x00 
Interrupt Status
    35.228378: p 31120: a 0x60: wr reg 0x70 (A) : 
    35.228597: p 31121: a 0x61: rd              : 0x00 
Deep Color Status
    35.229151: p 31122: a 0x60: wr reg 0x61 (A) : 
    35.229368: p 31123: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.231272: p 31124: a 0x68: wr reg 0x34 (A) : 
    35.231490: p 31125: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.236447: p 31126: a 0x68: wr reg 0x34 (A) : 
    35.236666: p 31127: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.237212: p 31128: a 0x60: wr reg 0x6e (A) : 
    35.237429: p 31129: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.238076: p 32768: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.238717: p 32769: a 0x60: wr reg 0x6e (A) : 
    35.238935: p 32770: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.239581: p 32771: a 0x60: wr reg 0x6e (A) : 
    35.239945: p 32772: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.240600: p 32773: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.248379: p 32774: a 0x60: wr reg 0x70 (A) : 
    35.248596: p 32775: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.256422: p 32776: a 0x68: wr reg 0x34 (A) : 
    35.256640: p 32777: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.257182: p 32784: a 0x60: wr reg 0x6e (A) : 
    35.257399: p 32785: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.258044: p 32786: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.258683: p 32787: a 0x60: wr reg 0x6e (A) : 
    35.258901: p 32788: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.259544: p 32789: a 0x60: wr reg 0x6e (A) : 
    35.259946: p 32790: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.260595: p 32791: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    35.261330: p 32792: a 0x68: wr reg 0x34 (A) : 
    35.261547: p 32793: a 0x69: rd              : 0x00 
Interrupt Status
    35.266249: p 32800: a 0x60: wr reg 0x70 (A) : 
    35.266535: p 32801: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.272444: p 32802: a 0x68: wr reg 0x34 (A) : 
    35.272663: p 32803: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.273208: p 32804: a 0x60: wr reg 0x6e (A) : 
    35.273426: p 32805: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.274073: p 32806: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.274710: p 32807: a 0x60: wr reg 0x6e (A) : 
    35.274927: p 32808: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.275572: p 32809: a 0x60: wr reg 0x6e (A) : 
    35.275944: p 32816: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.276599: p 32817: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    35.288427: p 32818: a 0x68: wr reg 0x34 (A) : 
    35.288645: p 32819: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.289187: p 32820: a 0x60: wr reg 0x6e (A) : 
    35.289405: p 32821: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.290053: p 32822: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.290690: p 32823: a 0x60: wr reg 0x6e (A) : 
    35.290908: p 32824: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.291553: p 32825: a 0x60: wr reg 0x6e (A) : 
    35.291945: p 32832: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.292594: p 32833: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.293315: p 32834: a 0x60: wr reg 0x70 (A) : 
    35.293532: p 32835: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.294096: p 32836: a 0x68: wr reg 0x34 (A) : 
    35.294314: p 32837: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.308423: p 32838: a 0x68: wr reg 0x34 (A) : 
    35.308641: p 32839: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.309181: p 32840: a 0x60: wr reg 0x6e (A) : 
    35.309399: p 32841: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.310048: p 32848: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.310685: p 32849: a 0x60: wr reg 0x6e (A) : 
    35.310902: p 32850: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.311545: p 32851: a 0x60: wr reg 0x6e (A) : 
    35.311943: p 32852: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.312596: p 32853: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.313319: p 32854: a 0x60: wr reg 0x70 (A) : 
    35.313536: p 32855: a 0x61: rd              : 0x00 
Interrupt Status
    35.320198: p 32856: a 0x60: wr reg 0x70 (A) : 
    35.320482: p 32857: a 0x61: rd              : 0x00 
Deep Color Status
    35.321041: p 32864: a 0x60: wr reg 0x61 (A) : 
    35.321259: p 32865: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.322345: p 32866: a 0x68: wr reg 0x34 (A) : 
    35.322564: p 32867: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.328439: p 32868: a 0x68: wr reg 0x34 (A) : 
    35.328657: p 32869: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.329198: p 32870: a 0x60: wr reg 0x6e (A) : 
    35.329417: p 32871: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.330061: p 32872: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.330698: p 32873: a 0x60: wr reg 0x6e (A) : 
    35.330916: p 32880: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.331561: p 32881: a 0x60: wr reg 0x6e (A) : 
    35.331941: p 32882: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.332589: p 32883: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.340376: p 32884: a 0x60: wr reg 0x70 (A) : 
    35.340593: p 32885: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.348419: p 32886: a 0x68: wr reg 0x34 (A) : 
    35.348637: p 32887: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.349177: p 32888: a 0x60: wr reg 0x6e (A) : 
    35.349395: p 32889: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.350040: p 32896: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.350676: p 32897: a 0x60: wr reg 0x6e (A) : 
    35.350895: p 32898: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.351537: p 32899: a 0x60: wr reg 0x6e (A) : 
    35.351941: p 32900: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.352590: p 32901: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    35.353327: p 32902: a 0x68: wr reg 0x34 (A) : 
    35.353544: p 32903: a 0x69: rd              : 0x00 
Interrupt Status
    35.355416: p 32904: a 0x60: wr reg 0x70 (A) : 
    35.355826: p 32905: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.364418: p 32912: a 0x68: wr reg 0x34 (A) : 
    35.364635: p 32913: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.365180: p 32914: a 0x60: wr reg 0x6e (A) : 
    35.365397: p 32915: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.366044: p 32916: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.366681: p 32917: a 0x60: wr reg 0x6e (A) : 
    35.366898: p 32918: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.367543: p 32919: a 0x60: wr reg 0x6e (A) : 
    35.367939: p 32920: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.368590: p 32921: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    35.380446: p 33024: a 0x68: wr reg 0x34 (A) : 
    35.380664: p 33025: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.381208: p 33026: a 0x60: wr reg 0x6e (A) : 
    35.381426: p 33027: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.382070: p 33028: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.382708: p 33029: a 0x60: wr reg 0x6e (A) : 
    35.382925: p 33030: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.383568: p 33031: a 0x60: wr reg 0x6e (A) : 
    35.383940: p 33032: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.384589: p 33033: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.385314: p 33040: a 0x60: wr reg 0x70 (A) : 
    35.385531: p 33041: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.386096: p 33042: a 0x68: wr reg 0x34 (A) : 
    35.386313: p 33043: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.396422: p 33044: a 0x68: wr reg 0x34 (A) : 
    35.396640: p 33045: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.397182: p 33046: a 0x60: wr reg 0x6e (A) : 
    35.397400: p 33047: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.398045: p 33048: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.398682: p 33049: a 0x60: wr reg 0x6e (A) : 
    35.398899: p 33056: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.399543: p 33057: a 0x60: wr reg 0x6e (A) : 
    35.399940: p 33058: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.400589: p 33059: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.401312: p 33060: a 0x60: wr reg 0x70 (A) : 
    35.401530: p 33061: a 0x61: rd              : 0x00 
Deep Color Status
    35.404632: p 33062: a 0x60: wr reg 0x61 (A) : 
    35.404849: p 33063: a 0x61: rd              : 0x00 
Interrupt Status
    35.406725: p 33064: a 0x60: wr reg 0x70 (A) : 
    35.406943: p 33065: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.407507: p 33072: a 0x68: wr reg 0x34 (A) : 
    35.407823: p 33073: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.420414: p 33074: a 0x68: wr reg 0x34 (A) : 
    35.420632: p 33075: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.421172: p 33076: a 0x60: wr reg 0x6e (A) : 
    35.421390: p 33077: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.422033: p 33078: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.422669: p 33079: a 0x60: wr reg 0x6e (A) : 
    35.422887: p 33080: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.423532: p 33081: a 0x60: wr reg 0x6e (A) : 
    35.423938: p 33088: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.424588: p 33089: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.425316: p 33090: a 0x60: wr reg 0x70 (A) : 
    35.425534: p 33091: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.440429: p 33092: a 0x68: wr reg 0x34 (A) : 
    35.440646: p 33093: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.441192: p 33094: a 0x60: wr reg 0x6e (A) : 
    35.441410: p 33095: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.442059: p 33096: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.442695: p 33097: a 0x60: wr reg 0x6e (A) : 
    35.442914: p 33104: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.443559: p 33105: a 0x60: wr reg 0x6e (A) : 
    35.443936: p 33106: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.444589: p 33107: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.445315: p 33108: a 0x60: wr reg 0x70 (A) : 
    35.445534: p 33109: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.448589: p 33110: a 0x68: wr reg 0x34 (A) : 
    35.448807: p 33111: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.456417: p 33112: a 0x68: wr reg 0x34 (A) : 
    35.456634: p 33113: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.457180: p 33120: a 0x60: wr reg 0x6e (A) : 
    35.457398: p 33121: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.458045: p 33122: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.458686: p 33123: a 0x60: wr reg 0x6e (A) : 
    35.458904: p 33124: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.459550: p 33125: a 0x60: wr reg 0x6e (A) : 
    35.459935: p 33126: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.460587: p 33127: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.461314: p 33128: a 0x60: wr reg 0x70 (A) : 
    35.461532: p 33129: a 0x61: rd              : 0x00 
Deep Color Status
    35.462088: p 33136: a 0x60: wr reg 0x61 (A) : 
    35.462305: p 33137: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.476413: p 33138: a 0x68: wr reg 0x34 (A) : 
    35.476630: p 33139: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.477174: p 33140: a 0x60: wr reg 0x6e (A) : 
    35.477393: p 33141: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.478040: p 33142: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.478678: p 33143: a 0x60: wr reg 0x6e (A) : 
    35.478896: p 33144: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.479540: p 33145: a 0x60: wr reg 0x6e (A) : 
    35.479937: p 33152: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.480587: p 33153: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.481310: p 33154: a 0x60: wr reg 0x70 (A) : 
    35.481528: p 33155: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.482094: p 33156: a 0x68: wr reg 0x34 (A) : 
    35.482312: p 33157: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.496445: p 33158: a 0x68: wr reg 0x34 (A) : 
    35.496663: p 33159: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.497211: p 33160: a 0x60: wr reg 0x6e (A) : 
    35.497428: p 33161: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.498078: p 33168: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.498716: p 33169: a 0x60: wr reg 0x6e (A) : 
    35.498934: p 33170: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.499581: p 33171: a 0x60: wr reg 0x6e (A) : 
    35.499935: p 33172: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.500589: p 33173: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.501314: p 33174: a 0x60: wr reg 0x70 (A) : 
    35.501532: p 33175: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.516411: p 33176: a 0x68: wr reg 0x34 (A) : 
    35.516629: p 33177: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.517173: p 33280: a 0x60: wr reg 0x6e (A) : 
    35.517391: p 33281: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.518040: p 33282: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.518679: p 33283: a 0x60: wr reg 0x6e (A) : 
    35.518896: p 33284: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.519543: p 33285: a 0x60: wr reg 0x6e (A) : 
    35.519933: p 33286: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.520586: p 33287: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.521307: p 33288: a 0x60: wr reg 0x70 (A) : 
    35.521524: p 33289: a 0x61: rd              : 0x00 
Deep Color Status
    35.522076: p 33296: a 0x60: wr reg 0x61 (A) : 
    35.522294: p 33297: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.525358: p 33298: a 0x68: wr reg 0x34 (A) : 
    35.525576: p 33299: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.532409: p 33300: a 0x68: wr reg 0x34 (A) : 
    35.532627: p 33301: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.533169: p 33302: a 0x60: wr reg 0x6e (A) : 
    35.533387: p 33303: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.534032: p 33304: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.534667: p 33305: a 0x60: wr reg 0x6e (A) : 
    35.534884: p 33312: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.535530: p 33313: a 0x60: wr reg 0x6e (A) : 
    35.535931: p 33314: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.536582: p 33315: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.537309: p 33316: a 0x60: wr reg 0x70 (A) : 
    35.537526: p 33317: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.556418: p 33318: a 0x68: wr reg 0x34 (A) : 
    35.556635: p 33319: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.557181: p 33320: a 0x60: wr reg 0x6e (A) : 
    35.557399: p 33321: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.558048: p 33328: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.558684: p 33329: a 0x60: wr reg 0x6e (A) : 
    35.558903: p 33330: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.559550: p 33331: a 0x60: wr reg 0x6e (A) : 
    35.559931: p 33332: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.560584: p 33333: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.561311: p 33334: a 0x60: wr reg 0x70 (A) : 
    35.561529: p 33335: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.564586: p 33336: a 0x68: wr reg 0x34 (A) : 
    35.564805: p 33337: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.572404: p 33344: a 0x68: wr reg 0x34 (A) : 
    35.572621: p 33345: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.573166: p 33346: a 0x60: wr reg 0x6e (A) : 
    35.573383: p 33347: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.574030: p 33348: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.574669: p 33349: a 0x60: wr reg 0x6e (A) : 
    35.574887: p 33350: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.575533: p 33351: a 0x60: wr reg 0x6e (A) : 
    35.575930: p 33352: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.576583: p 33353: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.577305: p 33360: a 0x60: wr reg 0x70 (A) : 
    35.577523: p 33361: a 0x61: rd              : 0x00 
Deep Color Status
    35.578075: p 33362: a 0x60: wr reg 0x61 (A) : 
    35.578293: p 33363: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.592412: p 33364: a 0x68: wr reg 0x34 (A) : 
    35.592630: p 33365: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.593179: p 33366: a 0x60: wr reg 0x6e (A) : 
    35.593398: p 33367: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.594046: p 33368: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.594687: p 33369: a 0x60: wr reg 0x6e (A) : 
    35.594905: p 33376: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.595552: p 33377: a 0x60: wr reg 0x6e (A) : 
    35.595928: p 33378: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.596582: p 33379: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.597309: p 33380: a 0x60: wr reg 0x70 (A) : 
    35.597527: p 33381: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.598095: p 33382: a 0x68: wr reg 0x34 (A) : 
    35.598313: p 33383: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.612436: p 33384: a 0x68: wr reg 0x34 (A) : 
    35.612654: p 33385: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.613202: p 33392: a 0x60: wr reg 0x6e (A) : 
    35.613419: p 33393: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.614069: p 33394: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.614708: p 33395: a 0x60: wr reg 0x6e (A) : 
    35.614925: p 33396: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.615572: p 33397: a 0x60: wr reg 0x6e (A) : 
    35.615930: p 33398: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.616580: p 33399: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.617306: p 33400: a 0x60: wr reg 0x70 (A) : 
    35.617523: p 33401: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.632402: p 33408: a 0x68: wr reg 0x34 (A) : 
    35.632621: p 33409: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.633164: p 33410: a 0x60: wr reg 0x6e (A) : 
    35.633382: p 33411: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.634029: p 33412: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.634667: p 33413: a 0x60: wr reg 0x6e (A) : 
    35.634886: p 33414: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.635530: p 33415: a 0x60: wr reg 0x6e (A) : 
    35.635926: p 33416: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.636577: p 33417: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.637301: p 33424: a 0x60: wr reg 0x70 (A) : 
    35.637520: p 33425: a 0x61: rd              : 0x00 
Deep Color Status
    35.638073: p 33426: a 0x60: wr reg 0x61 (A) : 
    35.638292: p 33427: a 0x61: rd              : 0x00 
<Unknown>
    35.641381: p 33428: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    35.642016: p 33429: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    35.642663: p 33430: a 0x68: wr reg 0x34 (A) : 
    35.642880: p 33431: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.648426: p 33432: a 0x68: wr reg 0x34 (A) : 
    35.648644: p 33433: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.649184: p 33536: a 0x60: wr reg 0x6e (A) : 
    35.649402: p 33537: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.650047: p 33538: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.650683: p 33539: a 0x60: wr reg 0x6e (A) : 
    35.650901: p 33540: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.651544: p 33541: a 0x60: wr reg 0x6e (A) : 
    35.651926: p 33542: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.652575: p 33543: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.653298: p 33544: a 0x60: wr reg 0x70 (A) : 
    35.653515: p 33545: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.672420: p 33552: a 0x68: wr reg 0x34 (A) : 
    35.672638: p 33553: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.673180: p 33554: a 0x60: wr reg 0x6e (A) : 
    35.673398: p 33555: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.674045: p 33556: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.674680: p 33557: a 0x60: wr reg 0x6e (A) : 
    35.674898: p 33558: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.675540: p 33559: a 0x60: wr reg 0x6e (A) : 
    35.675924: p 33560: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.676575: p 33561: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.677298: p 33568: a 0x60: wr reg 0x70 (A) : 
    35.677515: p 33569: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.680577: p 33570: a 0x68: wr reg 0x34 (A) : 
    35.680795: p 33571: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.688406: p 33572: a 0x68: wr reg 0x34 (A) : 
    35.688625: p 33573: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.689169: p 33574: a 0x60: wr reg 0x6e (A) : 
    35.689386: p 33575: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.690033: p 33576: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.690669: p 33577: a 0x60: wr reg 0x6e (A) : 
    35.690888: p 33584: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.691535: p 33585: a 0x60: wr reg 0x6e (A) : 
    35.691924: p 33586: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.692577: p 33587: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.693302: p 33588: a 0x60: wr reg 0x70 (A) : 
    35.693520: p 33589: a 0x61: rd              : 0x00 
Deep Color Status
    35.694074: p 33590: a 0x60: wr reg 0x61 (A) : 
    35.694291: p 33591: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.708408: p 33592: a 0x68: wr reg 0x34 (A) : 
    35.708627: p 33593: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.709168: p 33600: a 0x60: wr reg 0x6e (A) : 
    35.709387: p 33601: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.710031: p 33602: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.710668: p 33603: a 0x60: wr reg 0x6e (A) : 
    35.710886: p 33604: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.711531: p 33605: a 0x60: wr reg 0x6e (A) : 
    35.711923: p 33606: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.712579: p 33607: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.713300: p 33608: a 0x60: wr reg 0x70 (A) : 
    35.713518: p 33609: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.714084: p 33616: a 0x68: wr reg 0x34 (A) : 
    35.714301: p 33617: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.728435: p 33618: a 0x68: wr reg 0x34 (A) : 
    35.728653: p 33619: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.729197: p 33620: a 0x60: wr reg 0x6e (A) : 
    35.729414: p 33621: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.730063: p 33622: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.730702: p 33623: a 0x60: wr reg 0x6e (A) : 
    35.730920: p 33624: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.731566: p 33625: a 0x60: wr reg 0x6e (A) : 
    35.731924: p 33632: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.732577: p 33633: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.733304: p 33634: a 0x60: wr reg 0x70 (A) : 
    35.733522: p 33635: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.748403: p 33636: a 0x68: wr reg 0x34 (A) : 
    35.748621: p 33637: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.749165: p 33638: a 0x60: wr reg 0x6e (A) : 
    35.749383: p 33639: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.750029: p 33640: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.750670: p 33641: a 0x60: wr reg 0x6e (A) : 
    35.750888: p 33648: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.751535: p 33649: a 0x60: wr reg 0x6e (A) : 
    35.751923: p 33650: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.752575: p 33651: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.753302: p 33652: a 0x60: wr reg 0x70 (A) : 
    35.753520: p 33653: a 0x61: rd              : 0x00 
Deep Color Status
    35.754074: p 33654: a 0x60: wr reg 0x61 (A) : 
    35.754292: p 33655: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.757393: p 33656: a 0x68: wr reg 0x34 (A) : 
    35.757612: p 33657: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.764403: p 33664: a 0x68: wr reg 0x34 (A) : 
    35.764621: p 33665: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.765165: p 33666: a 0x60: wr reg 0x6e (A) : 
    35.765383: p 33667: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.766030: p 33668: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.766666: p 33669: a 0x60: wr reg 0x6e (A) : 
    35.766885: p 33670: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.767529: p 33671: a 0x60: wr reg 0x6e (A) : 
    35.767923: p 33672: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.768574: p 33673: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.769298: p 33680: a 0x60: wr reg 0x70 (A) : 
    35.769517: p 33681: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.788410: p 33682: a 0x68: wr reg 0x34 (A) : 
    35.788627: p 33683: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.789171: p 33684: a 0x60: wr reg 0x6e (A) : 
    35.789389: p 33685: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.790036: p 33686: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.790675: p 33687: a 0x60: wr reg 0x6e (A) : 
    35.790892: p 33688: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.791537: p 33689: a 0x60: wr reg 0x6e (A) : 
    35.791923: p 33792: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.792576: p 33793: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.793304: p 33794: a 0x60: wr reg 0x70 (A) : 
    35.793523: p 33795: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.796576: p 33796: a 0x68: wr reg 0x34 (A) : 
    35.796794: p 33797: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.804400: p 33798: a 0x68: wr reg 0x34 (A) : 
    35.804617: p 33799: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.805161: p 33800: a 0x60: wr reg 0x6e (A) : 
    35.805380: p 33801: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.806026: p 33808: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.806665: p 33809: a 0x60: wr reg 0x6e (A) : 
    35.806883: p 33810: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.807530: p 33811: a 0x60: wr reg 0x6e (A) : 
    35.807919: p 33812: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.808572: p 33813: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.809297: p 33814: a 0x60: wr reg 0x70 (A) : 
    35.809515: p 33815: a 0x61: rd              : 0x00 
Deep Color Status
    35.810066: p 33816: a 0x60: wr reg 0x61 (A) : 
    35.810285: p 33817: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.824399: p 33824: a 0x68: wr reg 0x34 (A) : 
    35.824618: p 33825: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.825162: p 33826: a 0x60: wr reg 0x6e (A) : 
    35.825379: p 33827: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.826028: p 33828: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.826667: p 33829: a 0x60: wr reg 0x6e (A) : 
    35.826885: p 33830: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.827531: p 33831: a 0x60: wr reg 0x6e (A) : 
    35.827917: p 33832: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.828572: p 33833: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.829299: p 33840: a 0x60: wr reg 0x70 (A) : 
    35.829517: p 33841: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.830084: p 33842: a 0x68: wr reg 0x34 (A) : 
    35.830303: p 33843: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.844426: p 33844: a 0x68: wr reg 0x34 (A) : 
    35.844643: p 33845: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.845189: p 33846: a 0x60: wr reg 0x6e (A) : 
    35.845408: p 33847: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.846058: p 33848: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.846697: p 33849: a 0x60: wr reg 0x6e (A) : 
    35.846915: p 33856: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.847561: p 33857: a 0x60: wr reg 0x6e (A) : 
    35.847918: p 33858: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.848571: p 33859: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.849299: p 33860: a 0x60: wr reg 0x70 (A) : 
    35.849517: p 33861: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.864398: p 33862: a 0x68: wr reg 0x34 (A) : 
    35.864616: p 33863: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.865158: p 33864: a 0x60: wr reg 0x6e (A) : 
    35.865376: p 33865: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.866020: p 33872: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.866656: p 33873: a 0x60: wr reg 0x6e (A) : 
    35.866873: p 33874: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.867516: p 33875: a 0x60: wr reg 0x6e (A) : 
    35.867914: p 33876: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.868563: p 33877: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.869287: p 33878: a 0x60: wr reg 0x70 (A) : 
    35.869506: p 33879: a 0x61: rd              : 0x00 
Deep Color Status
    35.870055: p 33880: a 0x60: wr reg 0x61 (A) : 
    35.870273: p 33881: a 0x61: rd              : 0x00 
<Unknown>
    35.873327: p 33888: a 0x68: wr reg 0x7f (A) : 0x83 
Interrupt Status 3
    35.873965: p 33889: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    35.874618: p 33890: a 0x68: wr reg 0x34 (A) : 
    35.874836: p 33891: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.880420: p 33892: a 0x68: wr reg 0x34 (A) : 
    35.880637: p 33893: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.881183: p 33894: a 0x60: wr reg 0x6e (A) : 
    35.881402: p 33895: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.882049: p 33896: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.882687: p 33897: a 0x60: wr reg 0x6e (A) : 
    35.882905: p 33904: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.883552: p 33905: a 0x60: wr reg 0x6e (A) : 
    35.883913: p 33906: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.884566: p 33907: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.885293: p 33908: a 0x60: wr reg 0x70 (A) : 
    35.885511: p 33909: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.904406: p 33910: a 0x68: wr reg 0x34 (A) : 
    35.904624: p 33911: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.905169: p 33912: a 0x60: wr reg 0x6e (A) : 
    35.905388: p 33913: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.906039: p 33920: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.906679: p 33921: a 0x60: wr reg 0x6e (A) : 
    35.906897: p 33922: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.907542: p 33923: a 0x60: wr reg 0x6e (A) : 
    35.907913: p 33924: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.908564: p 33925: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.909291: p 33926: a 0x60: wr reg 0x70 (A) : 
    35.909509: p 33927: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.912565: p 33928: a 0x68: wr reg 0x34 (A) : 
    35.912782: p 33929: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.920395: p 33936: a 0x68: wr reg 0x34 (A) : 
    35.920612: p 33937: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.921156: p 33938: a 0x60: wr reg 0x6e (A) : 
    35.921374: p 33939: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.922021: p 33940: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.922661: p 33941: a 0x60: wr reg 0x6e (A) : 
    35.922880: p 33942: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.923526: p 33943: a 0x60: wr reg 0x6e (A) : 
    35.923912: p 33944: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.924565: p 33945: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.925289: p 34048: a 0x60: wr reg 0x70 (A) : 
    35.925508: p 34049: a 0x61: rd              : 0x00 
Deep Color Status
    35.926060: p 34050: a 0x60: wr reg 0x61 (A) : 
    35.926277: p 34051: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.940393: p 34052: a 0x68: wr reg 0x34 (A) : 
    35.940610: p 34053: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.941154: p 34054: a 0x60: wr reg 0x6e (A) : 
    35.941372: p 34055: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.942019: p 34056: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.942658: p 34057: a 0x60: wr reg 0x6e (A) : 
    35.942875: p 34064: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.943520: p 34065: a 0x60: wr reg 0x6e (A) : 
    35.943912: p 34066: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.944563: p 34067: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.945287: p 34068: a 0x60: wr reg 0x70 (A) : 
    35.945506: p 34069: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.946072: p 34070: a 0x68: wr reg 0x34 (A) : 
    35.946289: p 34071: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.960426: p 34072: a 0x68: wr reg 0x34 (A) : 
    35.960645: p 34073: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.961193: p 34080: a 0x60: wr reg 0x6e (A) : 
    35.961410: p 34081: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.962059: p 34082: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.962699: p 34083: a 0x60: wr reg 0x6e (A) : 
    35.962918: p 34084: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.963566: p 34085: a 0x60: wr reg 0x6e (A) : 
    35.963912: p 34086: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    35.964567: p 34087: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.965294: p 34088: a 0x60: wr reg 0x70 (A) : 
    35.965511: p 34089: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.980391: p 34096: a 0x68: wr reg 0x34 (A) : 
    35.980609: p 34097: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.981153: p 34098: a 0x60: wr reg 0x6e (A) : 
    35.981370: p 34099: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    35.982017: p 34100: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.982654: p 34101: a 0x60: wr reg 0x6e (A) : 
    35.982872: p 34102: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    35.983517: p 34103: a 0x60: wr reg 0x6e (A) : 
    35.983956: p 34104: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    35.984614: p 34105: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    35.985338: p 34112: a 0x60: wr reg 0x70 (A) : 
    35.985556: p 34113: a 0x61: rd              : 0x00 
Deep Color Status
    35.986114: p 34114: a 0x60: wr reg 0x61 (A) : 
    35.986331: p 34115: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    35.989390: p 34116: a 0x68: wr reg 0x34 (A) : 
    35.989607: p 34117: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    35.996389: p 34118: a 0x68: wr reg 0x34 (A) : 
    35.996607: p 34119: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    35.997155: p 34120: a 0x60: wr reg 0x6e (A) : 
    35.997372: p 34121: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    35.998022: p 34128: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    35.998662: p 34129: a 0x60: wr reg 0x6e (A) : 
    35.998880: p 34130: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    35.999529: p 34131: a 0x60: wr reg 0x6e (A) : 
    35.999895: p 34132: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.000549: p 34133: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.001272: p 34134: a 0x60: wr reg 0x70 (A) : 
    36.001490: p 34135: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.020399: p 34136: a 0x68: wr reg 0x34 (A) : 
    36.020617: p 34137: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.021163: p 34144: a 0x60: wr reg 0x6e (A) : 
    36.021380: p 34145: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.022030: p 34146: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.022668: p 34147: a 0x60: wr reg 0x6e (A) : 
    36.022886: p 34148: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.023533: p 34149: a 0x60: wr reg 0x6e (A) : 
    36.023909: p 34150: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.024563: p 34151: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.025286: p 34152: a 0x60: wr reg 0x70 (A) : 
    36.025504: p 34153: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.028556: p 34160: a 0x68: wr reg 0x34 (A) : 
    36.028774: p 34161: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.036386: p 34162: a 0x68: wr reg 0x34 (A) : 
    36.036603: p 34163: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.037147: p 34164: a 0x60: wr reg 0x6e (A) : 
    36.037365: p 34165: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.038012: p 34166: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.038651: p 34167: a 0x60: wr reg 0x6e (A) : 
    36.038868: p 34168: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.039515: p 34169: a 0x60: wr reg 0x6e (A) : 
    36.039907: p 34176: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.040560: p 34177: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.041283: p 34178: a 0x60: wr reg 0x70 (A) : 
    36.041500: p 34179: a 0x61: rd              : 0x00 
Deep Color Status
    36.042054: p 34180: a 0x60: wr reg 0x61 (A) : 
    36.042273: p 34181: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.056385: p 34182: a 0x68: wr reg 0x34 (A) : 
    36.056604: p 34183: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.057149: p 34184: a 0x60: wr reg 0x6e (A) : 
    36.057367: p 34185: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.058014: p 34192: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.058648: p 34193: a 0x60: wr reg 0x6e (A) : 
    36.058867: p 34194: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.059511: p 34195: a 0x60: wr reg 0x6e (A) : 
    36.059905: p 34196: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.060556: p 34197: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.061279: p 34198: a 0x60: wr reg 0x70 (A) : 
    36.061496: p 34199: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.062063: p 34200: a 0x68: wr reg 0x34 (A) : 
    36.062280: p 34201: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.076414: p 34304: a 0x68: wr reg 0x34 (A) : 
    36.076631: p 34305: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.077177: p 34306: a 0x60: wr reg 0x6e (A) : 
    36.077395: p 34307: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.078044: p 34308: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.078683: p 34309: a 0x60: wr reg 0x6e (A) : 
    36.078901: p 34310: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.079547: p 34311: a 0x60: wr reg 0x6e (A) : 
    36.079907: p 34312: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.080560: p 34313: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.081283: p 34320: a 0x60: wr reg 0x70 (A) : 
    36.081500: p 34321: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.096384: p 34322: a 0x68: wr reg 0x34 (A) : 
    36.096602: p 34323: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.097146: p 34324: a 0x60: wr reg 0x6e (A) : 
    36.097364: p 34325: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.098011: p 34326: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.098649: p 34327: a 0x60: wr reg 0x6e (A) : 
    36.098867: p 34328: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.099514: p 34329: a 0x60: wr reg 0x6e (A) : 
    36.099904: p 34336: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.100557: p 34337: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.101279: p 34338: a 0x60: wr reg 0x70 (A) : 
    36.101497: p 34339: a 0x61: rd              : 0x00 
Deep Color Status
    36.102051: p 34340: a 0x60: wr reg 0x61 (A) : 
    36.102269: p 34341: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.105336: p 34342: a 0x68: wr reg 0x34 (A) : 
    36.105554: p 34343: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.112384: p 34344: a 0x68: wr reg 0x34 (A) : 
    36.112602: p 34345: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.113148: p 34352: a 0x60: wr reg 0x6e (A) : 
    36.113366: p 34353: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.114015: p 34354: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.114651: p 34355: a 0x60: wr reg 0x6e (A) : 
    36.114869: p 34356: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.115514: p 34357: a 0x60: wr reg 0x6e (A) : 
    36.115904: p 34358: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.116557: p 34359: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.117281: p 34360: a 0x60: wr reg 0x70 (A) : 
    36.117499: p 34361: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.136396: p 34368: a 0x68: wr reg 0x34 (A) : 
    36.136614: p 34369: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.137162: p 34370: a 0x60: wr reg 0x6e (A) : 
    36.137380: p 34371: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.138030: p 34372: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.138672: p 34373: a 0x60: wr reg 0x6e (A) : 
    36.138889: p 34374: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.139538: p 34375: a 0x60: wr reg 0x6e (A) : 
    36.139902: p 34376: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.140555: p 34377: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.141281: p 34384: a 0x60: wr reg 0x70 (A) : 
    36.141500: p 34385: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.144557: p 34386: a 0x68: wr reg 0x34 (A) : 
    36.144775: p 34387: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.152383: p 34388: a 0x68: wr reg 0x34 (A) : 
    36.152600: p 34389: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.153146: p 34390: a 0x60: wr reg 0x6e (A) : 
    36.153364: p 34391: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.154013: p 34392: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.154654: p 34393: a 0x60: wr reg 0x6e (A) : 
    36.154871: p 34400: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.155518: p 34401: a 0x60: wr reg 0x6e (A) : 
    36.155900: p 34402: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.156553: p 34403: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.157277: p 34404: a 0x60: wr reg 0x70 (A) : 
    36.157496: p 34405: a 0x61: rd              : 0x00 
Deep Color Status
    36.158051: p 34406: a 0x60: wr reg 0x61 (A) : 
    36.158270: p 34407: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.172379: p 34408: a 0x68: wr reg 0x34 (A) : 
    36.172596: p 34409: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.173141: p 34416: a 0x60: wr reg 0x6e (A) : 
    36.173358: p 34417: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.174005: p 34418: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.174641: p 34419: a 0x60: wr reg 0x6e (A) : 
    36.174859: p 34420: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.175506: p 34421: a 0x60: wr reg 0x6e (A) : 
    36.175900: p 34422: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.176551: p 34423: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.177274: p 34424: a 0x60: wr reg 0x70 (A) : 
    36.177492: p 34425: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.178060: p 34432: a 0x68: wr reg 0x34 (A) : 
    36.178278: p 34433: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.192414: p 34434: a 0x68: wr reg 0x34 (A) : 
    36.192633: p 34435: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.193179: p 34436: a 0x60: wr reg 0x6e (A) : 
    36.193396: p 34437: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.194045: p 34438: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.194682: p 34439: a 0x60: wr reg 0x6e (A) : 
    36.194899: p 34440: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.195544: p 34441: a 0x60: wr reg 0x6e (A) : 
    36.195901: p 34448: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.196551: p 34449: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.197276: p 34450: a 0x60: wr reg 0x70 (A) : 
    36.197494: p 34451: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.212377: p 34452: a 0x68: wr reg 0x34 (A) : 
    36.212595: p 34453: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.213137: p 34454: a 0x60: wr reg 0x6e (A) : 
    36.213355: p 34455: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.213999: p 34456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.214636: p 34457: a 0x60: wr reg 0x6e (A) : 
    36.214854: p 34560: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.215497: p 34561: a 0x60: wr reg 0x6e (A) : 
    36.215900: p 34562: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.216552: p 34563: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.217272: p 34564: a 0x60: wr reg 0x70 (A) : 
    36.217490: p 34565: a 0x61: rd              : 0x00 
Deep Color Status
    36.218042: p 34566: a 0x60: wr reg 0x61 (A) : 
    36.218260: p 34567: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.221328: p 34568: a 0x68: wr reg 0x34 (A) : 
    36.221545: p 34569: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.228377: p 34576: a 0x68: wr reg 0x34 (A) : 
    36.228595: p 34577: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.229137: p 34578: a 0x60: wr reg 0x6e (A) : 
    36.229355: p 34579: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.229999: p 34580: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.230637: p 34581: a 0x60: wr reg 0x6e (A) : 
    36.230854: p 34582: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.231499: p 34583: a 0x60: wr reg 0x6e (A) : 
    36.231899: p 34584: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.232551: p 34585: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.233277: p 34592: a 0x60: wr reg 0x70 (A) : 
    36.233494: p 34593: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.252381: p 34594: a 0x68: wr reg 0x34 (A) : 
    36.252599: p 34595: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.253143: p 34596: a 0x60: wr reg 0x6e (A) : 
    36.253361: p 34597: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.254010: p 34598: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.254649: p 34599: a 0x60: wr reg 0x6e (A) : 
    36.254866: p 34600: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.255511: p 34601: a 0x60: wr reg 0x6e (A) : 
    36.255897: p 34608: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.256548: p 34609: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.257270: p 34610: a 0x60: wr reg 0x70 (A) : 
    36.257489: p 34611: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.260536: p 34612: a 0x68: wr reg 0x34 (A) : 
    36.260754: p 34613: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.268369: p 34614: a 0x68: wr reg 0x34 (A) : 
    36.268588: p 34615: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.269132: p 34616: a 0x60: wr reg 0x6e (A) : 
    36.269349: p 34617: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.269996: p 34624: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.270634: p 34625: a 0x60: wr reg 0x6e (A) : 
    36.270852: p 34626: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.271499: p 34627: a 0x60: wr reg 0x6e (A) : 
    36.271895: p 34628: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.272546: p 34629: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.273267: p 34630: a 0x60: wr reg 0x70 (A) : 
    36.273485: p 34631: a 0x61: rd              : 0x00 
Deep Color Status
    36.274037: p 34632: a 0x60: wr reg 0x61 (A) : 
    36.274254: p 34633: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.288376: p 34640: a 0x68: wr reg 0x34 (A) : 
    36.288593: p 34641: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.289136: p 34642: a 0x60: wr reg 0x6e (A) : 
    36.289353: p 34643: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.290000: p 34644: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.290639: p 34645: a 0x60: wr reg 0x6e (A) : 
    36.290857: p 34646: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.291502: p 34647: a 0x60: wr reg 0x6e (A) : 
    36.291894: p 34648: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.292544: p 34649: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.293269: p 34656: a 0x60: wr reg 0x70 (A) : 
    36.293487: p 34657: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.294055: p 34658: a 0x68: wr reg 0x34 (A) : 
    36.294272: p 34659: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.308400: p 34660: a 0x68: wr reg 0x34 (A) : 
    36.308617: p 34661: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.309162: p 34662: a 0x60: wr reg 0x6e (A) : 
    36.309379: p 34663: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.310024: p 34664: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.310663: p 34665: a 0x60: wr reg 0x6e (A) : 
    36.310879: p 34672: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.311521: p 34673: a 0x60: wr reg 0x6e (A) : 
    36.311895: p 34674: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.312545: p 34675: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.313269: p 34676: a 0x60: wr reg 0x70 (A) : 
    36.313487: p 34677: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.328374: p 34678: a 0x68: wr reg 0x34 (A) : 
    36.328592: p 34679: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.329134: p 34680: a 0x60: wr reg 0x6e (A) : 
    36.329352: p 34681: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.330002: p 34688: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.330639: p 34689: a 0x60: wr reg 0x6e (A) : 
    36.330857: p 34690: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.331502: p 34691: a 0x60: wr reg 0x6e (A) : 
    36.331892: p 34692: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.332546: p 34693: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.333272: p 34694: a 0x60: wr reg 0x70 (A) : 
    36.333489: p 34695: a 0x61: rd              : 0x00 
Deep Color Status
    36.334039: p 34696: a 0x60: wr reg 0x61 (A) : 
    36.334257: p 34697: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.337323: p 34704: a 0x68: wr reg 0x34 (A) : 
    36.337541: p 34705: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.344372: p 34706: a 0x68: wr reg 0x34 (A) : 
    36.344590: p 34707: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.345130: p 34708: a 0x60: wr reg 0x6e (A) : 
    36.345348: p 34709: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.345995: p 34710: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.346632: p 34711: a 0x60: wr reg 0x6e (A) : 
    36.346849: p 34712: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.347496: p 34713: a 0x60: wr reg 0x6e (A) : 
    36.347892: p 34816: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.348540: p 34817: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.349266: p 34818: a 0x60: wr reg 0x70 (A) : 
    36.349483: p 34819: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.368376: p 34820: a 0x68: wr reg 0x34 (A) : 
    36.368594: p 34821: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.369136: p 34822: a 0x60: wr reg 0x6e (A) : 
    36.369354: p 34823: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.370001: p 34824: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.370635: p 34825: a 0x60: wr reg 0x6e (A) : 
    36.370854: p 34832: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.371496: p 34833: a 0x60: wr reg 0x6e (A) : 
    36.371890: p 34834: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.372541: p 34835: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.373264: p 34836: a 0x60: wr reg 0x70 (A) : 
    36.373481: p 34837: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.376531: p 34838: a 0x68: wr reg 0x34 (A) : 
    36.376749: p 34839: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.384364: p 34840: a 0x68: wr reg 0x34 (A) : 
    36.384583: p 34841: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.385125: p 34848: a 0x60: wr reg 0x6e (A) : 
    36.385343: p 34849: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.385989: p 34850: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.386628: p 34851: a 0x60: wr reg 0x6e (A) : 
    36.386846: p 34852: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.387490: p 34853: a 0x60: wr reg 0x6e (A) : 
    36.387889: p 34854: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.388539: p 34855: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.389264: p 34856: a 0x60: wr reg 0x70 (A) : 
    36.389482: p 34857: a 0x61: rd              : 0x00 
Deep Color Status
    36.390036: p 34864: a 0x60: wr reg 0x61 (A) : 
    36.390254: p 34865: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.404367: p 34866: a 0x68: wr reg 0x34 (A) : 
    36.404584: p 34867: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.405124: p 34868: a 0x60: wr reg 0x6e (A) : 
    36.405343: p 34869: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.405985: p 34870: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.406620: p 34871: a 0x60: wr reg 0x6e (A) : 
    36.406838: p 34872: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.407480: p 34873: a 0x60: wr reg 0x6e (A) : 
    36.407888: p 34880: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.408540: p 34881: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.409262: p 34882: a 0x60: wr reg 0x70 (A) : 
    36.409480: p 34883: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.410044: p 34884: a 0x68: wr reg 0x34 (A) : 
    36.410261: p 34885: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.424403: p 34886: a 0x68: wr reg 0x34 (A) : 
    36.424621: p 34887: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.425162: p 34888: a 0x60: wr reg 0x6e (A) : 
    36.425381: p 34889: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.426026: p 34896: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.426662: p 34897: a 0x60: wr reg 0x6e (A) : 
    36.426880: p 34898: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.427523: p 34899: a 0x60: wr reg 0x6e (A) : 
    36.427889: p 34900: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.428537: p 34901: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.429262: p 34902: a 0x60: wr reg 0x70 (A) : 
    36.429480: p 34903: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.444365: p 34904: a 0x68: wr reg 0x34 (A) : 
    36.444583: p 34905: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.445125: p 34912: a 0x60: wr reg 0x6e (A) : 
    36.445343: p 34913: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.445988: p 34914: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.446622: p 34915: a 0x60: wr reg 0x6e (A) : 
    36.446841: p 34916: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.447489: p 34917: a 0x60: wr reg 0x6e (A) : 
    36.447887: p 34918: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.448538: p 34919: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.449264: p 34920: a 0x60: wr reg 0x70 (A) : 
    36.449483: p 34921: a 0x61: rd              : 0x00 
Deep Color Status
    36.450041: p 34928: a 0x60: wr reg 0x61 (A) : 
    36.450258: p 34929: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.453360: p 34930: a 0x68: wr reg 0x34 (A) : 
    36.453578: p 34931: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.460366: p 34932: a 0x68: wr reg 0x34 (A) : 
    36.460583: p 34933: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.461127: p 34934: a 0x60: wr reg 0x6e (A) : 
    36.461345: p 34935: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.461994: p 34936: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.462632: p 34937: a 0x60: wr reg 0x6e (A) : 
    36.462851: p 34944: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.463499: p 34945: a 0x60: wr reg 0x6e (A) : 
    36.463887: p 34946: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.464544: p 34947: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.465266: p 34948: a 0x60: wr reg 0x70 (A) : 
    36.465485: p 34949: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.484375: p 34950: a 0x68: wr reg 0x34 (A) : 
    36.484594: p 34951: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.485141: p 34952: a 0x60: wr reg 0x6e (A) : 
    36.485359: p 34953: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.486010: p 34960: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.486649: p 34961: a 0x60: wr reg 0x6e (A) : 
    36.486866: p 34962: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.487513: p 34963: a 0x60: wr reg 0x6e (A) : 
    36.487887: p 34964: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.488540: p 34965: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.489269: p 34966: a 0x60: wr reg 0x70 (A) : 
    36.489486: p 34967: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.492542: p 34968: a 0x68: wr reg 0x34 (A) : 
    36.492761: p 34969: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.500364: p 35072: a 0x68: wr reg 0x34 (A) : 
    36.500582: p 35073: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.501126: p 35074: a 0x60: wr reg 0x6e (A) : 
    36.501343: p 35075: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.501988: p 35076: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.502627: p 35077: a 0x60: wr reg 0x6e (A) : 
    36.502845: p 35078: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.503490: p 35079: a 0x60: wr reg 0x6e (A) : 
    36.503886: p 35080: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.504537: p 35081: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.505261: p 35088: a 0x60: wr reg 0x70 (A) : 
    36.505479: p 35089: a 0x61: rd              : 0x00 
Deep Color Status
    36.506031: p 35090: a 0x60: wr reg 0x61 (A) : 
    36.506248: p 35091: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.520366: p 35092: a 0x68: wr reg 0x34 (A) : 
    36.520584: p 35093: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.521130: p 35094: a 0x60: wr reg 0x6e (A) : 
    36.521347: p 35095: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.521994: p 35096: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.522633: p 35097: a 0x60: wr reg 0x6e (A) : 
    36.522851: p 35104: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.523497: p 35105: a 0x60: wr reg 0x6e (A) : 
    36.523882: p 35106: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.524537: p 35107: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.525261: p 35108: a 0x60: wr reg 0x70 (A) : 
    36.525479: p 35109: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.526047: p 35110: a 0x68: wr reg 0x34 (A) : 
    36.526265: p 35111: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.540392: p 35112: a 0x68: wr reg 0x34 (A) : 
    36.540610: p 35113: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.541158: p 35120: a 0x60: wr reg 0x6e (A) : 
    36.541376: p 35121: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.542024: p 35122: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.542663: p 35123: a 0x60: wr reg 0x6e (A) : 
    36.542879: p 35124: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.543524: p 35125: a 0x60: wr reg 0x6e (A) : 
    36.543883: p 35126: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.544536: p 35127: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.545260: p 35128: a 0x60: wr reg 0x70 (A) : 
    36.545477: p 35129: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.560367: p 35136: a 0x68: wr reg 0x34 (A) : 
    36.560584: p 35137: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.561130: p 35138: a 0x60: wr reg 0x6e (A) : 
    36.561348: p 35139: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.561995: p 35140: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.562635: p 35141: a 0x60: wr reg 0x6e (A) : 
    36.562854: p 35142: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.563500: p 35143: a 0x60: wr reg 0x6e (A) : 
    36.563882: p 35144: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.564535: p 35145: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.565260: p 35152: a 0x60: wr reg 0x70 (A) : 
    36.565478: p 35153: a 0x61: rd              : 0x00 
Deep Color Status
    36.566032: p 35154: a 0x60: wr reg 0x61 (A) : 
    36.566249: p 35155: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.569353: p 35156: a 0x68: wr reg 0x34 (A) : 
    36.569571: p 35157: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.576360: p 35158: a 0x68: wr reg 0x34 (A) : 
    36.576578: p 35159: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.577124: p 35160: a 0x60: wr reg 0x6e (A) : 
    36.577342: p 35161: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.577991: p 35168: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.578628: p 35169: a 0x60: wr reg 0x6e (A) : 
    36.578845: p 35170: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.579493: p 35171: a 0x60: wr reg 0x6e (A) : 
    36.579880: p 35172: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.580533: p 35173: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.581257: p 35174: a 0x60: wr reg 0x70 (A) : 
    36.581476: p 35175: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.600372: p 35176: a 0x68: wr reg 0x34 (A) : 
    36.600591: p 35177: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.601137: p 35184: a 0x60: wr reg 0x6e (A) : 
    36.601354: p 35185: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.602003: p 35186: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.602642: p 35187: a 0x60: wr reg 0x6e (A) : 
    36.602860: p 35188: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.603507: p 35189: a 0x60: wr reg 0x6e (A) : 
    36.603881: p 35190: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.604533: p 35191: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.605258: p 35192: a 0x60: wr reg 0x70 (A) : 
    36.605475: p 35193: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.608536: p 35200: a 0x68: wr reg 0x34 (A) : 
    36.608753: p 35201: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.616361: p 35202: a 0x68: wr reg 0x34 (A) : 
    36.616579: p 35203: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.617126: p 35204: a 0x60: wr reg 0x6e (A) : 
    36.617345: p 35205: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.617993: p 35206: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.618632: p 35207: a 0x60: wr reg 0x6e (A) : 
    36.618850: p 35208: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.619496: p 35209: a 0x60: wr reg 0x6e (A) : 
    36.619878: p 35216: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.620534: p 35217: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.621258: p 35218: a 0x60: wr reg 0x70 (A) : 
    36.621476: p 35219: a 0x61: rd              : 0x00 
Deep Color Status
    36.622032: p 35220: a 0x60: wr reg 0x61 (A) : 
    36.622250: p 35221: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.636357: p 35222: a 0x68: wr reg 0x34 (A) : 
    36.636575: p 35223: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.637121: p 35224: a 0x60: wr reg 0x6e (A) : 
    36.637338: p 35225: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.637988: p 36864: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.638628: p 36865: a 0x60: wr reg 0x6e (A) : 
    36.638846: p 36866: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.639493: p 36867: a 0x60: wr reg 0x6e (A) : 
    36.639876: p 36868: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.640529: p 36869: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.641250: p 36870: a 0x60: wr reg 0x70 (A) : 
    36.641468: p 36871: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.642036: p 36872: a 0x68: wr reg 0x34 (A) : 
    36.642254: p 36873: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.656387: p 36880: a 0x68: wr reg 0x34 (A) : 
    36.656605: p 36881: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.657151: p 36882: a 0x60: wr reg 0x6e (A) : 
    36.657369: p 36883: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.658015: p 36884: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.658653: p 36885: a 0x60: wr reg 0x6e (A) : 
    36.658870: p 36886: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.659515: p 36887: a 0x60: wr reg 0x6e (A) : 
    36.659879: p 36888: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.660530: p 36889: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.661254: p 36896: a 0x60: wr reg 0x70 (A) : 
    36.661473: p 36897: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.676352: p 36898: a 0x68: wr reg 0x34 (A) : 
    36.676569: p 36899: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.677111: p 36900: a 0x60: wr reg 0x6e (A) : 
    36.677329: p 36901: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.677974: p 36902: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.678609: p 36903: a 0x60: wr reg 0x6e (A) : 
    36.678826: p 36904: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.679474: p 36905: a 0x60: wr reg 0x6e (A) : 
    36.679875: p 36912: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.680526: p 36913: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.681249: p 36914: a 0x60: wr reg 0x70 (A) : 
    36.681466: p 36915: a 0x61: rd              : 0x00 
Deep Color Status
    36.682018: p 36916: a 0x60: wr reg 0x61 (A) : 
    36.682237: p 36917: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.685306: p 36918: a 0x68: wr reg 0x34 (A) : 
    36.685524: p 36919: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.692352: p 36920: a 0x68: wr reg 0x34 (A) : 
    36.692569: p 36921: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.693109: p 36928: a 0x60: wr reg 0x6e (A) : 
    36.693327: p 36929: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.693972: p 36930: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.694609: p 36931: a 0x60: wr reg 0x6e (A) : 
    36.694826: p 36932: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.695470: p 36933: a 0x60: wr reg 0x6e (A) : 
    36.695873: p 36934: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.696526: p 36935: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.697249: p 36936: a 0x60: wr reg 0x70 (A) : 
    36.697466: p 36937: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.716363: p 36944: a 0x68: wr reg 0x34 (A) : 
    36.716581: p 36945: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.717127: p 36946: a 0x60: wr reg 0x6e (A) : 
    36.717346: p 36947: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.717994: p 36948: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.718633: p 36949: a 0x60: wr reg 0x6e (A) : 
    36.718851: p 36950: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.719496: p 36951: a 0x60: wr reg 0x6e (A) : 
    36.719873: p 36952: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.720530: p 36953: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.721257: p 36960: a 0x60: wr reg 0x70 (A) : 
    36.721475: p 36961: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.724533: p 36962: a 0x68: wr reg 0x34 (A) : 
    36.724750: p 36963: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.732354: p 36964: a 0x68: wr reg 0x34 (A) : 
    36.732572: p 36965: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.733115: p 36966: a 0x60: wr reg 0x6e (A) : 
    36.733334: p 36967: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.733981: p 36968: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.734617: p 36969: a 0x60: wr reg 0x6e (A) : 
    36.734835: p 36976: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.735480: p 36977: a 0x60: wr reg 0x6e (A) : 
    36.735873: p 36978: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.736528: p 36979: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.737253: p 36980: a 0x60: wr reg 0x70 (A) : 
    36.737471: p 36981: a 0x61: rd              : 0x00 
Deep Color Status
    36.738023: p 36982: a 0x60: wr reg 0x61 (A) : 
    36.738241: p 36983: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.752350: p 36984: a 0x68: wr reg 0x34 (A) : 
    36.752568: p 36985: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.753112: p 36992: a 0x60: wr reg 0x6e (A) : 
    36.753329: p 36993: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.753979: p 36994: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.754618: p 36995: a 0x60: wr reg 0x6e (A) : 
    36.754835: p 36996: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.755482: p 36997: a 0x60: wr reg 0x6e (A) : 
    36.755872: p 36998: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.756524: p 36999: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.757247: p 37000: a 0x60: wr reg 0x70 (A) : 
    36.757465: p 37001: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.758033: p 37008: a 0x68: wr reg 0x34 (A) : 
    36.758251: p 37009: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.772382: p 37010: a 0x68: wr reg 0x34 (A) : 
    36.772600: p 37011: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.773146: p 37012: a 0x60: wr reg 0x6e (A) : 
    36.773364: p 37013: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.774014: p 37014: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.774656: p 37015: a 0x60: wr reg 0x6e (A) : 
    36.774873: p 37016: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.775520: p 37017: a 0x60: wr reg 0x6e (A) : 
    36.775874: p 37120: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.776527: p 37121: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.777254: p 37122: a 0x60: wr reg 0x70 (A) : 
    36.777471: p 37123: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.792352: p 37124: a 0x68: wr reg 0x34 (A) : 
    36.792570: p 37125: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.793116: p 37126: a 0x60: wr reg 0x6e (A) : 
    36.793332: p 37127: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.793979: p 37128: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.794615: p 37129: a 0x60: wr reg 0x6e (A) : 
    36.794834: p 37136: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    36.795480: p 37137: a 0x60: wr reg 0x6e (A) : 
    36.795872: p 37138: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.796525: p 37139: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.797250: p 37140: a 0x60: wr reg 0x70 (A) : 
    36.797468: p 37141: a 0x61: rd              : 0x00 
Deep Color Status
    36.798020: p 37142: a 0x60: wr reg 0x61 (A) : 
    36.798237: p 37143: a 0x61: rd              : 0x00 
Interrupt Status
    36.802487: p 37144: a 0x60: wr reg 0x70 (A) : 
    36.802705: p 37145: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.803273: p 37152: a 0x68: wr reg 0x34 (A) : 
    36.803491: p 37153: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.808673: p 37154: a 0x68: wr reg 0x34 (A) : 
    36.808890: p 37155: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.809434: p 37156: a 0x60: wr reg 0x6e (A) : 
    36.809652: p 37157: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.810299: p 37158: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.810938: p 37159: a 0x60: wr reg 0x6e (A) : 
    36.811155: p 37160: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.812298: p 37161: a 0x60: wr reg 0x6e (A) : 
    36.812516: p 37168: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.813161: p 37169: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    36.824349: p 37170: a 0x68: wr reg 0x34 (A) : 
    36.824567: p 37171: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.825111: p 37172: a 0x60: wr reg 0x6e (A) : 
    36.825329: p 37173: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.825975: p 37174: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.826614: p 37175: a 0x60: wr reg 0x6e (A) : 
    36.826832: p 37176: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.827477: p 37177: a 0x60: wr reg 0x6e (A) : 
    36.827869: p 37184: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.828522: p 37185: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.829247: p 37186: a 0x60: wr reg 0x70 (A) : 
    36.829465: p 37187: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.832510: p 37188: a 0x68: wr reg 0x34 (A) : 
    36.832728: p 37189: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.840353: p 37190: a 0x68: wr reg 0x34 (A) : 
    36.840572: p 37191: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.841117: p 37192: a 0x60: wr reg 0x6e (A) : 
    36.841335: p 37193: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.841980: p 37200: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.842619: p 37201: a 0x60: wr reg 0x6e (A) : 
    36.842836: p 37202: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.843482: p 37203: a 0x60: wr reg 0x6e (A) : 
    36.843867: p 37204: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.844520: p 37205: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.845242: p 37206: a 0x60: wr reg 0x70 (A) : 
    36.845461: p 37207: a 0x61: rd              : 0x00 
Interrupt Status
    36.852306: p 37208: a 0x60: wr reg 0x70 (A) : 
    36.852524: p 37209: a 0x61: rd              : 0x00 
Deep Color Status
    36.853078: p 37216: a 0x60: wr reg 0x61 (A) : 
    36.853296: p 37217: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.858837: p 37218: a 0x68: wr reg 0x34 (A) : 
    36.859125: p 37219: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.859795: p 37220: a 0x60: wr reg 0x6e (A) : 
    36.860125: p 37221: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.860784: p 37222: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.861424: p 37223: a 0x60: wr reg 0x6e (A) : 
    36.861643: p 37224: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.862290: p 37225: a 0x60: wr reg 0x6e (A) : 
    36.862507: p 37232: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.863156: p 37233: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    36.864117: p 37234: a 0x68: wr reg 0x34 (A) : 
    36.864334: p 37235: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.876348: p 37236: a 0x68: wr reg 0x34 (A) : 
    36.876566: p 37237: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.877111: p 37238: a 0x60: wr reg 0x6e (A) : 
    36.877330: p 37239: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.877977: p 37240: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.878617: p 37241: a 0x60: wr reg 0x6e (A) : 
    36.878835: p 37248: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.879483: p 37249: a 0x60: wr reg 0x6e (A) : 
    36.879868: p 37250: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.880519: p 37251: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.881241: p 37252: a 0x60: wr reg 0x70 (A) : 
    36.881459: p 37253: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.900344: p 37254: a 0x68: wr reg 0x34 (A) : 
    36.900562: p 37255: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.901108: p 37256: a 0x60: wr reg 0x6e (A) : 
    36.901325: p 37257: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    36.901972: p 37264: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.902609: p 37265: a 0x60: wr reg 0x6e (A) : 
    36.902827: p 37266: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.903476: p 37267: a 0x60: wr reg 0x6e (A) : 
    36.903863: p 37268: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.904516: p 37269: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.905240: p 37270: a 0x60: wr reg 0x70 (A) : 
    36.905457: p 37271: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.907459: p 37272: a 0x68: wr reg 0x34 (A) : 
    36.907867: p 37273: a 0x69: rd              : 0x00 
Interrupt Status
    36.913367: p 37376: a 0x60: wr reg 0x70 (A) : 
    36.913651: p 37377: a 0x61: rd              : 0x00 
Deep Color Status
    36.914750: p 37378: a 0x60: wr reg 0x61 (A) : 
    36.914968: p 37379: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.924346: p 37380: a 0x68: wr reg 0x34 (A) : 
    36.924563: p 37381: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.925109: p 37382: a 0x60: wr reg 0x6e (A) : 
    36.925327: p 37383: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.925974: p 37384: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.926611: p 37385: a 0x60: wr reg 0x6e (A) : 
    36.926826: p 37392: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.927472: p 37393: a 0x60: wr reg 0x6e (A) : 
    36.927864: p 37394: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.928516: p 37395: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.929241: p 37396: a 0x60: wr reg 0x70 (A) : 
    36.929459: p 37397: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.944344: p 37398: a 0x68: wr reg 0x34 (A) : 
    36.944561: p 37399: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.945105: p 37400: a 0x60: wr reg 0x6e (A) : 
    36.945324: p 37401: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.945971: p 37408: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.946607: p 37409: a 0x60: wr reg 0x6e (A) : 
    36.946825: p 37410: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.947469: p 37411: a 0x60: wr reg 0x6e (A) : 
    36.947862: p 37412: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    36.948515: p 37413: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.949237: p 37414: a 0x60: wr reg 0x70 (A) : 
    36.949455: p 37415: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.964344: p 37416: a 0x68: wr reg 0x34 (A) : 
    36.964562: p 37417: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.965106: p 37424: a 0x60: wr reg 0x6e (A) : 
    36.965324: p 37425: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.965970: p 37426: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.966609: p 37427: a 0x60: wr reg 0x6e (A) : 
    36.966827: p 37428: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.967474: p 37429: a 0x60: wr reg 0x6e (A) : 
    36.967860: p 37430: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.968511: p 37431: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.969234: p 37432: a 0x60: wr reg 0x70 (A) : 
    36.969451: p 37433: a 0x61: rd              : 0x00 
Deep Color Status
    36.970003: p 37440: a 0x60: wr reg 0x61 (A) : 
    36.970221: p 37441: a 0x61: rd              : 0x00 
Interrupt Status
    36.976022: p 37442: a 0x60: wr reg 0x70 (A) : 
    36.976331: p 37443: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    36.976906: p 37444: a 0x68: wr reg 0x34 (A) : 
    36.977125: p 37445: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    36.988348: p 37446: a 0x68: wr reg 0x34 (A) : 
    36.988565: p 37447: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    36.989114: p 37448: a 0x60: wr reg 0x6e (A) : 
    36.989331: p 37449: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    36.989982: p 37456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    36.990621: p 37457: a 0x60: wr reg 0x6e (A) : 
    36.990839: p 37458: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    36.991487: p 37459: a 0x60: wr reg 0x6e (A) : 
    36.991847: p 37460: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    36.992502: p 37461: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    36.993223: p 37462: a 0x60: wr reg 0x70 (A) : 
    36.993441: p 37463: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.008342: p 37464: a 0x68: wr reg 0x34 (A) : 
    37.008560: p 37465: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.009107: p 37472: a 0x60: wr reg 0x6e (A) : 
    37.009326: p 37473: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.009977: p 37474: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.010615: p 37475: a 0x60: wr reg 0x6e (A) : 
    37.010833: p 37476: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.011482: p 37477: a 0x60: wr reg 0x6e (A) : 
    37.011845: p 37478: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.012502: p 37479: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.013229: p 37480: a 0x60: wr reg 0x70 (A) : 
    37.013447: p 37481: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.014017: p 37488: a 0x68: wr reg 0x34 (A) : 
    37.014235: p 37489: a 0x69: rd              : 0x00 
Interrupt Status
    37.021451: p 37490: a 0x60: wr reg 0x70 (A) : 
    37.021738: p 37491: a 0x61: rd              : 0x00 
Deep Color Status
    37.022302: p 37492: a 0x60: wr reg 0x61 (A) : 
    37.022520: p 37493: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.032337: p 37494: a 0x68: wr reg 0x34 (A) : 
    37.032556: p 37495: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.033102: p 37496: a 0x60: wr reg 0x6e (A) : 
    37.033319: p 37497: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.033968: p 37504: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.034607: p 37505: a 0x60: wr reg 0x6e (A) : 
    37.034824: p 37506: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.035469: p 37507: a 0x60: wr reg 0x6e (A) : 
    37.035857: p 37508: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.036510: p 37509: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.037233: p 37510: a 0x60: wr reg 0x70 (A) : 
    37.037450: p 37511: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.038018: p 37512: a 0x68: wr reg 0x34 (A) : 
    37.038236: p 37513: a 0x69: rd              : 0x00 
Interrupt Status
    37.044294: p 37520: a 0x60: wr reg 0x70 (A) : 
    37.044512: p 37521: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.056335: p 37522: a 0x68: wr reg 0x34 (A) : 
    37.056553: p 37523: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.057099: p 37524: a 0x60: wr reg 0x6e (A) : 
    37.057317: p 37525: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.057963: p 37526: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.058602: p 37527: a 0x60: wr reg 0x6e (A) : 
    37.058821: p 37528: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.059467: p 37529: a 0x60: wr reg 0x6e (A) : 
    37.059855: p 37632: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.060507: p 37633: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.061233: p 37634: a 0x60: wr reg 0x70 (A) : 
    37.061450: p 37635: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.062530: p 37636: a 0x68: wr reg 0x34 (A) : 
    37.062748: p 37637: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.072338: p 37638: a 0x68: wr reg 0x34 (A) : 
    37.072555: p 37639: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.073098: p 37640: a 0x60: wr reg 0x6e (A) : 
    37.073315: p 37641: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.073964: p 37648: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.074604: p 37649: a 0x60: wr reg 0x6e (A) : 
    37.074823: p 37650: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.075469: p 37651: a 0x60: wr reg 0x6e (A) : 
    37.075856: p 37652: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.076508: p 37653: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.077231: p 37654: a 0x60: wr reg 0x70 (A) : 
    37.077449: p 37655: a 0x61: rd              : 0x00 
Deep Color Status
    37.078001: p 37656: a 0x60: wr reg 0x61 (A) : 
    37.078218: p 37657: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.092348: p 37664: a 0x68: wr reg 0x34 (A) : 
    37.092565: p 37665: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.093111: p 37666: a 0x60: wr reg 0x6e (A) : 
    37.093330: p 37667: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.093976: p 37668: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.094615: p 37669: a 0x60: wr reg 0x6e (A) : 
    37.094833: p 37670: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.095478: p 37671: a 0x60: wr reg 0x6e (A) : 
    37.095858: p 37672: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.096508: p 37673: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.097231: p 37680: a 0x60: wr reg 0x70 (A) : 
    37.097449: p 37681: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.098016: p 37682: a 0x68: wr reg 0x34 (A) : 
    37.098234: p 37683: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.108332: p 37684: a 0x68: wr reg 0x34 (A) : 
    37.108550: p 37685: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.109094: p 37686: a 0x60: wr reg 0x6e (A) : 
    37.109311: p 37687: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.109958: p 37688: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.110597: p 37689: a 0x60: wr reg 0x6e (A) : 
    37.110815: p 37696: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.111460: p 37697: a 0x60: wr reg 0x6e (A) : 
    37.111854: p 37698: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.112505: p 37699: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.113227: p 37700: a 0x60: wr reg 0x70 (A) : 
    37.113445: p 37701: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.128335: p 37702: a 0x68: wr reg 0x34 (A) : 
    37.128552: p 37703: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.129096: p 37704: a 0x60: wr reg 0x6e (A) : 
    37.129314: p 37705: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.129961: p 37712: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.130600: p 37713: a 0x60: wr reg 0x6e (A) : 
    37.130817: p 37714: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.131462: p 37715: a 0x60: wr reg 0x6e (A) : 
    37.131852: p 37716: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.132505: p 37717: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.133227: p 37718: a 0x60: wr reg 0x70 (A) : 
    37.133446: p 37719: a 0x61: rd              : 0x00 
Deep Color Status
    37.134000: p 37720: a 0x60: wr reg 0x61 (A) : 
    37.134217: p 37721: a 0x61: rd              : 0x00 
Interrupt Status
    37.140049: p 37728: a 0x60: wr reg 0x70 (A) : 
    37.140357: p 37729: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.140931: p 37730: a 0x68: wr reg 0x34 (A) : 
    37.141148: p 37731: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.148352: p 37732: a 0x68: wr reg 0x34 (A) : 
    37.148570: p 37733: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.149116: p 37734: a 0x60: wr reg 0x6e (A) : 
    37.149333: p 37735: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.149983: p 37736: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.150619: p 37737: a 0x60: wr reg 0x6e (A) : 
    37.150837: p 37744: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.151484: p 37745: a 0x60: wr reg 0x6e (A) : 
    37.151851: p 37746: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.152504: p 37747: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.160293: p 37748: a 0x60: wr reg 0x70 (A) : 
    37.160511: p 37749: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.161080: p 37750: a 0x68: wr reg 0x34 (A) : 
    37.161299: p 37751: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.172332: p 37752: a 0x68: wr reg 0x34 (A) : 
    37.172550: p 37753: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.173096: p 37760: a 0x60: wr reg 0x6e (A) : 
    37.173313: p 37761: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.173960: p 37762: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.174599: p 37763: a 0x60: wr reg 0x6e (A) : 
    37.174817: p 37764: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.175466: p 37765: a 0x60: wr reg 0x6e (A) : 
    37.175852: p 37766: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.176507: p 37767: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.177233: p 37768: a 0x60: wr reg 0x70 (A) : 
    37.177451: p 37769: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.192336: p 37776: a 0x68: wr reg 0x34 (A) : 
    37.192554: p 37777: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.193098: p 37778: a 0x60: wr reg 0x6e (A) : 
    37.193316: p 37779: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.193962: p 37780: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.194603: p 37781: a 0x60: wr reg 0x6e (A) : 
    37.194822: p 37782: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.195468: p 37783: a 0x60: wr reg 0x6e (A) : 
    37.195852: p 37784: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.196505: p 37785: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.197229: p 37888: a 0x60: wr reg 0x70 (A) : 
    37.197448: p 37889: a 0x61: rd              : 0x00 
Deep Color Status
    37.197999: p 37890: a 0x60: wr reg 0x61 (A) : 
    37.198217: p 37891: a 0x61: rd              : 0x00 
Interrupt Status
    37.204422: p 37892: a 0x60: wr reg 0x70 (A) : 
    37.204640: p 37893: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.205210: p 37894: a 0x68: wr reg 0x34 (A) : 
    37.205428: p 37895: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.212354: p 37896: a 0x68: wr reg 0x34 (A) : 
    37.212572: p 37897: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.213118: p 37904: a 0x60: wr reg 0x6e (A) : 
    37.213335: p 37905: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.213985: p 37906: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.214621: p 37907: a 0x60: wr reg 0x6e (A) : 
    37.214839: p 37908: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.215486: p 37909: a 0x60: wr reg 0x6e (A) : 
    37.215851: p 37910: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.216504: p 37911: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.224291: p 37912: a 0x60: wr reg 0x70 (A) : 
    37.224508: p 37913: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.225077: p 37920: a 0x68: wr reg 0x34 (A) : 
    37.225294: p 37921: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.236330: p 37922: a 0x68: wr reg 0x34 (A) : 
    37.236548: p 37923: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.237088: p 37924: a 0x60: wr reg 0x6e (A) : 
    37.237305: p 37925: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.237950: p 37926: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.238589: p 37927: a 0x60: wr reg 0x6e (A) : 
    37.238807: p 37928: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.239449: p 37929: a 0x60: wr reg 0x6e (A) : 
    37.239849: p 37936: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.240502: p 37937: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.241227: p 37938: a 0x60: wr reg 0x70 (A) : 
    37.241445: p 37939: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.252328: p 37940: a 0x68: wr reg 0x34 (A) : 
    37.252547: p 37941: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.253086: p 37942: a 0x60: wr reg 0x6e (A) : 
    37.253304: p 37943: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.253949: p 37944: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.254584: p 37945: a 0x60: wr reg 0x6e (A) : 
    37.254801: p 37952: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.255444: p 37953: a 0x60: wr reg 0x6e (A) : 
    37.255848: p 37954: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.256501: p 37955: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.257225: p 37956: a 0x60: wr reg 0x70 (A) : 
    37.257444: p 37957: a 0x61: rd              : 0x00 
Deep Color Status
    37.257993: p 37958: a 0x60: wr reg 0x61 (A) : 
    37.258212: p 37959: a 0x61: rd              : 0x00 
Interrupt Status
    37.264217: p 37960: a 0x60: wr reg 0x70 (A) : 
    37.264435: p 37961: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.265009: p 37968: a 0x68: wr reg 0x34 (A) : 
    37.265226: p 37969: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.272352: p 37970: a 0x68: wr reg 0x34 (A) : 
    37.272570: p 37971: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.273116: p 37972: a 0x60: wr reg 0x6e (A) : 
    37.273334: p 37973: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.273983: p 37974: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.274622: p 37975: a 0x60: wr reg 0x6e (A) : 
    37.274839: p 37976: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.275486: p 37977: a 0x60: wr reg 0x6e (A) : 
    37.275846: p 37984: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.276499: p 37985: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.284281: p 37986: a 0x60: wr reg 0x70 (A) : 
    37.284499: p 37987: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.285067: p 37988: a 0x68: wr reg 0x34 (A) : 
    37.285285: p 37989: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.296326: p 37990: a 0x68: wr reg 0x34 (A) : 
    37.296544: p 37991: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.297086: p 37992: a 0x60: wr reg 0x6e (A) : 
    37.297303: p 37993: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.297947: p 38000: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.298585: p 38001: a 0x60: wr reg 0x6e (A) : 
    37.298803: p 38002: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.299446: p 38003: a 0x60: wr reg 0x6e (A) : 
    37.299846: p 38004: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.300494: p 38005: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.301220: p 38006: a 0x60: wr reg 0x70 (A) : 
    37.301437: p 38007: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.316322: p 38008: a 0x68: wr reg 0x34 (A) : 
    37.316541: p 38009: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.317084: p 38016: a 0x60: wr reg 0x6e (A) : 
    37.317302: p 38017: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.317947: p 38018: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.318584: p 38019: a 0x60: wr reg 0x6e (A) : 
    37.318801: p 38020: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.319446: p 38021: a 0x60: wr reg 0x6e (A) : 
    37.319844: p 38022: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.320497: p 38023: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.321222: p 38024: a 0x60: wr reg 0x70 (A) : 
    37.321439: p 38025: a 0x61: rd              : 0x00 
Deep Color Status
    37.321993: p 38032: a 0x60: wr reg 0x61 (A) : 
    37.322212: p 38033: a 0x61: rd              : 0x00 
Interrupt Status
    37.326891: p 38034: a 0x60: wr reg 0x70 (A) : 
    37.327175: p 38035: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.328237: p 38036: a 0x68: wr reg 0x34 (A) : 
    37.328454: p 38037: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.336348: p 38038: a 0x68: wr reg 0x34 (A) : 
    37.336566: p 38039: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.337110: p 38040: a 0x60: wr reg 0x6e (A) : 
    37.337325: p 38041: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.337972: p 38144: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.338609: p 38145: a 0x60: wr reg 0x6e (A) : 
    37.338827: p 38146: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.339470: p 38147: a 0x60: wr reg 0x6e (A) : 
    37.339844: p 38148: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.340491: p 38149: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.341215: p 38150: a 0x60: wr reg 0x70 (A) : 
    37.341433: p 38151: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.356321: p 38152: a 0x68: wr reg 0x34 (A) : 
    37.356538: p 38153: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.357078: p 38160: a 0x60: wr reg 0x6e (A) : 
    37.357296: p 38161: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.357945: p 38162: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.358579: p 38163: a 0x60: wr reg 0x6e (A) : 
    37.358798: p 38164: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.359440: p 38165: a 0x60: wr reg 0x6e (A) : 
    37.359842: p 38166: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.360495: p 38167: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.361219: p 38168: a 0x60: wr reg 0x70 (A) : 
    37.361438: p 38169: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.362004: p 38176: a 0x68: wr reg 0x34 (A) : 
    37.362221: p 38177: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.372315: p 38178: a 0x68: wr reg 0x34 (A) : 
    37.372532: p 38179: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.373072: p 38180: a 0x60: wr reg 0x6e (A) : 
    37.373291: p 38181: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.373935: p 38182: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.374572: p 38183: a 0x60: wr reg 0x6e (A) : 
    37.374790: p 38184: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.375434: p 38185: a 0x60: wr reg 0x6e (A) : 
    37.375842: p 38192: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.376493: p 38193: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.377218: p 38194: a 0x60: wr reg 0x70 (A) : 
    37.377436: p 38195: a 0x61: rd              : 0x00 
Interrupt Status
    37.383018: p 38196: a 0x60: wr reg 0x70 (A) : 
    37.383305: p 38197: a 0x61: rd              : 0x00 
Deep Color Status
    37.384327: p 38198: a 0x60: wr reg 0x61 (A) : 
    37.384545: p 38199: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.386465: p 38200: a 0x68: wr reg 0x34 (A) : 
    37.386683: p 38201: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.392345: p 38208: a 0x68: wr reg 0x34 (A) : 
    37.392562: p 38209: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.393104: p 38210: a 0x60: wr reg 0x6e (A) : 
    37.393322: p 38211: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.393971: p 38212: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.394607: p 38213: a 0x60: wr reg 0x6e (A) : 
    37.394826: p 38214: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.395468: p 38215: a 0x60: wr reg 0x6e (A) : 
    37.395840: p 38216: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.396491: p 38217: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.404277: p 38224: a 0x60: wr reg 0x70 (A) : 
    37.404495: p 38225: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.416320: p 38226: a 0x68: wr reg 0x34 (A) : 
    37.416539: p 38227: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.417082: p 38228: a 0x60: wr reg 0x6e (A) : 
    37.417300: p 38229: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.417945: p 38230: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.418583: p 38231: a 0x60: wr reg 0x6e (A) : 
    37.418802: p 38232: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.419449: p 38233: a 0x60: wr reg 0x6e (A) : 
    37.419838: p 38240: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.420493: p 38241: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.421218: p 38242: a 0x60: wr reg 0x70 (A) : 
    37.421436: p 38243: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.422002: p 38244: a 0x68: wr reg 0x34 (A) : 
    37.422219: p 38245: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.436349: p 38246: a 0x68: wr reg 0x34 (A) : 
    37.436566: p 38247: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.437109: p 38248: a 0x60: wr reg 0x6e (A) : 
    37.437326: p 38249: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.437971: p 38256: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.438608: p 38257: a 0x60: wr reg 0x6e (A) : 
    37.438826: p 38258: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.439468: p 38259: a 0x60: wr reg 0x6e (A) : 
    37.439839: p 38260: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.440489: p 38261: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.441214: p 38262: a 0x60: wr reg 0x70 (A) : 
    37.441432: p 38263: a 0x61: rd              : 0x00 
Deep Color Status
    37.441983: p 38264: a 0x60: wr reg 0x61 (A) : 
    37.442202: p 38265: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.444454: p 38272: a 0x68: wr reg 0x34 (A) : 
    37.444671: p 38273: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.452315: p 38274: a 0x68: wr reg 0x34 (A) : 
    37.452532: p 38275: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.453072: p 38276: a 0x60: wr reg 0x6e (A) : 
    37.453291: p 38277: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.453935: p 38278: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.454570: p 38279: a 0x60: wr reg 0x6e (A) : 
    37.454788: p 38280: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.455433: p 38281: a 0x60: wr reg 0x6e (A) : 
    37.455836: p 38288: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.456488: p 38289: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.457208: p 38290: a 0x60: wr reg 0x70 (A) : 
    37.457426: p 38291: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.472317: p 38292: a 0x68: wr reg 0x34 (A) : 
    37.472535: p 38293: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.473081: p 38294: a 0x60: wr reg 0x6e (A) : 
    37.473299: p 38295: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.473948: p 38296: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.474589: p 38297: a 0x60: wr reg 0x6e (A) : 
    37.474806: p 38400: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.475457: p 38401: a 0x60: wr reg 0x6e (A) : 
    37.475835: p 38402: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.476487: p 38403: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.477216: p 38404: a 0x60: wr reg 0x70 (A) : 
    37.477434: p 38405: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.480476: p 38406: a 0x68: wr reg 0x34 (A) : 
    37.480694: p 38407: a 0x69: rd              : 0x00 
Interrupt Status
    37.485385: p 38408: a 0x60: wr reg 0x70 (A) : 
    37.485673: p 38409: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.492335: p 38416: a 0x68: wr reg 0x34 (A) : 
    37.492553: p 38417: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.493099: p 38418: a 0x60: wr reg 0x6e (A) : 
    37.493316: p 38419: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.493966: p 38420: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.494602: p 38421: a 0x60: wr reg 0x6e (A) : 
    37.494820: p 38422: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.495465: p 38423: a 0x60: wr reg 0x6e (A) : 
    37.495837: p 38424: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.496490: p 38425: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    37.497217: p 38432: a 0x60: wr reg 0x61 (A) : 
    37.497434: p 38433: a 0x61: rd              : 0x00 
Interrupt Status
    37.504278: p 38434: a 0x60: wr reg 0x70 (A) : 
    37.504495: p 38435: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.505066: p 38436: a 0x68: wr reg 0x34 (A) : 
    37.505283: p 38437: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.516318: p 38438: a 0x68: wr reg 0x34 (A) : 
    37.516537: p 38439: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.517083: p 38440: a 0x60: wr reg 0x6e (A) : 
    37.517300: p 38441: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.517949: p 38448: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.518590: p 38449: a 0x60: wr reg 0x6e (A) : 
    37.518808: p 38450: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.519455: p 38451: a 0x60: wr reg 0x6e (A) : 
    37.519835: p 38452: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.520487: p 38453: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.521210: p 38454: a 0x60: wr reg 0x70 (A) : 
    37.521428: p 38455: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.536315: p 38456: a 0x68: wr reg 0x34 (A) : 
    37.536533: p 38457: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.537079: p 38464: a 0x60: wr reg 0x6e (A) : 
    37.537296: p 38465: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.537943: p 38466: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.538578: p 38467: a 0x60: wr reg 0x6e (A) : 
    37.538796: p 38468: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.539443: p 38469: a 0x60: wr reg 0x6e (A) : 
    37.539835: p 38470: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.540487: p 38471: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.541215: p 38472: a 0x60: wr reg 0x70 (A) : 
    37.541432: p 38473: a 0x61: rd              : 0x00 
Interrupt Status
    37.548092: p 38480: a 0x60: wr reg 0x70 (A) : 
    37.548381: p 38481: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.548960: p 38482: a 0x68: wr reg 0x34 (A) : 
    37.549177: p 38483: a 0x69: rd              : 0x00 
Deep Color Status
    37.550733: p 38484: a 0x60: wr reg 0x61 (A) : 
    37.550951: p 38485: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.560313: p 38486: a 0x68: wr reg 0x34 (A) : 
    37.560530: p 38487: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.561076: p 38488: a 0x60: wr reg 0x6e (A) : 
    37.561294: p 38489: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.561943: p 38496: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.562582: p 38497: a 0x60: wr reg 0x6e (A) : 
    37.562799: p 38498: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.563446: p 38499: a 0x60: wr reg 0x6e (A) : 
    37.563831: p 38500: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.564485: p 38501: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.565212: p 38502: a 0x60: wr reg 0x70 (A) : 
    37.565430: p 38503: a 0x61: rd              : 0x00 
Interrupt Status
    37.572269: p 38504: a 0x60: wr reg 0x70 (A) : 
    37.572487: p 38505: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.584311: p 38512: a 0x68: wr reg 0x34 (A) : 
    37.584528: p 38513: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.585074: p 38514: a 0x60: wr reg 0x6e (A) : 
    37.585292: p 38515: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.585939: p 38516: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.586577: p 38517: a 0x60: wr reg 0x6e (A) : 
    37.586796: p 38518: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.587443: p 38519: a 0x60: wr reg 0x6e (A) : 
    37.587831: p 38520: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.588481: p 38521: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.589208: p 38528: a 0x60: wr reg 0x70 (A) : 
    37.589425: p 38529: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.591330: p 38530: a 0x68: wr reg 0x34 (A) : 
    37.591718: p 38531: a 0x69: rd              : 0x00 
Interrupt Status
    37.596401: p 38532: a 0x60: wr reg 0x70 (A) : 
    37.596683: p 38533: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.608317: p 38534: a 0x68: wr reg 0x34 (A) : 
    37.608534: p 38535: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.609080: p 38536: a 0x60: wr reg 0x6e (A) : 
    37.609298: p 38537: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.609946: p 38544: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.610585: p 38545: a 0x60: wr reg 0x6e (A) : 
    37.610804: p 38546: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.611448: p 38547: a 0x60: wr reg 0x6e (A) : 
    37.611830: p 38548: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.612483: p 38549: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.613205: p 38550: a 0x60: wr reg 0x70 (A) : 
    37.613424: p 38551: a 0x61: rd              : 0x00 
Deep Color Status
    37.613977: p 38552: a 0x60: wr reg 0x61 (A) : 
    37.614195: p 38553: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.624313: p 38656: a 0x68: wr reg 0x34 (A) : 
    37.624530: p 38657: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.625074: p 38658: a 0x60: wr reg 0x6e (A) : 
    37.625292: p 38659: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.625939: p 38660: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.626578: p 38661: a 0x60: wr reg 0x6e (A) : 
    37.626796: p 38662: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.627440: p 38663: a 0x60: wr reg 0x6e (A) : 
    37.627828: p 38664: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.628481: p 38665: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.629206: p 38672: a 0x60: wr reg 0x70 (A) : 
    37.629424: p 38673: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.629992: p 38674: a 0x68: wr reg 0x34 (A) : 
    37.630209: p 38675: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.640311: p 38676: a 0x68: wr reg 0x34 (A) : 
    37.640529: p 38677: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.641076: p 38678: a 0x60: wr reg 0x6e (A) : 
    37.641295: p 38679: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.641943: p 38680: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.642586: p 38681: a 0x60: wr reg 0x6e (A) : 
    37.642804: p 38688: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.643451: p 38689: a 0x60: wr reg 0x6e (A) : 
    37.643827: p 38690: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.644483: p 38691: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.645210: p 38692: a 0x60: wr reg 0x70 (A) : 
    37.645428: p 38693: a 0x61: rd              : 0x00 
Interrupt Status
    37.652268: p 38694: a 0x60: wr reg 0x70 (A) : 
    37.652485: p 38695: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.657213: p 38696: a 0x68: wr reg 0x34 (A) : 
    37.657505: p 38697: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.658061: p 38704: a 0x60: wr reg 0x6e (A) : 
    37.658279: p 38705: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.658927: p 38706: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.659765: p 38707: a 0x60: wr reg 0x6e (A) : 
    37.660044: p 38708: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.660699: p 38709: a 0x60: wr reg 0x6e (A) : 
    37.660917: p 38710: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.661566: p 38711: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    37.662303: p 38712: a 0x68: wr reg 0x34 (A) : 
    37.662520: p 38713: a 0x69: rd              : 0x00 
Interrupt Status
    37.672266: p 38720: a 0x60: wr reg 0x70 (A) : 
    37.672483: p 38721: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.674431: p 38722: a 0x68: wr reg 0x34 (A) : 
    37.674650: p 38723: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.675195: p 38724: a 0x60: wr reg 0x6e (A) : 
    37.675413: p 38725: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.676262: p 38726: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.676899: p 38727: a 0x60: wr reg 0x6e (A) : 
    37.677116: p 38728: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.677762: p 38729: a 0x60: wr reg 0x6e (A) : 
    37.677979: p 38736: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.678624: p 38737: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    37.679350: p 38738: a 0x60: wr reg 0x61 (A) : 
    37.679713: p 38739: a 0x61: rd              : 0x00 
Interrupt Status
    37.688266: p 38740: a 0x60: wr reg 0x70 (A) : 
    37.688484: p 38741: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.689048: p 38742: a 0x68: wr reg 0x34 (A) : 
    37.689265: p 38743: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.696301: p 38744: a 0x68: wr reg 0x34 (A) : 
    37.696519: p 38745: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.697059: p 38752: a 0x60: wr reg 0x6e (A) : 
    37.697277: p 38753: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.697921: p 38754: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.698560: p 38755: a 0x60: wr reg 0x6e (A) : 
    37.698779: p 38756: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.699421: p 38757: a 0x60: wr reg 0x6e (A) : 
    37.699825: p 38758: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.700474: p 38759: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.708264: p 38760: a 0x60: wr reg 0x70 (A) : 
    37.708482: p 38761: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.714259: p 38768: a 0x68: wr reg 0x34 (A) : 
    37.714478: p 38769: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.715021: p 38770: a 0x60: wr reg 0x6e (A) : 
    37.715240: p 38771: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.716268: p 38772: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.716905: p 38773: a 0x60: wr reg 0x6e (A) : 
    37.717123: p 38774: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.717770: p 38775: a 0x60: wr reg 0x6e (A) : 
    37.717987: p 38776: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.718630: p 38777: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    37.719367: p 38784: a 0x68: wr reg 0x34 (A) : 
    37.719709: p 38785: a 0x69: rd              : 0x00 
Interrupt Status
    37.721702: p 38786: a 0x60: wr reg 0x70 (A) : 
    37.721921: p 38787: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.732308: p 38788: a 0x68: wr reg 0x34 (A) : 
    37.732526: p 38789: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.733072: p 38790: a 0x60: wr reg 0x6e (A) : 
    37.733289: p 38791: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.733936: p 38792: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.734571: p 38793: a 0x60: wr reg 0x6e (A) : 
    37.734789: p 38800: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.735434: p 38801: a 0x60: wr reg 0x6e (A) : 
    37.735824: p 38802: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.736477: p 38803: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.737199: p 38804: a 0x60: wr reg 0x70 (A) : 
    37.737417: p 38805: a 0x61: rd              : 0x00 
Deep Color Status
    37.737973: p 38806: a 0x60: wr reg 0x61 (A) : 
    37.738191: p 38807: a 0x61: rd              : 0x00 
Interrupt Status
    37.744264: p 38808: a 0x60: wr reg 0x70 (A) : 
    37.744482: p 38809: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.745046: p 38912: a 0x68: wr reg 0x34 (A) : 
    37.745264: p 38913: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.756306: p 38914: a 0x68: wr reg 0x34 (A) : 
    37.756524: p 38915: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.757065: p 38916: a 0x60: wr reg 0x6e (A) : 
    37.757283: p 38917: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.757928: p 38918: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.758562: p 38919: a 0x60: wr reg 0x6e (A) : 
    37.758781: p 38920: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.759425: p 38921: a 0x60: wr reg 0x6e (A) : 
    37.759823: p 38928: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.760478: p 38929: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.761203: p 38930: a 0x60: wr reg 0x70 (A) : 
    37.761420: p 38931: a 0x61: rd              : 0x00 
Interrupt Status
    37.768262: p 38932: a 0x60: wr reg 0x70 (A) : 
    37.768480: p 38933: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.774062: p 38934: a 0x68: wr reg 0x34 (A) : 
    37.774347: p 38935: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.774901: p 38936: a 0x60: wr reg 0x6e (A) : 
    37.775120: p 38937: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.776262: p 38944: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.776901: p 38945: a 0x60: wr reg 0x6e (A) : 
    37.777119: p 38946: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.777766: p 38947: a 0x60: wr reg 0x6e (A) : 
    37.777983: p 38948: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.778630: p 38949: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    37.779371: p 38950: a 0x68: wr reg 0x34 (A) : 
    37.779707: p 38951: a 0x69: rd              : 0x00 
Interrupt Status
    37.788260: p 38952: a 0x60: wr reg 0x70 (A) : 
    37.788478: p 38953: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.791336: p 38960: a 0x68: wr reg 0x34 (A) : 
    37.791708: p 38961: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.792262: p 38962: a 0x60: wr reg 0x6e (A) : 
    37.792479: p 38963: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.793126: p 38964: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.793767: p 38965: a 0x60: wr reg 0x6e (A) : 
    37.793985: p 38966: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.794632: p 38967: a 0x60: wr reg 0x6e (A) : 
    37.794849: p 38968: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.795496: p 38969: a 0x60: wr reg 0x69 (A) : 0xff 
Deep Color Status
    37.796347: p 38976: a 0x60: wr reg 0x61 (A) : 
    37.796565: p 38977: a 0x61: rd              : 0x00 
Interrupt Status
    37.804260: p 38978: a 0x60: wr reg 0x70 (A) : 
    37.804479: p 38979: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.805047: p 38980: a 0x68: wr reg 0x34 (A) : 
    37.805264: p 38981: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.812304: p 38982: a 0x68: wr reg 0x34 (A) : 
    37.812522: p 38983: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.813066: p 38984: a 0x60: wr reg 0x6e (A) : 
    37.813283: p 38985: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.813930: p 38992: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.814569: p 38993: a 0x60: wr reg 0x6e (A) : 
    37.814787: p 38994: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.815432: p 38995: a 0x60: wr reg 0x6e (A) : 
    37.815821: p 38996: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.816473: p 38997: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.824284: p 38998: a 0x60: wr reg 0x70 (A) : 
    37.824503: p 38999: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.829231: p 39000: a 0x68: wr reg 0x34 (A) : 
    37.829518: p 39001: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.830070: p 39008: a 0x60: wr reg 0x6e (A) : 
    37.830288: p 39009: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.830934: p 39010: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.831772: p 39011: a 0x60: wr reg 0x6e (A) : 
    37.832051: p 39012: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.832704: p 39013: a 0x60: wr reg 0x6e (A) : 
    37.832922: p 39014: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.833567: p 39015: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    37.834305: p 39016: a 0x68: wr reg 0x34 (A) : 
    37.834524: p 39017: a 0x69: rd              : 0x00 
Interrupt Status
    37.835785: p 39024: a 0x60: wr reg 0x70 (A) : 
    37.836009: p 39025: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.848301: p 39026: a 0x68: wr reg 0x34 (A) : 
    37.848518: p 39027: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.849064: p 39028: a 0x60: wr reg 0x6e (A) : 
    37.849282: p 39029: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.849929: p 39030: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.850567: p 39031: a 0x60: wr reg 0x6e (A) : 
    37.850786: p 39032: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.851430: p 39033: a 0x60: wr reg 0x6e (A) : 
    37.851818: p 39040: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.852471: p 39041: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.853195: p 39042: a 0x60: wr reg 0x70 (A) : 
    37.853414: p 39043: a 0x61: rd              : 0x00 
Deep Color Status
    37.853968: p 39044: a 0x60: wr reg 0x61 (A) : 
    37.854185: p 39045: a 0x61: rd              : 0x00 
Interrupt Status
    37.860283: p 39046: a 0x60: wr reg 0x70 (A) : 
    37.860501: p 39047: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.861066: p 39048: a 0x68: wr reg 0x34 (A) : 
    37.861284: p 39049: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.872298: p 39056: a 0x68: wr reg 0x34 (A) : 
    37.872516: p 39057: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.873061: p 39058: a 0x60: wr reg 0x6e (A) : 
    37.873280: p 39059: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.873927: p 39060: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.874565: p 39061: a 0x60: wr reg 0x6e (A) : 
    37.874783: p 39062: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.875430: p 39063: a 0x60: wr reg 0x6e (A) : 
    37.875816: p 39064: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.876471: p 39065: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.877199: p 39168: a 0x60: wr reg 0x70 (A) : 
    37.877417: p 39169: a 0x61: rd              : 0x00 
Interrupt Status
    37.884254: p 39170: a 0x60: wr reg 0x70 (A) : 
    37.884473: p 39171: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.890902: p 39172: a 0x68: wr reg 0x34 (A) : 
    37.891186: p 39173: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.892188: p 39174: a 0x60: wr reg 0x6e (A) : 
    37.892406: p 39175: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.893059: p 39176: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.893698: p 39177: a 0x60: wr reg 0x6e (A) : 
    37.893915: p 39184: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.894564: p 39185: a 0x60: wr reg 0x6e (A) : 
    37.894782: p 39186: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.895431: p 39187: a 0x60: wr reg 0x69 (A) : 0xff 
<Unknown>
    37.896344: p 39188: a 0x68: wr reg 0x7f (A) : 0x81 
Interrupt Status 3
    37.896980: p 39189: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    37.897631: p 39190: a 0x68: wr reg 0x34 (A) : 
    37.897849: p 39191: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.908294: p 39192: a 0x68: wr reg 0x34 (A) : 
    37.908512: p 39193: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.909054: p 39200: a 0x60: wr reg 0x6e (A) : 
    37.909272: p 39201: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.909914: p 39202: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.910551: p 39203: a 0x60: wr reg 0x6e (A) : 
    37.910769: p 39204: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.911412: p 39205: a 0x60: wr reg 0x6e (A) : 
    37.911814: p 39206: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.912462: p 39207: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.913182: p 39208: a 0x60: wr reg 0x70 (A) : 
    37.913399: p 39209: a 0x61: rd              : 0x00 
Deep Color Status
    37.915307: p 39216: a 0x60: wr reg 0x61 (A) : 
    37.915701: p 39217: a 0x61: rd              : 0x00 
Interrupt Status
    37.918602: p 39218: a 0x60: wr reg 0x70 (A) : 
    37.918821: p 39219: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.919384: p 39220: a 0x68: wr reg 0x34 (A) : 
    37.919700: p 39221: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.932296: p 39222: a 0x68: wr reg 0x34 (A) : 
    37.932513: p 39223: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.933062: p 39224: a 0x60: wr reg 0x6e (A) : 
    37.933279: p 39225: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.933928: p 39232: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.934567: p 39233: a 0x60: wr reg 0x6e (A) : 
    37.934785: p 39234: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.935431: p 39235: a 0x60: wr reg 0x6e (A) : 
    37.935814: p 39236: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.936466: p 39237: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.937189: p 39238: a 0x60: wr reg 0x70 (A) : 
    37.937407: p 39239: a 0x61: rd              : 0x00 
Interrupt Status
    37.944252: p 39240: a 0x60: wr reg 0x70 (A) : 
    37.944471: p 39241: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.950142: p 39248: a 0x68: wr reg 0x34 (A) : 
    37.950428: p 39249: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.950981: p 39250: a 0x60: wr reg 0x6e (A) : 
    37.951200: p 39251: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    37.952230: p 39252: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.952869: p 39253: a 0x60: wr reg 0x6e (A) : 
    37.953087: p 39254: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.953732: p 39255: a 0x60: wr reg 0x6e (A) : 
    37.953950: p 39256: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.954597: p 39257: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    37.955335: p 39264: a 0x68: wr reg 0x34 (A) : 
    37.955697: p 39265: a 0x69: rd              : 0x00 
Interrupt Status
    37.956769: p 39266: a 0x60: wr reg 0x70 (A) : 
    37.956987: p 39267: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.972292: p 39268: a 0x68: wr reg 0x34 (A) : 
    37.972510: p 39269: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.973053: p 39270: a 0x60: wr reg 0x6e (A) : 
    37.973272: p 39271: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.973919: p 39272: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.974555: p 39273: a 0x60: wr reg 0x6e (A) : 
    37.974773: p 39280: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    37.975418: p 39281: a 0x60: wr reg 0x6e (A) : 
    37.975811: p 39282: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    37.976462: p 39283: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.977187: p 39284: a 0x60: wr reg 0x70 (A) : 
    37.977405: p 39285: a 0x61: rd              : 0x00 
Deep Color Status
    37.977957: p 39286: a 0x60: wr reg 0x61 (A) : 
    37.978175: p 39287: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    37.980427: p 39288: a 0x68: wr reg 0x34 (A) : 
    37.980644: p 39289: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    37.988296: p 39296: a 0x68: wr reg 0x34 (A) : 
    37.988514: p 39297: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    37.989058: p 39298: a 0x60: wr reg 0x6e (A) : 
    37.989275: p 39299: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    37.989922: p 39300: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    37.990561: p 39301: a 0x60: wr reg 0x6e (A) : 
    37.990779: p 39302: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    37.991426: p 39303: a 0x60: wr reg 0x6e (A) : 
    37.991798: p 39304: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    37.992450: p 39305: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    37.993175: p 39312: a 0x60: wr reg 0x70 (A) : 
    37.993393: p 39313: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.004289: p 39314: a 0x68: wr reg 0x34 (A) : 
    38.004506: p 39315: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.005052: p 39316: a 0x60: wr reg 0x6e (A) : 
    38.005270: p 39317: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.005919: p 39318: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.006555: p 39319: a 0x60: wr reg 0x6e (A) : 
    38.006774: p 39320: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.007421: p 39321: a 0x60: wr reg 0x6e (A) : 
    38.007798: p 65536: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.008455: p 65537: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.009178: p 65538: a 0x60: wr reg 0x70 (A) : 
    38.009395: p 65539: a 0x61: rd              : 0x00 
Interrupt Status
    38.016081: p 65540: a 0x60: wr reg 0x70 (A) : 
    38.016367: p 65541: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.016943: p 65542: a 0x68: wr reg 0x34 (A) : 
    38.017161: p 65543: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.024308: p 65544: a 0x68: wr reg 0x34 (A) : 
    38.024527: p 65545: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.025070: p 65552: a 0x60: wr reg 0x6e (A) : 
    38.025288: p 65553: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.025937: p 65554: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.026573: p 65555: a 0x60: wr reg 0x6e (A) : 
    38.026789: p 65556: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.027434: p 65557: a 0x60: wr reg 0x6e (A) : 
    38.027808: p 65558: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.028461: p 65559: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.029677: p 65560: a 0x60: wr reg 0x70 (A) : 
    38.029896: p 65561: a 0x61: rd              : 0x00 
Deep Color Status
    38.030450: p 65568: a 0x60: wr reg 0x61 (A) : 
    38.030667: p 65569: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.040289: p 65570: a 0x68: wr reg 0x34 (A) : 
    38.040506: p 65571: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.041052: p 65572: a 0x60: wr reg 0x6e (A) : 
    38.041271: p 65573: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.041921: p 65574: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.042562: p 65575: a 0x60: wr reg 0x6e (A) : 
    38.042780: p 65576: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.043428: p 65577: a 0x60: wr reg 0x6e (A) : 
    38.043807: p 65584: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.044461: p 65585: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.045190: p 65586: a 0x60: wr reg 0x70 (A) : 
    38.045408: p 65587: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.045980: p 65588: a 0x68: wr reg 0x34 (A) : 
    38.046197: p 65589: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.064284: p 65590: a 0x68: wr reg 0x34 (A) : 
    38.064503: p 65591: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.065047: p 65592: a 0x60: wr reg 0x6e (A) : 
    38.065264: p 65593: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.065913: p 65600: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.066552: p 65601: a 0x60: wr reg 0x6e (A) : 
    38.066770: p 65602: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.067417: p 65603: a 0x60: wr reg 0x6e (A) : 
    38.067807: p 65604: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.068461: p 65605: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.069188: p 65606: a 0x60: wr reg 0x70 (A) : 
    38.069406: p 65607: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.088297: p 65608: a 0x68: wr reg 0x34 (A) : 
    38.088515: p 65609: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.089059: p 65616: a 0x60: wr reg 0x6e (A) : 
    38.089276: p 65617: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.089925: p 65618: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.090562: p 65619: a 0x60: wr reg 0x6e (A) : 
    38.090780: p 65620: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.091426: p 65621: a 0x60: wr reg 0x6e (A) : 
    38.091806: p 65622: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.092458: p 65623: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.093184: p 65624: a 0x60: wr reg 0x70 (A) : 
    38.093402: p 65625: a 0x61: rd              : 0x00 
Deep Color Status
    38.093958: p 65632: a 0x60: wr reg 0x61 (A) : 
    38.094176: p 65633: a 0x61: rd              : 0x00 
<Unknown>
    38.096460: p 65634: a 0x68: wr reg 0x7f (A) : 0x83 
Interrupt Status 3
    38.097096: p 65635: a 0x60: wr reg 0x73 (A) : 0x02 
RX_AUDP_STAT
    38.097749: p 65636: a 0x68: wr reg 0x34 (A) : 
    38.097967: p 65637: a 0x69: rd              : 0x00 
Interrupt Status
    38.100077: p 65638: a 0x60: wr reg 0x70 (A) : 
    38.100294: p 65639: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.108284: p 65640: a 0x68: wr reg 0x34 (A) : 
    38.108502: p 65641: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.109048: p 65648: a 0x60: wr reg 0x6e (A) : 
    38.109266: p 65649: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.109915: p 65650: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.110551: p 65651: a 0x60: wr reg 0x6e (A) : 
    38.110769: p 65652: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.111416: p 65653: a 0x60: wr reg 0x6e (A) : 
    38.111806: p 65654: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.112457: p 65655: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.120245: p 65656: a 0x60: wr reg 0x70 (A) : 
    38.120463: p 65657: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.121031: p 65664: a 0x68: wr reg 0x34 (A) : 
    38.121249: p 65665: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.136310: p 65666: a 0x68: wr reg 0x34 (A) : 
    38.136528: p 65667: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.137076: p 65668: a 0x60: wr reg 0x6e (A) : 
    38.137293: p 65669: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.137940: p 65670: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.138581: p 65671: a 0x60: wr reg 0x6e (A) : 
    38.138799: p 65672: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.139443: p 65673: a 0x60: wr reg 0x6e (A) : 
    38.139803: p 65680: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.140456: p 65681: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.141183: p 65682: a 0x60: wr reg 0x70 (A) : 
    38.141401: p 65683: a 0x61: rd              : 0x00 
Interrupt Status
    38.148243: p 65684: a 0x60: wr reg 0x70 (A) : 
    38.148460: p 65685: a 0x61: rd              : 0x00 
Deep Color Status
    38.149012: p 65686: a 0x60: wr reg 0x61 (A) : 
    38.149231: p 65687: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.151138: p 65688: a 0x68: wr reg 0x34 (A) : 
    38.151356: p 65689: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.160283: p 65792: a 0x68: wr reg 0x34 (A) : 
    38.160502: p 65793: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.161047: p 65794: a 0x60: wr reg 0x6e (A) : 
    38.161265: p 65795: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.161912: p 65796: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.162551: p 65797: a 0x60: wr reg 0x6e (A) : 
    38.162768: p 65798: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.163415: p 65799: a 0x60: wr reg 0x6e (A) : 
    38.163801: p 65800: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.164454: p 65801: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.165179: p 65808: a 0x60: wr reg 0x70 (A) : 
    38.165396: p 65809: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.180282: p 65810: a 0x68: wr reg 0x34 (A) : 
    38.180500: p 65811: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.181046: p 65812: a 0x60: wr reg 0x6e (A) : 
    38.181261: p 65813: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.181910: p 65814: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.182551: p 65815: a 0x60: wr reg 0x6e (A) : 
    38.182769: p 65816: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.183417: p 65817: a 0x60: wr reg 0x6e (A) : 
    38.183802: p 65824: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.184455: p 65825: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.185179: p 65826: a 0x60: wr reg 0x70 (A) : 
    38.185397: p 65827: a 0x61: rd              : 0x00 
Interrupt Status
    38.190885: p 65828: a 0x60: wr reg 0x70 (A) : 
    38.191173: p 65829: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.192208: p 65830: a 0x68: wr reg 0x34 (A) : 
    38.192426: p 65831: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.200282: p 65832: a 0x68: wr reg 0x34 (A) : 
    38.200499: p 65833: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.201043: p 65840: a 0x60: wr reg 0x6e (A) : 
    38.201262: p 65841: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.201910: p 65842: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.202551: p 65843: a 0x60: wr reg 0x6e (A) : 
    38.202769: p 65844: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.203415: p 65845: a 0x60: wr reg 0x6e (A) : 
    38.203800: p 65846: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.204454: p 65847: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.205179: p 65848: a 0x60: wr reg 0x70 (A) : 
    38.205397: p 65849: a 0x61: rd              : 0x00 
Deep Color Status
    38.205953: p 65856: a 0x60: wr reg 0x61 (A) : 
    38.206170: p 65857: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.224283: p 65858: a 0x68: wr reg 0x34 (A) : 
    38.224502: p 65859: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.225046: p 65860: a 0x60: wr reg 0x6e (A) : 
    38.225263: p 65861: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.225910: p 65862: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.226549: p 65863: a 0x60: wr reg 0x6e (A) : 
    38.226766: p 65864: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.227413: p 65865: a 0x60: wr reg 0x6e (A) : 
    38.227800: p 65872: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.228452: p 65873: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.229177: p 65874: a 0x60: wr reg 0x70 (A) : 
    38.229395: p 65875: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.229962: p 65876: a 0x68: wr reg 0x34 (A) : 
    38.230181: p 65877: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.244307: p 65878: a 0x68: wr reg 0x34 (A) : 
    38.244526: p 65879: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.245073: p 65880: a 0x60: wr reg 0x6e (A) : 
    38.245292: p 65881: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.245938: p 65888: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.246577: p 65889: a 0x60: wr reg 0x6e (A) : 
    38.246795: p 65890: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.247439: p 65891: a 0x60: wr reg 0x6e (A) : 
    38.247802: p 65892: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.248454: p 65893: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.249183: p 65894: a 0x60: wr reg 0x70 (A) : 
    38.249401: p 65895: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.250484: p 65896: a 0x68: wr reg 0x34 (A) : 
    38.250703: p 65897: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.260278: p 65904: a 0x68: wr reg 0x34 (A) : 
    38.260496: p 65905: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.261036: p 65906: a 0x60: wr reg 0x6e (A) : 
    38.261254: p 65907: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.261901: p 65908: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.262535: p 65909: a 0x60: wr reg 0x6e (A) : 
    38.262753: p 65910: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.263398: p 65911: a 0x60: wr reg 0x6e (A) : 
    38.263800: p 65912: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.264451: p 65913: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.265172: p 65920: a 0x60: wr reg 0x70 (A) : 
    38.265389: p 65921: a 0x61: rd              : 0x00 
Deep Color Status
    38.267379: p 65922: a 0x60: wr reg 0x61 (A) : 
    38.267697: p 65923: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.276277: p 65924: a 0x68: wr reg 0x34 (A) : 
    38.276494: p 65925: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.277036: p 65926: a 0x60: wr reg 0x6e (A) : 
    38.277254: p 65927: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.277897: p 65928: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.278534: p 65929: a 0x60: wr reg 0x6e (A) : 
    38.278751: p 65936: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.279394: p 65937: a 0x60: wr reg 0x6e (A) : 
    38.279798: p 65938: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.280449: p 65939: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.281171: p 65940: a 0x60: wr reg 0x70 (A) : 
    38.281390: p 65941: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.281954: p 65942: a 0x68: wr reg 0x34 (A) : 
    38.282171: p 65943: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.292302: p 65944: a 0x68: wr reg 0x34 (A) : 
    38.292521: p 65945: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.293067: p 66048: a 0x60: wr reg 0x6e (A) : 
    38.293284: p 66049: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.293933: p 66050: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.294572: p 66051: a 0x60: wr reg 0x6e (A) : 
    38.294790: p 66052: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.295437: p 66053: a 0x60: wr reg 0x6e (A) : 
    38.295798: p 66054: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.296451: p 66055: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.297178: p 66056: a 0x60: wr reg 0x70 (A) : 
    38.297396: p 66057: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.308271: p 66064: a 0x68: wr reg 0x34 (A) : 
    38.308489: p 66065: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.309033: p 66066: a 0x60: wr reg 0x6e (A) : 
    38.309251: p 66067: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.309900: p 66068: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.310536: p 66069: a 0x60: wr reg 0x6e (A) : 
    38.310755: p 66070: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.311401: p 66071: a 0x60: wr reg 0x6e (A) : 
    38.311795: p 66072: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.312447: p 66073: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.313169: p 66080: a 0x60: wr reg 0x70 (A) : 
    38.313387: p 66081: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.313954: p 66082: a 0x68: wr reg 0x34 (A) : 
    38.314172: p 66083: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.324275: p 66084: a 0x68: wr reg 0x34 (A) : 
    38.324494: p 66085: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.325035: p 66086: a 0x60: wr reg 0x6e (A) : 
    38.325253: p 66087: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.325896: p 66088: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.326535: p 66089: a 0x60: wr reg 0x6e (A) : 
    38.326752: p 66096: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.327397: p 66097: a 0x60: wr reg 0x6e (A) : 
    38.327797: p 66098: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.328448: p 66099: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.329170: p 66100: a 0x60: wr reg 0x70 (A) : 
    38.329389: p 66101: a 0x61: rd              : 0x00 
Deep Color Status
    38.332412: p 66102: a 0x60: wr reg 0x61 (A) : 
    38.332631: p 66103: a 0x61: rd              : 0x00 
Interrupt Status
    38.334604: p 66104: a 0x60: wr reg 0x70 (A) : 
    38.334822: p 66105: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.335386: p 66112: a 0x68: wr reg 0x34 (A) : 
    38.335796: p 66113: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.352281: p 66114: a 0x68: wr reg 0x34 (A) : 
    38.352499: p 66115: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.353040: p 66116: a 0x60: wr reg 0x6e (A) : 
    38.353259: p 66117: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.353905: p 66118: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.354542: p 66119: a 0x60: wr reg 0x6e (A) : 
    38.354758: p 66120: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.355401: p 66121: a 0x60: wr reg 0x6e (A) : 
    38.355792: p 66128: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.356445: p 66129: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.357166: p 66130: a 0x60: wr reg 0x70 (A) : 
    38.357384: p 66131: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.372267: p 66132: a 0x68: wr reg 0x34 (A) : 
    38.372485: p 66133: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.373025: p 66134: a 0x60: wr reg 0x6e (A) : 
    38.373243: p 66135: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.373891: p 66136: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.374527: p 66137: a 0x60: wr reg 0x6e (A) : 
    38.374744: p 66144: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.375391: p 66145: a 0x60: wr reg 0x6e (A) : 
    38.375793: p 66146: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.376447: p 66147: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.377170: p 66148: a 0x60: wr reg 0x70 (A) : 
    38.377389: p 66149: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.379386: p 66150: a 0x68: wr reg 0x34 (A) : 
    38.379794: p 66151: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.388269: p 66152: a 0x68: wr reg 0x34 (A) : 
    38.388487: p 66153: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.389029: p 66160: a 0x60: wr reg 0x6e (A) : 
    38.389247: p 66161: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.389894: p 66162: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.390530: p 66163: a 0x60: wr reg 0x6e (A) : 
    38.390749: p 66164: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.391393: p 66165: a 0x60: wr reg 0x6e (A) : 
    38.391791: p 66166: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.392442: p 66167: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.393164: p 66168: a 0x60: wr reg 0x70 (A) : 
    38.393383: p 66169: a 0x61: rd              : 0x00 
Deep Color Status
    38.393932: p 66176: a 0x60: wr reg 0x61 (A) : 
    38.394151: p 66177: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.412278: p 66178: a 0x68: wr reg 0x34 (A) : 
    38.412495: p 66179: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.413039: p 66180: a 0x60: wr reg 0x6e (A) : 
    38.413257: p 66181: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.413902: p 66182: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.414536: p 66183: a 0x60: wr reg 0x6e (A) : 
    38.414755: p 66184: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.415399: p 66185: a 0x60: wr reg 0x6e (A) : 
    38.415791: p 66192: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.416440: p 66193: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.417167: p 66194: a 0x60: wr reg 0x70 (A) : 
    38.417384: p 66195: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.417949: p 66196: a 0x68: wr reg 0x34 (A) : 
    38.418166: p 66197: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.428272: p 66198: a 0x68: wr reg 0x34 (A) : 
    38.428489: p 66199: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.429032: p 66200: a 0x60: wr reg 0x6e (A) : 
    38.429249: p 66201: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.429892: p 66304: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.430529: p 66305: a 0x60: wr reg 0x6e (A) : 
    38.430747: p 66306: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.431390: p 66307: a 0x60: wr reg 0x6e (A) : 
    38.431792: p 66308: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.432442: p 66309: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.433169: p 66310: a 0x60: wr reg 0x70 (A) : 
    38.433387: p 66311: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.444270: p 66312: a 0x68: wr reg 0x34 (A) : 
    38.444488: p 66313: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.445032: p 66320: a 0x60: wr reg 0x6e (A) : 
    38.445250: p 66321: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.445897: p 66322: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.446536: p 66323: a 0x60: wr reg 0x6e (A) : 
    38.446753: p 66324: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.447398: p 66325: a 0x60: wr reg 0x6e (A) : 
    38.447788: p 66326: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.448436: p 66327: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.449157: p 66328: a 0x60: wr reg 0x70 (A) : 
    38.449376: p 66329: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.449939: p 66336: a 0x68: wr reg 0x34 (A) : 
    38.450157: p 66337: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.464297: p 66338: a 0x68: wr reg 0x34 (A) : 
    38.464514: p 66339: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.465056: p 66340: a 0x60: wr reg 0x6e (A) : 
    38.465274: p 66341: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.465921: p 66342: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.466558: p 66343: a 0x60: wr reg 0x6e (A) : 
    38.466775: p 66344: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.467418: p 66345: a 0x60: wr reg 0x6e (A) : 
    38.467788: p 66352: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.468439: p 66353: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.469166: p 66354: a 0x60: wr reg 0x70 (A) : 
    38.469383: p 66355: a 0x61: rd              : 0x00 
Deep Color Status
    38.470478: p 66356: a 0x60: wr reg 0x61 (A) : 
    38.470695: p 66357: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.472737: p 66358: a 0x68: wr reg 0x34 (A) : 
    38.472955: p 66359: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.480266: p 66360: a 0x68: wr reg 0x34 (A) : 
    38.480485: p 66361: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.481024: p 66368: a 0x60: wr reg 0x6e (A) : 
    38.481242: p 66369: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.481885: p 66370: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.482520: p 66371: a 0x60: wr reg 0x6e (A) : 
    38.482737: p 66372: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.483381: p 66373: a 0x60: wr reg 0x6e (A) : 
    38.483786: p 66374: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.484437: p 66375: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.485155: p 66376: a 0x60: wr reg 0x70 (A) : 
    38.485374: p 66377: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.500265: p 66384: a 0x68: wr reg 0x34 (A) : 
    38.500482: p 66385: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.501028: p 66386: a 0x60: wr reg 0x6e (A) : 
    38.501247: p 66387: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.501895: p 66388: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.502536: p 66389: a 0x60: wr reg 0x6e (A) : 
    38.502754: p 66390: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.503402: p 66391: a 0x60: wr reg 0x6e (A) : 
    38.503786: p 66392: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.504441: p 66393: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.505170: p 66400: a 0x60: wr reg 0x70 (A) : 
    38.505388: p 66401: a 0x61: rd              : 0x00 
Interrupt Status
    38.510888: p 66402: a 0x60: wr reg 0x70 (A) : 
    38.511172: p 66403: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.512213: p 66404: a 0x68: wr reg 0x34 (A) : 
    38.512431: p 66405: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.520266: p 66406: a 0x68: wr reg 0x34 (A) : 
    38.520485: p 66407: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.521031: p 66408: a 0x60: wr reg 0x6e (A) : 
    38.521248: p 66409: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.521895: p 66416: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.522534: p 66417: a 0x60: wr reg 0x6e (A) : 
    38.522751: p 66418: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.523398: p 66419: a 0x60: wr reg 0x6e (A) : 
    38.523784: p 66420: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.524437: p 66421: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.525160: p 66422: a 0x60: wr reg 0x70 (A) : 
    38.525378: p 66423: a 0x61: rd              : 0x00 
Deep Color Status
    38.525931: p 66424: a 0x60: wr reg 0x61 (A) : 
    38.526150: p 66425: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.540269: p 66432: a 0x68: wr reg 0x34 (A) : 
    38.540487: p 66433: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.541033: p 66434: a 0x60: wr reg 0x6e (A) : 
    38.541250: p 66435: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.541897: p 66436: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.542538: p 66437: a 0x60: wr reg 0x6e (A) : 
    38.542756: p 66438: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.543405: p 66439: a 0x60: wr reg 0x6e (A) : 
    38.543782: p 66440: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.544435: p 66441: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.545160: p 66448: a 0x60: wr reg 0x70 (A) : 
    38.545378: p 66449: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.545944: p 66450: a 0x68: wr reg 0x34 (A) : 
    38.546161: p 66451: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.556261: p 66452: a 0x68: wr reg 0x34 (A) : 
    38.556479: p 66453: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.557021: p 66454: a 0x60: wr reg 0x6e (A) : 
    38.557238: p 66455: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.557885: p 66456: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.558524: p 66457: a 0x60: wr reg 0x6e (A) : 
    38.558742: p 66560: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.559389: p 66561: a 0x60: wr reg 0x6e (A) : 
    38.559785: p 66562: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.560440: p 66563: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.561163: p 66564: a 0x60: wr reg 0x70 (A) : 
    38.561380: p 66565: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.584275: p 66566: a 0x68: wr reg 0x34 (A) : 
    38.584493: p 66567: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.585041: p 66568: a 0x60: wr reg 0x6e (A) : 
    38.585259: p 66569: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.585907: p 66576: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.586546: p 66577: a 0x60: wr reg 0x6e (A) : 
    38.586764: p 66578: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.587411: p 66579: a 0x60: wr reg 0x6e (A) : 
    38.587781: p 66580: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.588434: p 66581: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.589159: p 66582: a 0x60: wr reg 0x70 (A) : 
    38.589376: p 66583: a 0x61: rd              : 0x00 
Deep Color Status
    38.589930: p 66584: a 0x60: wr reg 0x61 (A) : 
    38.590148: p 66585: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.591248: p 66592: a 0x68: wr reg 0x34 (A) : 
    38.591465: p 66593: a 0x69: rd              : 0x00 
Interrupt Status
    38.594392: p 66594: a 0x60: wr reg 0x70 (A) : 
    38.594609: p 66595: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.604262: p 66596: a 0x68: wr reg 0x34 (A) : 
    38.604481: p 66597: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.605022: p 66598: a 0x60: wr reg 0x6e (A) : 
    38.605241: p 66599: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.605885: p 66600: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.606520: p 66601: a 0x60: wr reg 0x6e (A) : 
    38.606738: p 66608: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.607380: p 66609: a 0x60: wr reg 0x6e (A) : 
    38.607780: p 66610: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.608433: p 66611: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.609158: p 66612: a 0x60: wr reg 0x70 (A) : 
    38.609376: p 66613: a 0x61: rd              : 0x00 
Interrupt Status
    38.616219: p 66614: a 0x60: wr reg 0x70 (A) : 
    38.616438: p 66615: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.617005: p 66616: a 0x68: wr reg 0x34 (A) : 
    38.617223: p 66617: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.632268: p 66624: a 0x68: wr reg 0x34 (A) : 
    38.632486: p 66625: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.633032: p 66626: a 0x60: wr reg 0x6e (A) : 
    38.633250: p 66627: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.633899: p 66628: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.634540: p 66629: a 0x60: wr reg 0x6e (A) : 
    38.634757: p 66630: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.635404: p 66631: a 0x60: wr reg 0x6e (A) : 
    38.635780: p 66632: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.636432: p 66633: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.637160: p 66640: a 0x60: wr reg 0x70 (A) : 
    38.637377: p 66641: a 0x61: rd              : 0x00 
Interrupt Status
    38.644217: p 66642: a 0x60: wr reg 0x70 (A) : 
    38.644435: p 66643: a 0x61: rd              : 0x00 
Deep Color Status
    38.644987: p 66644: a 0x60: wr reg 0x61 (A) : 
    38.645204: p 66645: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.648283: p 66646: a 0x68: wr reg 0x34 (A) : 
    38.648500: p 66647: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.649046: p 66648: a 0x60: wr reg 0x6e (A) : 
    38.649264: p 66649: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.649909: p 66656: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.650548: p 66657: a 0x60: wr reg 0x6e (A) : 
    38.650765: p 66658: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.651414: p 66659: a 0x60: wr reg 0x6e (A) : 
    38.651780: p 66660: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.652433: p 66661: a 0x60: wr reg 0x69 (A) : 0xff 
RX_AUDP_STAT
    38.653169: p 66662: a 0x68: wr reg 0x34 (A) : 
    38.653388: p 66663: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.664261: p 66664: a 0x68: wr reg 0x34 (A) : 
    38.664479: p 66665: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.665027: p 66672: a 0x60: wr reg 0x6e (A) : 
    38.665245: p 66673: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.665894: p 66674: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.666534: p 66675: a 0x60: wr reg 0x6e (A) : 
    38.666752: p 66676: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.667398: p 66677: a 0x60: wr reg 0x6e (A) : 
    38.667777: p 66678: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.668431: p 66679: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.669158: p 66680: a 0x60: wr reg 0x70 (A) : 
    38.669376: p 66681: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.680259: p 66688: a 0x68: wr reg 0x34 (A) : 
    38.680478: p 66689: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.681023: p 66690: a 0x60: wr reg 0x6e (A) : 
    38.681241: p 66691: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.681890: p 66692: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.682527: p 66693: a 0x60: wr reg 0x6e (A) : 
    38.682744: p 66694: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.683391: p 66695: a 0x60: wr reg 0x6e (A) : 
    38.683777: p 66696: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.684430: p 66697: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.685156: p 66704: a 0x60: wr reg 0x70 (A) : 
    38.685375: p 66705: a 0x61: rd              : 0x00 
Interrupt Status
    38.690092: p 66706: a 0x60: wr reg 0x70 (A) : 
    38.690380: p 66707: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.690956: p 66708: a 0x68: wr reg 0x34 (A) : 
    38.691174: p 66709: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.700255: p 66710: a 0x68: wr reg 0x34 (A) : 
    38.700473: p 66711: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.701019: p 66712: a 0x60: wr reg 0x6e (A) : 
    38.701237: p 66713: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.701884: p 66816: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.702520: p 66817: a 0x60: wr reg 0x6e (A) : 
    38.702739: p 66818: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.703383: p 66819: a 0x60: wr reg 0x6e (A) : 
    38.703777: p 66820: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.704428: p 66821: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.705154: p 66822: a 0x60: wr reg 0x70 (A) : 
    38.705373: p 66823: a 0x61: rd              : 0x00 
Deep Color Status
    38.707371: p 66824: a 0x60: wr reg 0x61 (A) : 
    38.707778: p 66825: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.716250: p 66832: a 0x68: wr reg 0x34 (A) : 
    38.716468: p 66833: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.717011: p 66834: a 0x60: wr reg 0x6e (A) : 
    38.717230: p 66835: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.717876: p 66836: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.718513: p 66837: a 0x60: wr reg 0x6e (A) : 
    38.718728: p 66838: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.719374: p 66839: a 0x60: wr reg 0x6e (A) : 
    38.719775: p 66840: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.720426: p 66841: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.721149: p 66848: a 0x60: wr reg 0x70 (A) : 
    38.721367: p 66849: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.721930: p 66850: a 0x68: wr reg 0x34 (A) : 
    38.722149: p 66851: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.736253: p 66852: a 0x68: wr reg 0x34 (A) : 
    38.736472: p 66853: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.737014: p 66854: a 0x60: wr reg 0x6e (A) : 
    38.737232: p 66855: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.737876: p 66856: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.738511: p 66857: a 0x60: wr reg 0x6e (A) : 
    38.738729: p 66864: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.739371: p 66865: a 0x60: wr reg 0x6e (A) : 
    38.739773: p 66866: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.740424: p 66867: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.741147: p 66868: a 0x60: wr reg 0x70 (A) : 
    38.741365: p 66869: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.752456: p 66870: a 0x68: wr reg 0x34 (A) : 
    38.752674: p 66871: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.753220: p 66872: a 0x60: wr reg 0x6e (A) : 
    38.753438: p 66873: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.754086: p 66880: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.754725: p 66881: a 0x60: wr reg 0x6e (A) : 
    38.754944: p 66882: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.755694: p 66883: a 0x60: wr reg 0x6e (A) : 
    38.755960: p 66884: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.756611: p 66885: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.757340: p 66886: a 0x60: wr reg 0x70 (A) : 
    38.757557: p 66887: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.759697: p 66888: a 0x68: wr reg 0x34 (A) : 
    38.759949: p 66889: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.768253: p 66896: a 0x68: wr reg 0x34 (A) : 
    38.768470: p 66897: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.769014: p 66898: a 0x60: wr reg 0x6e (A) : 
    38.769232: p 66899: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.769879: p 66900: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.770514: p 66901: a 0x60: wr reg 0x6e (A) : 
    38.770731: p 66902: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.771377: p 66903: a 0x60: wr reg 0x6e (A) : 
    38.771772: p 66904: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.772425: p 66905: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.773146: p 66912: a 0x60: wr reg 0x70 (A) : 
    38.773364: p 66913: a 0x61: rd              : 0x00 
Deep Color Status
    38.775357: p 66914: a 0x60: wr reg 0x61 (A) : 
    38.775773: p 66915: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.784255: p 66916: a 0x68: wr reg 0x34 (A) : 
    38.784473: p 66917: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.785015: p 66918: a 0x60: wr reg 0x6e (A) : 
    38.785232: p 66919: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.785880: p 66920: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.786516: p 66921: a 0x60: wr reg 0x6e (A) : 
    38.786734: p 66928: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.787379: p 66929: a 0x60: wr reg 0x6e (A) : 
    38.787771: p 66930: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.788424: p 66931: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.789146: p 66932: a 0x60: wr reg 0x70 (A) : 
    38.789364: p 66933: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.789928: p 66934: a 0x68: wr reg 0x34 (A) : 
    38.790146: p 66935: a 0x69: rd              : 0x00 
Interrupt Status
    38.796210: p 66936: a 0x60: wr reg 0x70 (A) : 
    38.796428: p 66937: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.812263: p 66944: a 0x68: wr reg 0x34 (A) : 
    38.812480: p 66945: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.813026: p 66946: a 0x60: wr reg 0x6e (A) : 
    38.813244: p 66947: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.813895: p 66948: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.814534: p 66949: a 0x60: wr reg 0x6e (A) : 
    38.814751: p 66950: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.815398: p 66951: a 0x60: wr reg 0x6e (A) : 
    38.815770: p 66952: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.816425: p 66953: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.817152: p 66960: a 0x60: wr reg 0x70 (A) : 
    38.817369: p 66961: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.819378: p 66962: a 0x68: wr reg 0x34 (A) : 
    38.819771: p 66963: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.828249: p 66964: a 0x68: wr reg 0x34 (A) : 
    38.828466: p 66965: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.829012: p 66966: a 0x60: wr reg 0x6e (A) : 
    38.829231: p 66967: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.829879: p 66968: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.830520: p 66969: a 0x60: wr reg 0x6e (A) : 
    38.830738: p 67072: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.831384: p 67073: a 0x60: wr reg 0x6e (A) : 
    38.831772: p 67074: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.832425: p 67075: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.833150: p 67076: a 0x60: wr reg 0x70 (A) : 
    38.833368: p 67077: a 0x61: rd              : 0x00 
Deep Color Status
    38.833920: p 67078: a 0x60: wr reg 0x61 (A) : 
    38.834137: p 67079: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.848249: p 67080: a 0x68: wr reg 0x34 (A) : 
    38.848467: p 67081: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.849008: p 67088: a 0x60: wr reg 0x6e (A) : 
    38.849227: p 67089: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.849871: p 67090: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.850510: p 67091: a 0x60: wr reg 0x6e (A) : 
    38.850728: p 67092: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.851372: p 67093: a 0x60: wr reg 0x6e (A) : 
    38.851771: p 67094: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.852421: p 67095: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.853146: p 67096: a 0x60: wr reg 0x70 (A) : 
    38.853364: p 67097: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.853930: p 67104: a 0x68: wr reg 0x34 (A) : 
    38.854148: p 67105: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.868277: p 67106: a 0x68: wr reg 0x34 (A) : 
    38.868495: p 67107: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.869042: p 67108: a 0x60: wr reg 0x6e (A) : 
    38.869261: p 67109: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.869909: p 67110: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.870546: p 67111: a 0x60: wr reg 0x6e (A) : 
    38.870764: p 67112: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.871411: p 67113: a 0x60: wr reg 0x6e (A) : 
    38.871772: p 67120: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.872425: p 67121: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.873152: p 67122: a 0x60: wr reg 0x70 (A) : 
    38.873370: p 67123: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.888250: p 67124: a 0x68: wr reg 0x34 (A) : 
    38.888467: p 67125: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.889011: p 67126: a 0x60: wr reg 0x6e (A) : 
    38.889229: p 67127: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.889874: p 67128: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.890510: p 67129: a 0x60: wr reg 0x6e (A) : 
    38.890729: p 67136: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.891373: p 67137: a 0x60: wr reg 0x6e (A) : 
    38.891767: p 67138: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.892418: p 67139: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.893143: p 67140: a 0x60: wr reg 0x70 (A) : 
    38.893361: p 67141: a 0x61: rd              : 0x00 
Deep Color Status
    38.893910: p 67142: a 0x60: wr reg 0x61 (A) : 
    38.894128: p 67143: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.897204: p 67144: a 0x68: wr reg 0x34 (A) : 
    38.897422: p 67145: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.904247: p 67152: a 0x68: wr reg 0x34 (A) : 
    38.904466: p 67153: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.905011: p 67154: a 0x60: wr reg 0x6e (A) : 
    38.905229: p 67155: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.905878: p 67156: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.906517: p 67157: a 0x60: wr reg 0x6e (A) : 
    38.906734: p 67158: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.907383: p 67159: a 0x60: wr reg 0x6e (A) : 
    38.907765: p 67160: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.908418: p 67161: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.909143: p 67168: a 0x60: wr reg 0x70 (A) : 
    38.909360: p 67169: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.928255: p 67170: a 0x68: wr reg 0x34 (A) : 
    38.928474: p 67171: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.929015: p 67172: a 0x60: wr reg 0x6e (A) : 
    38.929233: p 67173: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.929878: p 67174: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.930515: p 67175: a 0x60: wr reg 0x6e (A) : 
    38.930732: p 67176: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.931378: p 67177: a 0x60: wr reg 0x6e (A) : 
    38.931765: p 67184: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.932414: p 67185: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.933139: p 67186: a 0x60: wr reg 0x70 (A) : 
    38.933357: p 67187: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.936408: p 67188: a 0x68: wr reg 0x34 (A) : 
    38.936627: p 67189: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.944244: p 67190: a 0x68: wr reg 0x34 (A) : 
    38.944462: p 67191: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.945006: p 67192: a 0x60: wr reg 0x6e (A) : 
    38.945223: p 67193: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    38.945870: p 67200: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.946509: p 67201: a 0x60: wr reg 0x6e (A) : 
    38.946727: p 67202: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.947373: p 67203: a 0x60: wr reg 0x6e (A) : 
    38.947764: p 67204: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.948417: p 67205: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.949141: p 67206: a 0x60: wr reg 0x70 (A) : 
    38.949359: p 67207: a 0x61: rd              : 0x00 
Deep Color Status
    38.949913: p 67208: a 0x60: wr reg 0x61 (A) : 
    38.950131: p 67209: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.964246: p 67216: a 0x68: wr reg 0x34 (A) : 
    38.964464: p 67217: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.965007: p 67218: a 0x60: wr reg 0x6e (A) : 
    38.965226: p 67219: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.965873: p 67220: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.966507: p 67221: a 0x60: wr reg 0x6e (A) : 
    38.966725: p 67222: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    38.967370: p 67223: a 0x60: wr reg 0x6e (A) : 
    38.967762: p 67224: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    38.968415: p 67225: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.969139: p 67328: a 0x60: wr reg 0x70 (A) : 
    38.969357: p 67329: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    38.969923: p 67330: a 0x68: wr reg 0x34 (A) : 
    38.970141: p 67331: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    38.984322: p 67332: a 0x68: wr reg 0x34 (A) : 
    38.984540: p 67333: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    38.985084: p 67334: a 0x60: wr reg 0x6e (A) : 
    38.985301: p 67335: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    38.985951: p 67336: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    38.986590: p 67337: a 0x60: wr reg 0x6e (A) : 
    38.986807: p 67344: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    38.987454: p 67345: a 0x60: wr reg 0x6e (A) : 
    38.987778: p 67346: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    38.988428: p 67347: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    38.989154: p 67348: a 0x60: wr reg 0x70 (A) : 
    38.989371: p 67349: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.004242: p 67350: a 0x68: wr reg 0x34 (A) : 
    39.004461: p 67351: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.005004: p 67352: a 0x60: wr reg 0x6e (A) : 
    39.005222: p 67353: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.005869: p 67360: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.006506: p 67361: a 0x60: wr reg 0x6e (A) : 
    39.006723: p 67362: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.007368: p 67363: a 0x60: wr reg 0x6e (A) : 
    39.007748: p 67364: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    39.008401: p 67365: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.009126: p 67366: a 0x60: wr reg 0x70 (A) : 
    39.009343: p 67367: a 0x61: rd              : 0x00 
Deep Color Status
    39.009898: p 67368: a 0x60: wr reg 0x61 (A) : 
    39.010115: p 67369: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.013157: p 67376: a 0x68: wr reg 0x34 (A) : 
    39.013375: p 67377: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.020238: p 67378: a 0x68: wr reg 0x34 (A) : 
    39.020457: p 67379: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.021000: p 67380: a 0x60: wr reg 0x6e (A) : 
    39.021218: p 67381: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.021865: p 67382: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.022503: p 67383: a 0x60: wr reg 0x6e (A) : 
    39.022720: p 67384: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    39.023367: p 67385: a 0x60: wr reg 0x6e (A) : 
    39.023746: p 67392: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.024399: p 67393: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.025124: p 67394: a 0x60: wr reg 0x70 (A) : 
    39.025342: p 67395: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.044249: p 67396: a 0x68: wr reg 0x34 (A) : 
    39.044466: p 67397: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.045012: p 67398: a 0x60: wr reg 0x6e (A) : 
    39.045231: p 67399: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.045879: p 67400: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.046516: p 67401: a 0x60: wr reg 0x6e (A) : 
    39.046734: p 67408: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.047381: p 67409: a 0x60: wr reg 0x6e (A) : 
    39.047759: p 67410: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.048409: p 67411: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.049134: p 67412: a 0x60: wr reg 0x70 (A) : 
    39.049352: p 67413: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.052410: p 67414: a 0x68: wr reg 0x34 (A) : 
    39.052627: p 67415: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.060239: p 67416: a 0x68: wr reg 0x34 (A) : 
    39.060457: p 67417: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.061005: p 67424: a 0x60: wr reg 0x6e (A) : 
    39.061222: p 67425: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    39.061872: p 67426: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.062512: p 67427: a 0x60: wr reg 0x6e (A) : 
    39.062728: p 67428: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.063377: p 67429: a 0x60: wr reg 0x6e (A) : 
    39.063758: p 67430: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.064414: p 67431: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.065142: p 67432: a 0x60: wr reg 0x70 (A) : 
    39.065360: p 67433: a 0x61: rd              : 0x00 
Deep Color Status
    39.065918: p 67440: a 0x60: wr reg 0x61 (A) : 
    39.066136: p 67441: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.080235: p 67442: a 0x68: wr reg 0x34 (A) : 
    39.080453: p 67443: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.080997: p 67444: a 0x60: wr reg 0x6e (A) : 
    39.081215: p 67445: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.081862: p 67446: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.082501: p 67447: a 0x60: wr reg 0x6e (A) : 
    39.082718: p 67448: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    39.083365: p 67449: a 0x60: wr reg 0x6e (A) : 
    39.083757: p 67456: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    39.084409: p 67457: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.085135: p 67458: a 0x60: wr reg 0x70 (A) : 
    39.085352: p 67459: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.085918: p 67460: a 0x68: wr reg 0x34 (A) : 
    39.086136: p 67461: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.100265: p 67462: a 0x68: wr reg 0x34 (A) : 
    39.100483: p 67463: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.101031: p 67464: a 0x60: wr reg 0x6e (A) : 
    39.101249: p 67465: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    39.101897: p 67472: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.102536: p 67473: a 0x60: wr reg 0x6e (A) : 
    39.102755: p 67474: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.103401: p 67475: a 0x60: wr reg 0x6e (A) : 
    39.103759: p 67476: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.104413: p 67477: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.105140: p 67478: a 0x60: wr reg 0x70 (A) : 
    39.105359: p 67479: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.120238: p 67480: a 0x68: wr reg 0x34 (A) : 
    39.120455: p 67481: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.121001: p 67584: a 0x60: wr reg 0x6e (A) : 
    39.121219: p 67585: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.121866: p 67586: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.122504: p 67587: a 0x60: wr reg 0x6e (A) : 
    39.122723: p 67588: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.123368: p 67589: a 0x60: wr reg 0x6e (A) : 
    39.123755: p 67590: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.124408: p 67591: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.125133: p 67592: a 0x60: wr reg 0x70 (A) : 
    39.125351: p 67593: a 0x61: rd              : 0x00 
Deep Color Status
    39.125904: p 67600: a 0x60: wr reg 0x61 (A) : 
    39.126123: p 67601: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.129226: p 67602: a 0x68: wr reg 0x34 (A) : 
    39.129444: p 67603: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.136234: p 67604: a 0x68: wr reg 0x34 (A) : 
    39.136451: p 67605: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.136995: p 67606: a 0x60: wr reg 0x6e (A) : 
    39.137214: p 67607: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    39.137860: p 67608: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.138499: p 67609: a 0x60: wr reg 0x6e (A) : 
    39.138717: p 67616: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.139361: p 67617: a 0x60: wr reg 0x6e (A) : 
    39.139753: p 67618: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.140406: p 67619: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.141131: p 67620: a 0x60: wr reg 0x70 (A) : 
    39.141349: p 67621: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.160244: p 67622: a 0x68: wr reg 0x34 (A) : 
    39.160461: p 67623: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.161007: p 67624: a 0x60: wr reg 0x6e (A) : 
    39.161226: p 67625: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.161874: p 67632: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.162513: p 67633: a 0x60: wr reg 0x6e (A) : 
    39.162731: p 67634: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    39.163376: p 67635: a 0x60: wr reg 0x6e (A) : 
    39.163753: p 67636: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.164406: p 67637: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.165131: p 67638: a 0x60: wr reg 0x70 (A) : 
    39.165349: p 67639: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.168402: p 67640: a 0x68: wr reg 0x34 (A) : 
    39.168621: p 67641: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.176234: p 67648: a 0x68: wr reg 0x34 (A) : 
    39.176452: p 67649: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.176996: p 67650: a 0x60: wr reg 0x6e (A) : 
    39.177214: p 67651: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    39.177861: p 67652: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.178500: p 67653: a 0x60: wr reg 0x6e (A) : 
    39.178715: p 67654: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    39.179362: p 67655: a 0x60: wr reg 0x6e (A) : 
    39.179752: p 67656: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    39.180402: p 67657: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.181128: p 67664: a 0x60: wr reg 0x70 (A) : 
    39.181345: p 67665: a 0x61: rd              : 0x00 
Deep Color Status
    39.181899: p 67666: a 0x60: wr reg 0x61 (A) : 
    39.182117: p 67667: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.196230: p 67668: a 0x68: wr reg 0x34 (A) : 
    39.196448: p 67669: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.196992: p 67670: a 0x60: wr reg 0x6e (A) : 
    39.197210: p 67671: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.197857: p 67672: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.198492: p 67673: a 0x60: wr reg 0x6e (A) : 
    39.198709: p 67680: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.199356: p 67681: a 0x60: wr reg 0x6e (A) : 
    39.199752: p 67682: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.200404: p 67683: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.201132: p 67684: a 0x60: wr reg 0x70 (A) : 
    39.201349: p 67685: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.201917: p 67686: a 0x68: wr reg 0x34 (A) : 
    39.202135: p 67687: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.216265: p 67688: a 0x68: wr reg 0x34 (A) : 
    39.216482: p 67689: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.217028: p 67696: a 0x60: wr reg 0x6e (A) : 
    39.217246: p 67697: a 0x61: rd              : 0x74 0x01 
Video Channel PCLK Count Base
    39.217894: p 67698: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.218531: p 67699: a 0x60: wr reg 0x6e (A) : 
    39.218750: p 67700: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.219396: p 67701: a 0x60: wr reg 0x6e (A) : 
    39.219752: p 67702: a 0x61: rd              : 0xbb 0x00 
Video Channel PCLK Count Base
    39.220405: p 67703: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.221134: p 67704: a 0x60: wr reg 0x70 (A) : 
    39.221351: p 67705: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.236229: p 67712: a 0x68: wr reg 0x34 (A) : 
    39.236446: p 67713: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.236990: p 67714: a 0x60: wr reg 0x6e (A) : 
    39.237209: p 67715: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.237855: p 67716: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.238494: p 67717: a 0x60: wr reg 0x6e (A) : 
    39.238712: p 67718: a 0x61: rd              : 0xba 0x00 
Pixel Clock Timing (l)
    39.239359: p 67719: a 0x60: wr reg 0x6e (A) : 
    39.239750: p 67720: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    39.240401: p 67721: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.241124: p 67728: a 0x60: wr reg 0x70 (A) : 
    39.241342: p 67729: a 0x61: rd              : 0x00 
Deep Color Status
    39.241894: p 67730: a 0x60: wr reg 0x61 (A) : 
    39.242112: p 67731: a 0x61: rd              : 0x00 
RX_AUDP_STAT
    39.245179: p 67732: a 0x68: wr reg 0x34 (A) : 
    39.245397: p 67733: a 0x69: rd              : 0x00 
RX_AUDP_STAT
    39.252229: p 67734: a 0x68: wr reg 0x34 (A) : 
    39.252446: p 67735: a 0x69: rd              : 0x00 
Pixel Clock Timing (l)
    39.252991: p 67736: a 0x60: wr reg 0x6e (A) : 
    39.253208: p 67737: a 0x61: rd              : 0x73 0x01 
Video Channel PCLK Count Base
    39.253855: p 67840: a 0x60: wr reg 0x69 (A) : 0x80 
Pixel Clock Timing (l)
    39.254492: p 67841: a 0x60: wr reg 0x6e (A) : 
    39.254710: p 67842: a 0x61: rd              : 0xbb 0x00 
Pixel Clock Timing (l)
    39.255356: p 67843: a 0x60: wr reg 0x6e (A) : 
    39.255749: p 67844: a 0x61: rd              : 0xba 0x00 
Video Channel PCLK Count Base
    39.256400: p 67845: a 0x60: wr reg 0x69 (A) : 0xff 
Interrupt Status
    39.257122: p 67846: a 0x60: wr reg 0x70 (A) : 
    39.257340: p 67847: a 0x61: rd              : 0x00 
