1. Flag --> O0

06:05:23 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O0 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O0 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    336	      0	      8	    344	    158	test.elf

06:05:24 Build Finished. 0 errors, 0 warnings. (took 687ms)


Simulation Output : No test cases passed(Simulation Failed)



2. Flag  --> O1 or O

06:06:20 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O1 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O1 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    108	      0	      0	    108	     6c	test.elf

06:06:21 Build Finished. 0 errors, 0 warnings. (took 686ms)

Simulation Output : All test cases passed(Success)

3. Flag  --> O2

06:07:11 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O2 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O2 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    108	      0	      0	    108	     6c	test.elf

06:07:12 Build Finished. 0 errors, 0 warnings. (took 684ms)

Simulation Output : All test cases passed(Success)


4. Flag --> O3

06:07:53 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O3 -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -O3 -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    108	      0	      0	    108	     6c	test.elf

06:07:54 Build Finished. 0 errors, 0 warnings. (took 684ms)

Simulation Output : All test cases passed(Success)


5. Flag --> Os

06:08:38 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Os -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Os -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    104	      0	      0	    104	     68	test.elf

06:08:39 Build Finished. 0 errors, 0 warnings. (took 684ms)

Simulation Output : All test cases passed(Success)

6. Flag --> Ofast

06:09:19 **** Build of configuration Default for project rwu-rv64i ****
make all 
Building APP='test' from SRC_C='./test.c'
[CC] test.c
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Ofast -g -msmall-data-limit=0 -I. -c "test.c" -o "test.o"
[AS] crt0.s
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -Ofast -g -msmall-data-limit=0 -I. -c "crt0.s" -o "crt0.o"
[LD] test.elf
riscv64-unknown-elf-gcc -march=rv64i -mabi=lp64 -ffreestanding -nostdlib -T linker.ld -Wl,-Map="test.map" -o "test.elf" test.o crt0.o
[CP] test.elf -> test.v
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width 4 "test.elf" "test.v"
sed -i 's/ /\n/g' "test.v"
sed -i 's/\r//g'  "test.v"
sed -i '1d'       "test.v"
cp -f "test.v" "../sim/riscvtest.mem"
cp -f "test.v" "../sim/riscvtest_tb_test.mem"
[BIN] test.elf -> test.bin
riscv64-unknown-elf-objcopy -O binary "test.elf" "test.bin"
[DMP] test.elf -> test.lst
riscv64-unknown-elf-objdump -d -S "test.elf" > "test.lst"
[SZ] test.elf
riscv64-unknown-elf-size --format=berkeley "test.elf"
   text	   data	    bss	    dec	    hex	filename
    108	      0	      0	    108	     6c	test.elf

06:09:20 Build Finished. 0 errors, 0 warnings. (took 684ms)

Simulation Output : All test cases passed(Success)

