// Seed: 481258777
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2
);
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri id_2,
    input wire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8
);
  tri0 id_10 = 1;
  wand id_11 = 1;
  wire id_12;
  module_0(
      id_10, id_3, id_7
  );
  assign id_11 = !1;
  id_13(
      {id_7, 1, 1 - id_1, id_10}, id_1 - 1, id_5 * id_11
  );
endmodule
