###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Nov 25 23:44:08 2022
#  Design:            Integrator
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_prePlace -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/CN 
Endpoint:   Delay2_reg_reg[0][21]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.955
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.045
- Arrival Time                 46.012
= Slack Time                   27.034
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.034 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   52.034 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   53.352 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   53.352 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   53.885 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   53.885 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   54.365 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   54.365 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   54.991 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   54.991 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   56.001 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   56.001 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   56.848 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   56.848 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   57.701 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   57.701 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   58.554 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   58.554 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   59.407 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   59.407 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   60.260 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   60.260 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   61.113 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   61.113 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   61.966 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   61.966 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   62.819 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   62.819 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   63.672 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   63.672 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   64.526 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   64.526 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   65.379 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   65.379 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   66.232 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   66.232 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   67.080 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   67.080 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   67.882 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   67.882 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.802 |  41.650 |   68.684 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  41.650 |   68.684 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.802 |  42.452 |   69.486 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  42.452 |   69.486 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.802 |  43.255 |   70.288 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  43.255 |   70.288 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.802 |  44.057 |   71.091 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.000 |  44.057 |   71.091 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.802 |  44.859 |   71.893 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  44.859 |   71.893 | 
     | add_151_40/g511/CO                 |   v   | add_151_40/n_40                  | FA_5VX1     | 0.722 |  45.581 |   72.615 | 
     | add_151_40/g510/A                  |   v   | add_151_40/n_40                  | EO3_5VX1    | 0.000 |  45.581 |   72.615 | 
     | add_151_40/g510/Q                  |   v   | Out[21]                          | EO3_5VX1    | 0.430 |  46.012 |   73.045 | 
     | Delay2_reg_reg[0][21]/SD           |   v   | Out[21]                          | SDFFRQ_5VX1 | 0.000 |  46.012 |   73.045 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -2.034 | 
     | Delay2_reg_reg[0][21]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -2.034 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/CN 
Endpoint:   Delay2_reg_reg[0][20]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 45.905
= Slack Time                   27.289
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   52.289 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   52.289 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   53.608 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   53.608 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   54.141 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   54.141 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   54.620 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   54.620 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   55.247 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   55.247 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   56.257 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   56.257 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   57.103 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   57.103 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   57.956 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   57.956 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   58.809 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   58.809 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   59.663 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   59.663 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   60.516 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   60.516 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   61.369 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   61.369 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   62.222 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   62.222 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   63.075 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   63.075 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   63.928 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   63.928 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   64.781 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   64.781 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   65.634 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   65.634 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   66.487 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   66.487 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   67.335 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   67.335 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   68.137 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   68.137 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.802 |  41.650 |   68.940 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  41.650 |   68.940 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.802 |  42.452 |   69.742 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  42.452 |   69.742 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.802 |  43.255 |   70.544 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  43.255 |   70.544 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.802 |  44.057 |   71.346 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.000 |  44.057 |   71.346 | 
     | add_151_40/g512/CO                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.802 |  44.859 |   72.149 | 
     | add_151_40/g511/CI                 |   v   | add_151_40/n_38                  | FA_5VX1     | 0.000 |  44.859 |   72.149 | 
     | add_151_40/g511/S                  |   ^   | Out[20]                          | FA_5VX1     | 1.045 |  45.905 |   73.194 | 
     | Delay2_reg_reg[0][20]/SD           |   ^   | Out[20]                          | SDFFRQ_5VX1 | 0.000 |  45.905 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -2.289 | 
     | Delay2_reg_reg[0][20]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -2.289 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/CN 
Endpoint:   Delay2_reg_reg[0][19]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 45.102
= Slack Time                   28.092
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.092 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   53.092 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   54.410 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   54.410 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   54.944 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   54.944 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   55.423 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   55.423 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   56.049 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   56.049 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   57.060 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   57.060 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   57.906 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   57.906 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   58.759 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   58.759 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   59.612 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   59.612 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   60.465 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   60.465 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   61.318 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   61.318 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   62.172 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   62.172 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   63.025 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   63.025 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   63.878 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   63.878 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   64.731 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   64.731 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   65.584 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   65.584 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   66.437 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   66.437 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   67.290 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   67.290 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   68.138 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   68.138 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   68.940 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   68.940 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.802 |  41.650 |   69.742 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  41.650 |   69.742 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.802 |  42.452 |   70.545 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  42.452 |   70.545 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.802 |  43.255 |   71.347 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  43.255 |   71.347 | 
     | add_151_40/g513/CO                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.802 |  44.057 |   72.149 | 
     | add_151_40/g512/CI                 |   v   | add_151_40/n_36                  | FA_5VX1     | 0.000 |  44.057 |   72.149 | 
     | add_151_40/g512/S                  |   ^   | Out[19]                          | FA_5VX1     | 1.045 |  45.102 |   73.194 | 
     | Delay2_reg_reg[0][19]/SD           |   ^   | Out[19]                          | SDFFRQ_5VX1 | 0.000 |  45.102 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -3.092 | 
     | Delay2_reg_reg[0][19]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -3.092 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/CN 
Endpoint:   Delay2_reg_reg[0][18]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 44.300
= Slack Time                   28.895
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   53.895 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   53.895 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   55.213 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   55.213 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   55.746 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   55.746 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   56.226 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   56.226 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   56.852 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   56.852 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   57.862 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   57.862 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   58.708 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   58.708 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   59.562 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   59.562 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   60.415 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   60.415 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   61.268 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   61.268 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   62.121 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   62.121 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   62.974 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   62.974 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   63.827 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   63.827 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   64.680 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   64.680 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   65.533 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   65.533 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   66.386 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   66.386 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   67.239 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   67.239 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   68.093 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   68.093 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   68.940 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   68.940 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   69.743 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   69.743 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.802 |  41.650 |   70.545 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  41.650 |   70.545 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.802 |  42.452 |   71.347 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  42.452 |   71.347 | 
     | add_151_40/g514/CO                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.802 |  43.255 |   72.149 | 
     | add_151_40/g513/CI                 |   v   | add_151_40/n_34                  | FA_5VX1     | 0.000 |  43.255 |   72.149 | 
     | add_151_40/g513/S                  |   ^   | Out[18]                          | FA_5VX1     | 1.045 |  44.300 |   73.194 | 
     | Delay2_reg_reg[0][18]/SD           |   ^   | Out[18]                          | SDFFRQ_5VX1 | 0.000 |  44.300 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -3.895 | 
     | Delay2_reg_reg[0][18]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -3.895 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/CN 
Endpoint:   Delay2_reg_reg[0][17]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 43.497
= Slack Time                   29.697
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   54.697 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   54.697 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   56.015 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   56.015 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   56.548 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   56.548 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   57.028 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   57.028 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   57.654 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   57.654 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   58.664 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   58.664 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   59.511 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   59.511 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   60.364 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   60.364 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   61.217 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   61.217 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   62.070 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   62.070 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   62.923 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   62.923 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   63.776 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   63.776 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   64.629 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   64.629 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   65.482 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   65.482 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   66.336 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   66.336 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   67.189 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   67.189 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   68.042 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   68.042 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   68.895 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   68.895 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   69.743 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   69.743 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   70.545 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   70.545 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.802 |  41.650 |   71.347 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  41.650 |   71.347 | 
     | add_151_40/g515/CO                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.802 |  42.452 |   72.149 | 
     | add_151_40/g514/CI                 |   v   | add_151_40/n_32                  | FA_5VX1     | 0.000 |  42.452 |   72.149 | 
     | add_151_40/g514/S                  |   ^   | Out[17]                          | FA_5VX1     | 1.045 |  43.497 |   73.194 | 
     | Delay2_reg_reg[0][17]/SD           |   ^   | Out[17]                          | SDFFRQ_5VX1 | 0.000 |  43.497 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -4.697 | 
     | Delay2_reg_reg[0][17]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -4.697 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/CN 
Endpoint:   Delay2_reg_reg[0][16]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 42.695
= Slack Time                   30.499
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   55.499 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   55.499 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   56.817 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   56.817 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   57.351 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   57.351 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   57.830 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   57.830 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   58.456 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   58.456 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   59.466 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   59.466 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   60.313 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   60.313 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   61.166 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   61.166 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   62.019 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   62.019 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   62.872 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   62.872 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   63.725 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   63.725 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   64.578 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   64.578 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   65.431 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   65.431 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   66.285 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   66.285 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   67.138 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   67.138 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   67.991 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   67.991 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   68.844 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   68.844 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   69.697 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   69.697 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   70.545 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   70.545 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   71.347 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   71.347 | 
     | add_151_40/g516/CO                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.802 |  41.650 |   72.149 | 
     | add_151_40/g515/CI                 |   v   | add_151_40/n_30                  | FA_5VX1     | 0.000 |  41.650 |   72.149 | 
     | add_151_40/g515/S                  |   ^   | Out[16]                          | FA_5VX1     | 1.045 |  42.695 |   73.194 | 
     | Delay2_reg_reg[0][16]/SD           |   ^   | Out[16]                          | SDFFRQ_5VX1 | 0.000 |  42.695 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -5.499 | 
     | Delay2_reg_reg[0][16]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -5.499 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/CN 
Endpoint:   Delay2_reg_reg[0][15]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 41.893
= Slack Time                   31.301
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   56.301 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   56.301 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   57.619 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   57.619 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   58.153 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   58.153 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   58.632 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   58.632 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   59.258 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   59.258 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   60.269 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   60.269 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   61.115 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   61.115 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   61.968 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   61.968 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   62.821 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   62.821 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   63.674 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   63.674 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   64.527 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   64.527 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   65.381 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   65.381 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   66.234 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   66.234 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   67.087 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   67.087 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   67.940 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   67.940 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   68.793 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   68.793 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   69.646 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   69.646 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   70.499 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   70.499 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   71.347 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   71.347 | 
     | add_151_40/g517/CO                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.802 |  40.848 |   72.149 | 
     | add_151_40/g516/CI                 |   v   | add_151_40/n_28                  | FA_5VX1     | 0.000 |  40.848 |   72.149 | 
     | add_151_40/g516/S                  |   ^   | Out[15]                          | FA_5VX1     | 1.045 |  41.893 |   73.194 | 
     | Delay2_reg_reg[0][15]/SD           |   ^   | Out[15]                          | SDFFRQ_5VX1 | 0.000 |  41.893 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -6.301 | 
     | Delay2_reg_reg[0][15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -6.301 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/CN 
Endpoint:   Delay2_reg_reg[0][14]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 41.091
= Slack Time                   32.103
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.103 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   57.103 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   58.422 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   58.422 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   58.955 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   58.955 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   59.434 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   59.434 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   60.061 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   60.061 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   61.071 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   61.071 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   61.917 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   61.917 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   62.770 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   62.770 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   63.623 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   63.623 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   64.477 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   64.477 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   65.330 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   65.330 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   66.183 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   66.183 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   67.036 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   67.036 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   67.889 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   67.889 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   68.742 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   68.742 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   69.595 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   69.595 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   70.448 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   70.448 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   71.301 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   71.301 | 
     | add_151_40/g518/CO                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.848 |  40.046 |   72.149 | 
     | add_151_40/g517/CI                 |   v   | add_151_40/n_26                  | FA_5VX1     | 0.000 |  40.046 |   72.149 | 
     | add_151_40/g517/S                  |   ^   | Out[14]                          | FA_5VX1     | 1.045 |  41.091 |   73.194 | 
     | Delay2_reg_reg[0][14]/SD           |   ^   | Out[14]                          | SDFFRQ_5VX1 | 0.000 |  41.091 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -7.103 | 
     | Delay2_reg_reg[0][14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -7.103 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/CN 
Endpoint:   Delay2_reg_reg[0][13]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 40.282
= Slack Time                   32.913
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   57.913 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   57.913 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   59.231 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   59.231 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   59.764 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   59.764 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   60.244 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   60.244 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   60.870 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   60.870 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   61.880 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   61.880 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   62.726 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   62.726 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   63.580 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   63.580 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   64.433 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   64.433 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   65.286 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   65.286 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   66.139 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   66.139 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   66.992 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   66.992 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   67.845 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   67.845 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   68.698 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   68.698 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   69.551 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   69.551 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   70.404 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   70.404 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   71.257 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   71.257 | 
     | add_151_40/g519/CO                 |   v   | add_151_40/n_24                  | FA_5VX1     | 0.853 |  39.198 |   72.111 | 
     | add_151_40/g518/A                  |   v   | add_151_40/n_24                  | FA_5VX1     | 0.000 |  39.198 |   72.111 | 
     | add_151_40/g518/S                  |   ^   | Out[13]                          | FA_5VX1     | 1.084 |  40.282 |   73.194 | 
     | Delay2_reg_reg[0][13]/SD           |   ^   | Out[13]                          | SDFFRQ_5VX1 | 0.000 |  40.282 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -7.913 | 
     | Delay2_reg_reg[0][13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -7.913 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/CN 
Endpoint:   Delay2_reg_reg[0][12]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 39.429
= Slack Time                   33.766
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   58.766 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   58.766 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   60.084 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   60.084 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   60.617 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   60.617 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   61.097 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   61.097 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   61.723 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   61.723 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   62.733 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   62.733 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   63.580 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   63.580 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   64.433 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   64.433 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   65.286 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   65.286 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   66.139 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   66.139 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   66.992 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   66.992 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   67.845 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   67.845 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   68.698 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   68.698 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   69.551 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   69.551 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   70.404 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   70.404 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   71.257 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   71.257 | 
     | add_151_40/g520/CO                 |   v   | add_151_40/n_22                  | FA_5VX1     | 0.853 |  38.345 |   72.111 | 
     | add_151_40/g519/A                  |   v   | add_151_40/n_22                  | FA_5VX1     | 0.000 |  38.345 |   72.111 | 
     | add_151_40/g519/S                  |   ^   | Out[12]                          | FA_5VX1     | 1.084 |  39.429 |   73.194 | 
     | Delay2_reg_reg[0][12]/SD           |   ^   | Out[12]                          | SDFFRQ_5VX1 | 0.000 |  39.429 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -8.766 | 
     | Delay2_reg_reg[0][12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -8.766 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/CN 
Endpoint:   Delay2_reg_reg[0][11]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 38.575
= Slack Time                   34.619
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   59.619 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   59.619 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   60.937 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   60.937 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   61.470 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   61.470 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   61.950 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   61.950 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   62.576 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   62.576 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   63.586 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   63.586 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   64.433 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   64.433 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   65.286 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   65.286 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   66.139 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   66.139 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   66.992 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   66.992 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   67.845 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   67.845 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   68.698 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   68.698 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   69.551 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   69.551 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   70.404 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   70.404 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   71.257 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   71.257 | 
     | add_151_40/g521/CO                 |   v   | add_151_40/n_20                  | FA_5VX1     | 0.853 |  37.492 |   72.111 | 
     | add_151_40/g520/A                  |   v   | add_151_40/n_20                  | FA_5VX1     | 0.000 |  37.492 |   72.111 | 
     | add_151_40/g520/S                  |   ^   | Out[11]                          | FA_5VX1     | 1.084 |  38.575 |   73.194 | 
     | Delay2_reg_reg[0][11]/SD           |   ^   | Out[11]                          | SDFFRQ_5VX1 | 0.000 |  38.575 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |   -9.619 | 
     | Delay2_reg_reg[0][11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |   -9.619 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/CN 
Endpoint:   Delay2_reg_reg[0][10]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q      (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 37.722
= Slack Time                   35.472
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   60.472 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   60.472 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   61.790 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   61.790 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   62.323 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   62.323 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   62.803 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   62.803 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   63.429 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   63.429 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   64.439 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   64.439 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   65.286 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   65.286 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   66.139 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   66.139 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   66.992 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   66.992 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   67.845 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   67.845 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   68.698 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   68.698 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   69.551 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   69.551 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   70.404 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   70.404 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   71.257 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   71.257 | 
     | add_151_40/g522/CO                 |   v   | add_151_40/n_18                  | FA_5VX1     | 0.853 |  36.639 |   72.111 | 
     | add_151_40/g521/A                  |   v   | add_151_40/n_18                  | FA_5VX1     | 0.000 |  36.639 |   72.111 | 
     | add_151_40/g521/S                  |   ^   | Out[10]                          | FA_5VX1     | 1.084 |  37.722 |   73.194 | 
     | Delay2_reg_reg[0][10]/SD           |   ^   | Out[10]                          | SDFFRQ_5VX1 | 0.000 |  37.722 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                          |       |       |             |       |  Time   |   Time   | 
     |--------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                      |   v   | clk   |             |       |  25.000 |  -10.472 | 
     | Delay2_reg_reg[0][10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -10.472 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/CN 
Endpoint:   Delay2_reg_reg[0][9]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 36.869
= Slack Time                   36.325
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   61.325 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   61.325 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   62.643 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   62.643 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   63.177 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   63.177 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   63.656 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   63.656 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   64.282 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   64.282 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   65.292 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   65.292 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   66.139 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   66.139 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   66.992 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   66.992 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   67.845 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   67.845 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   68.698 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   68.698 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   69.551 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   69.551 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   70.404 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   70.404 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   71.257 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   71.257 | 
     | add_151_40/g523/CO                 |   v   | add_151_40/n_16                  | FA_5VX1     | 0.853 |  35.786 |   72.111 | 
     | add_151_40/g522/A                  |   v   | add_151_40/n_16                  | FA_5VX1     | 0.000 |  35.786 |   72.111 | 
     | add_151_40/g522/S                  |   ^   | Out[9]                           | FA_5VX1     | 1.084 |  36.869 |   73.194 | 
     | Delay2_reg_reg[0][9]/SD            |   ^   | Out[9]                           | SDFFRQ_5VX1 | 0.000 |  36.869 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -11.325 | 
     | Delay2_reg_reg[0][9]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -11.325 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/CN 
Endpoint:   Delay2_reg_reg[0][8]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 36.016
= Slack Time                   37.178
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   62.178 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   62.178 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   63.496 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   63.496 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   64.030 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   64.030 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   64.509 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   64.509 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   65.135 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   65.135 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   66.146 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   66.146 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   66.992 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   66.992 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   67.845 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   67.845 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   68.698 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   68.698 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   69.551 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   69.551 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   70.404 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   70.404 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   71.257 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   71.257 | 
     | add_151_40/g524/CO                 |   v   | add_151_40/n_14                  | FA_5VX1     | 0.853 |  34.933 |   72.111 | 
     | add_151_40/g523/A                  |   v   | add_151_40/n_14                  | FA_5VX1     | 0.000 |  34.933 |   72.111 | 
     | add_151_40/g523/S                  |   ^   | Out[8]                           | FA_5VX1     | 1.084 |  36.016 |   73.194 | 
     | Delay2_reg_reg[0][8]/SD            |   ^   | Out[8]                           | SDFFRQ_5VX1 | 0.000 |  36.016 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -12.178 | 
     | Delay2_reg_reg[0][8]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -12.178 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/CN 
Endpoint:   Delay2_reg_reg[0][7]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 35.163
= Slack Time                   38.031
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.031 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   63.031 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   64.349 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   64.349 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   64.883 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   64.883 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   65.362 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   65.362 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   65.988 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   65.988 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   66.999 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   66.999 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   67.845 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   67.845 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   68.698 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   68.698 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   69.551 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   69.551 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   70.404 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   70.404 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   71.257 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   71.257 | 
     | add_151_40/g525/CO                 |   v   | add_151_40/n_12                  | FA_5VX1     | 0.853 |  34.079 |   72.111 | 
     | add_151_40/g524/A                  |   v   | add_151_40/n_12                  | FA_5VX1     | 0.000 |  34.079 |   72.111 | 
     | add_151_40/g524/S                  |   ^   | Out[7]                           | FA_5VX1     | 1.084 |  35.163 |   73.194 | 
     | Delay2_reg_reg[0][7]/SD            |   ^   | Out[7]                           | SDFFRQ_5VX1 | 0.000 |  35.163 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -13.031 | 
     | Delay2_reg_reg[0][7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -13.031 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/CN 
Endpoint:   Delay2_reg_reg[0][6]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 34.310
= Slack Time                   38.884
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   63.884 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   63.884 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   65.202 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   65.202 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   65.736 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   65.736 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   66.215 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   66.215 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   66.841 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   66.841 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   67.852 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   67.852 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   68.698 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   68.698 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   69.551 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   69.551 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   70.404 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   70.404 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   71.257 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   71.257 | 
     | add_151_40/g526/CO                 |   v   | add_151_40/n_10                  | FA_5VX1     | 0.853 |  33.226 |   72.111 | 
     | add_151_40/g525/A                  |   v   | add_151_40/n_10                  | FA_5VX1     | 0.000 |  33.226 |   72.111 | 
     | add_151_40/g525/S                  |   ^   | Out[6]                           | FA_5VX1     | 1.084 |  34.310 |   73.194 | 
     | Delay2_reg_reg[0][6]/SD            |   ^   | Out[6]                           | SDFFRQ_5VX1 | 0.000 |  34.310 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -13.884 | 
     | Delay2_reg_reg[0][6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -13.884 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/CN 
Endpoint:   Delay2_reg_reg[0][5]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 33.457
= Slack Time                   39.737
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   64.737 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   64.737 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   66.056 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   66.056 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   66.589 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   66.589 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   67.068 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   67.068 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   67.695 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   67.695 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   68.705 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   68.705 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   69.551 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   69.551 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   70.404 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   70.404 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   71.257 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   71.257 | 
     | add_151_40/g527/CO                 |   v   | add_151_40/n_8                   | FA_5VX1     | 0.853 |  32.373 |   72.111 | 
     | add_151_40/g526/A                  |   v   | add_151_40/n_8                   | FA_5VX1     | 0.000 |  32.373 |   72.111 | 
     | add_151_40/g526/S                  |   ^   | Out[5]                           | FA_5VX1     | 1.084 |  33.457 |   73.194 | 
     | Delay2_reg_reg[0][5]/SD            |   ^   | Out[5]                           | SDFFRQ_5VX1 | 0.000 |  33.457 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -14.737 | 
     | Delay2_reg_reg[0][5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -14.737 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/CN 
Endpoint:   Delay2_reg_reg[0][4]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 32.604
= Slack Time                   40.590
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   65.590 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   65.590 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   66.909 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   66.909 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   67.442 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   67.442 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   67.921 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   67.921 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   68.548 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   68.548 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   69.558 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   69.558 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   70.404 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   70.404 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   71.257 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   71.257 | 
     | add_151_40/g528/CO                 |   v   | add_151_40/n_6                   | FA_5VX1     | 0.853 |  31.520 |   72.111 | 
     | add_151_40/g527/A                  |   v   | add_151_40/n_6                   | FA_5VX1     | 0.000 |  31.520 |   72.111 | 
     | add_151_40/g527/S                  |   ^   | Out[4]                           | FA_5VX1     | 1.084 |  32.604 |   73.194 | 
     | Delay2_reg_reg[0][4]/SD            |   ^   | Out[4]                           | SDFFRQ_5VX1 | 0.000 |  32.604 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -15.590 | 
     | Delay2_reg_reg[0][4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -15.590 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/CN 
Endpoint:   Delay2_reg_reg[0][3]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 31.751
= Slack Time                   41.444
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   66.444 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   66.444 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   67.762 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   67.762 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   68.295 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   68.295 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   68.775 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   68.775 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   69.401 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   69.401 | 
     | csa_tree_add_125_31_groupi/g505/S  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 1.010 |  28.968 |   70.411 | 
     | add_151_40/g530/A                  |   v   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  28.968 |   70.411 | 
     | add_151_40/g530/CO                 |   v   | add_151_40/n_2                   | FA_5VX1     | 0.846 |  29.814 |   71.257 | 
     | add_151_40/g529/A                  |   v   | add_151_40/n_2                   | FA_5VX1     | 0.000 |  29.814 |   71.257 | 
     | add_151_40/g529/CO                 |   v   | add_151_40/n_4                   | FA_5VX1     | 0.853 |  30.667 |   72.111 | 
     | add_151_40/g528/A                  |   v   | add_151_40/n_4                   | FA_5VX1     | 0.000 |  30.667 |   72.111 | 
     | add_151_40/g528/S                  |   ^   | Out[3]                           | FA_5VX1     | 1.084 |  31.751 |   73.194 | 
     | Delay2_reg_reg[0][3]/SD            |   ^   | Out[3]                           | SDFFRQ_5VX1 | 0.000 |  31.751 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -16.444 | 
     | Delay2_reg_reg[0][3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -16.444 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/CN 
Endpoint:   Delay2_reg_reg[0][2]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 30.957
= Slack Time                   42.237
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.237 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   67.237 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   68.555 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   68.555 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   69.088 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   69.088 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   69.568 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   69.568 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   70.194 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   70.194 | 
     | csa_tree_add_125_31_groupi/g505/CO |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.710 |  28.667 |   70.904 | 
     | csa_tree_add_125_31_groupi/g504/A  |   ^   | csa_tree_add_125_31_groupi/n_475 | FA_5VX1     | 0.000 |  28.667 |   70.904 | 
     | csa_tree_add_125_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 1.199 |  29.866 |   72.103 | 
     | add_151_40/g529/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1     | 0.000 |  29.866 |   72.103 | 
     | add_151_40/g529/S                  |   ^   | Out[2]                           | FA_5VX1     | 1.091 |  30.957 |   73.194 | 
     | Delay2_reg_reg[0][2]/SD            |   ^   | Out[2]                           | SDFFRQ_5VX1 | 0.000 |  30.957 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -17.237 | 
     | Delay2_reg_reg[0][2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -17.237 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/CN 
Endpoint:   Delay2_reg_reg[0][1]/SD (^) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.806
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.194
- Arrival Time                 30.229
= Slack Time                   42.965
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                  |             |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                              |             |       |  25.000 |   67.965 | 
     | Delay_out1_reg[0]/CN               |   v   | clk                              | SDFFRQ_5VX1 | 0.000 |  25.000 |   67.965 | 
     | Delay_out1_reg[0]/Q                |   v   | Delay_out1[0]                    | SDFFRQ_5VX1 | 1.318 |  26.318 |   69.283 | 
     | csa_tree_add_125_31_groupi/g7526/A |   v   | Delay_out1[0]                    | IN_5VX1     | 0.000 |  26.318 |   69.283 | 
     | csa_tree_add_125_31_groupi/g7526/Q |   ^   | csa_tree_add_125_31_groupi/n_155 | IN_5VX1     | 0.533 |  26.852 |   69.816 | 
     | csa_tree_add_125_31_groupi/g7500/A |   ^   | csa_tree_add_125_31_groupi/n_155 | NA2_5VX1    | 0.000 |  26.852 |   69.816 | 
     | csa_tree_add_125_31_groupi/g7500/Q |   v   | csa_tree_add_125_31_groupi/n_118 | NA2_5VX1    | 0.479 |  27.331 |   70.296 | 
     | csa_tree_add_125_31_groupi/g7487/B |   v   | csa_tree_add_125_31_groupi/n_118 | NA2I1_5VX1  | 0.000 |  27.331 |   70.296 | 
     | csa_tree_add_125_31_groupi/g7487/Q |   ^   | csa_tree_add_125_31_groupi/n_96  | NA2I1_5VX1  | 0.626 |  27.957 |   70.922 | 
     | csa_tree_add_125_31_groupi/g505/CI |   ^   | csa_tree_add_125_31_groupi/n_96  | FA_5VX1     | 0.000 |  27.957 |   70.922 | 
     | csa_tree_add_125_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 1.221 |  29.178 |   72.143 | 
     | add_151_40/g530/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1     | 0.000 |  29.178 |   72.143 | 
     | add_151_40/g530/S                  |   ^   | Out[1]                           | FA_5VX1     | 1.051 |  30.229 |   73.194 | 
     | Delay2_reg_reg[0][1]/SD            |   ^   | Out[1]                           | SDFFRQ_5VX1 | 0.000 |  30.229 |   73.194 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -17.965 | 
     | Delay2_reg_reg[0][1]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -17.965 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/CN 
Endpoint:   Delay2_reg_reg[0][0]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q    (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.923
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.077
- Arrival Time                 28.172
= Slack Time                   44.905
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                                |             |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk                            |             |       |  25.000 |   69.905 | 
     | Delay1_out1_reg[0]/CN              |   v   | clk                            | SDFFRQ_5VX1 | 0.000 |  25.000 |   69.905 | 
     | Delay1_out1_reg[0]/Q               |   v   | Delay1_out1[0]                 | SDFFRQ_5VX1 | 1.477 |  26.477 |   71.383 | 
     | csa_tree_add_125_31_groupi/g7523/A |   v   | Delay1_out1[0]                 | IN_5VX1     | 0.000 |  26.477 |   71.383 | 
     | csa_tree_add_125_31_groupi/g7523/Q |   ^   | csa_tree_add_125_31_groupi/n_2 | IN_5VX1     | 0.485 |  26.963 |   71.868 | 
     | csa_tree_add_125_31_groupi/g506/A  |   ^   | csa_tree_add_125_31_groupi/n_2 | HA_5VX1     | 0.000 |  26.963 |   71.868 | 
     | csa_tree_add_125_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.586 |  27.549 |   72.454 | 
     | add_151_40/g531/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1     | 0.000 |  27.549 |   72.454 | 
     | add_151_40/g531/S                  |   v   | Out[0]                         | HA_5VX1     | 0.623 |  28.172 |   73.077 | 
     | Delay2_reg_reg[0][0]/SD            |   v   | Out[0]                         | SDFFRQ_5VX1 | 0.000 |  28.172 |   73.077 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                         |       |       |             |       |  Time   |   Time   | 
     |-------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk   |             |       |  25.000 |  -19.905 | 
     | Delay2_reg_reg[0][0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -19.905 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.024
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.976
- Arrival Time                 26.709
= Slack Time                   46.267
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.267 | 
     | Delay1_out1_reg[5]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.267 | 
     | Delay1_out1_reg[5]/Q  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 1.709 |  26.709 |   72.976 | 
     | Delay1_out1_reg[5]/D  |   v   | Delay1_out1[5] | SDFFRQ_5VX1 | 0.000 |  26.709 |   72.976 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.267 | 
     | Delay1_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.267 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.021
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.979
- Arrival Time                 26.693
= Slack Time                   46.286
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.286 | 
     | Delay1_out1_reg[6]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.286 | 
     | Delay1_out1_reg[6]/Q  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 1.693 |  26.693 |   72.979 | 
     | Delay1_out1_reg[6]/D  |   v   | Delay1_out1[6] | SDFFRQ_5VX1 | 0.000 |  26.693 |   72.979 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.286 | 
     | Delay1_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.286 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[5]/CN 
Endpoint:   Delay1_out1_reg[5]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.026
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.974
- Arrival Time                 26.649
= Slack Time                   46.324
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.324 | 
     | Delay_out1_reg[5]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.324 | 
     | Delay_out1_reg[5]/Q   |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.650 |  26.649 |   72.974 | 
     | Delay1_out1_reg[5]/SD |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.000 |  26.649 |   72.974 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.324 | 
     | Delay1_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.324 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay_out1_reg[5]/CN 
Endpoint:   Delay_out1_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.012
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.988
- Arrival Time                 26.649
= Slack Time                   46.339
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.339 | 
     | Delay_out1_reg[5]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.339 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 1.650 |  26.649 |   72.988 | 
     | Delay_out1_reg[5]/D  |   v   | Delay_out1[5] | SDFFRQ_5VX1 | 0.000 |  26.649 |   72.988 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.339 | 
     | Delay_out1_reg[5]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.339 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[11]/CN 
Endpoint:   Delay1_out1_reg[11]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.021
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.979
- Arrival Time                 26.624
= Slack Time                   46.356
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.356 | 
     | Delay_out1_reg[11]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.356 | 
     | Delay_out1_reg[11]/Q   |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.624 |  26.624 |   72.979 | 
     | Delay1_out1_reg[11]/SD |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.000 |  26.624 |   72.979 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.356 | 
     | Delay1_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.356 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay_out1_reg[11]/CN 
Endpoint:   Delay_out1_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.006
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.994
- Arrival Time                 26.624
= Slack Time                   46.370
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.370 | 
     | Delay_out1_reg[11]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.370 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 1.624 |  26.624 |   72.994 | 
     | Delay_out1_reg[11]/D  |   v   | Delay_out1[11] | SDFFRQ_5VX1 | 0.000 |  26.624 |   72.994 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.370 | 
     | Delay_out1_reg[11]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.370 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.000
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.000
- Arrival Time                 26.592
= Slack Time                   46.408
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.408 | 
     | Delay1_out1_reg[7]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.408 | 
     | Delay1_out1_reg[7]/Q  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 1.592 |  26.592 |   73.000 | 
     | Delay1_out1_reg[7]/D  |   v   | Delay1_out1[7] | SDFFRQ_5VX1 | 0.000 |  26.592 |   73.000 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.408 | 
     | Delay1_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.408 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.012
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.988
- Arrival Time                 26.578
= Slack Time                   46.410
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.410 | 
     | Delay_out1_reg[12]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.410 | 
     | Delay_out1_reg[12]/Q   |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.578 |  26.578 |   72.988 | 
     | Delay1_out1_reg[12]/SD |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.000 |  26.578 |   72.988 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.410 | 
     | Delay1_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.410 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay1_out1_reg[12]/CN 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.998
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.002
- Arrival Time                 26.580
= Slack Time                   46.422
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.422 | 
     | Delay1_out1_reg[12]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.422 | 
     | Delay1_out1_reg[12]/Q  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 1.580 |  26.580 |   73.002 | 
     | Delay1_out1_reg[12]/D  |   v   | Delay1_out1[12] | SDFFRQ_5VX1 | 0.000 |  26.580 |   73.002 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.422 | 
     | Delay1_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.422 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[3]/CN 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[3]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.997
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.003
- Arrival Time                 26.578
= Slack Time                   46.424
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.424 | 
     | Delay1_out1_reg[3]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.424 | 
     | Delay1_out1_reg[3]/Q  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 1.578 |  26.578 |   73.003 | 
     | Delay1_out1_reg[3]/D  |   v   | Delay1_out1[3] | SDFFRQ_5VX1 | 0.000 |  26.578 |   73.003 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.424 | 
     | Delay1_out1_reg[3]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.424 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay_out1_reg[12]/CN 
Endpoint:   Delay_out1_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.997
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.003
- Arrival Time                 26.578
= Slack Time                   46.424
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.424 | 
     | Delay_out1_reg[12]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.424 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 1.578 |  26.578 |   73.003 | 
     | Delay_out1_reg[12]/D  |   v   | Delay_out1[12] | SDFFRQ_5VX1 | 0.000 |  26.578 |   73.003 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.424 | 
     | Delay_out1_reg[12]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.424 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.008
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.992
- Arrival Time                 26.558
= Slack Time                   46.435
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.435 | 
     | Delay_out1_reg[4]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.435 | 
     | Delay_out1_reg[4]/Q   |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.558 |  26.558 |   72.992 | 
     | Delay1_out1_reg[4]/SD |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.000 |  26.558 |   72.992 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.435 | 
     | Delay1_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.435 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay_out1_reg[4]/CN 
Endpoint:   Delay_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.994
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.006
- Arrival Time                 26.558
= Slack Time                   46.449
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.449 | 
     | Delay_out1_reg[4]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.449 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 1.558 |  26.558 |   73.006 | 
     | Delay_out1_reg[4]/D  |   v   | Delay_out1[4] | SDFFRQ_5VX1 | 0.000 |  26.558 |   73.006 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.449 | 
     | Delay_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.449 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[10]/CN 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[10]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.991
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.009
- Arrival Time                 26.545
= Slack Time                   46.464
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                 |             |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk             |             |       |  25.000 |   71.464 | 
     | Delay1_out1_reg[10]/CN |   v   | clk             | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.464 | 
     | Delay1_out1_reg[10]/Q  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 1.545 |  26.545 |   73.009 | 
     | Delay1_out1_reg[10]/D  |   v   | Delay1_out1[10] | SDFFRQ_5VX1 | 0.000 |  26.545 |   73.009 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.464 | 
     | Delay1_out1_reg[10]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.464 | 
     +-----------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[4]/CN 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[4]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.991
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.009
- Arrival Time                 26.545
= Slack Time                   46.464
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.464 | 
     | Delay1_out1_reg[4]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.464 | 
     | Delay1_out1_reg[4]/Q  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 1.545 |  26.545 |   73.009 | 
     | Delay1_out1_reg[4]/D  |   v   | Delay1_out1[4] | SDFFRQ_5VX1 | 0.000 |  26.545 |   73.009 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.464 | 
     | Delay1_out1_reg[4]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.464 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay1_out1_reg[2]/CN 
Endpoint:   Delay1_out1_reg[2]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         1.001
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                72.999
- Arrival Time                 26.524
= Slack Time                   46.475
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.475 | 
     | Delay_out1_reg[2]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.475 | 
     | Delay_out1_reg[2]/Q   |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.524 |  26.524 |   72.999 | 
     | Delay1_out1_reg[2]/SD |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.000 |  26.524 |   72.999 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.475 | 
     | Delay1_out1_reg[2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.475 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay_out1_reg[2]/CN 
Endpoint:   Delay_out1_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.013
- Arrival Time                 26.524
= Slack Time                   46.489
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.489 | 
     | Delay_out1_reg[2]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.489 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 1.524 |  26.524 |   73.013 | 
     | Delay_out1_reg[2]/D  |   v   | Delay_out1[2] | SDFFRQ_5VX1 | 0.000 |  26.524 |   73.013 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.489 | 
     | Delay_out1_reg[2]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.489 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[7]/CN 
Endpoint:   Delay1_out1_reg[7]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.998
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.002
- Arrival Time                 26.509
= Slack Time                   46.493
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.493 | 
     | Delay_out1_reg[7]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.493 | 
     | Delay_out1_reg[7]/Q   |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.509 |  26.509 |   73.002 | 
     | Delay1_out1_reg[7]/SD |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.000 |  26.509 |   73.002 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.493 | 
     | Delay1_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.493 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[14]/CN 
Endpoint:   Delay1_out1_reg[14]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.998
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.002
- Arrival Time                 26.505
= Slack Time                   46.498
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.498 | 
     | Delay_out1_reg[14]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.498 | 
     | Delay_out1_reg[14]/Q   |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 1.505 |  26.505 |   73.002 | 
     | Delay1_out1_reg[14]/SD |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 0.000 |  26.505 |   73.002 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.498 | 
     | Delay1_out1_reg[14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.498 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay_out1_reg[7]/CN 
Endpoint:   Delay_out1_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.984
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.016
- Arrival Time                 26.509
= Slack Time                   46.507
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.507 | 
     | Delay_out1_reg[7]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.507 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 1.509 |  26.509 |   73.016 | 
     | Delay_out1_reg[7]/D  |   v   | Delay_out1[7] | SDFFRQ_5VX1 | 0.000 |  26.509 |   73.016 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.507 | 
     | Delay_out1_reg[7]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.507 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay_out1_reg[14]/CN 
Endpoint:   Delay_out1_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.984
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.016
- Arrival Time                 26.505
= Slack Time                   46.512
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.512 | 
     | Delay_out1_reg[14]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.512 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 1.505 |  26.505 |   73.016 | 
     | Delay_out1_reg[14]/D  |   v   | Delay_out1[14] | SDFFRQ_5VX1 | 0.000 |  26.505 |   73.016 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.512 | 
     | Delay_out1_reg[14]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.512 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay1_out1_reg[13]/CN 
Endpoint:   Delay1_out1_reg[13]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.993
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.007
- Arrival Time                 26.479
= Slack Time                   46.528
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.528 | 
     | Delay_out1_reg[13]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.528 | 
     | Delay_out1_reg[13]/Q   |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.480 |  26.479 |   73.007 | 
     | Delay1_out1_reg[13]/SD |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.000 |  26.479 |   73.007 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.528 | 
     | Delay1_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.528 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay_out1_reg[13]/CN 
Endpoint:   Delay_out1_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.979
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.021
- Arrival Time                 26.479
= Slack Time                   46.541
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.541 | 
     | Delay_out1_reg[13]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.541 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 1.480 |  26.479 |   73.021 | 
     | Delay_out1_reg[13]/D  |   v   | Delay_out1[13] | SDFFRQ_5VX1 | 0.000 |  26.479 |   73.021 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.541 | 
     | Delay_out1_reg[13]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.541 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay1_out1_reg[0]/CN 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.979
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.021
- Arrival Time                 26.477
= Slack Time                   46.544
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.544 | 
     | Delay1_out1_reg[0]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.544 | 
     | Delay1_out1_reg[0]/Q  |   v   | Delay1_out1[0] | SDFFRQ_5VX1 | 1.477 |  26.477 |   73.021 | 
     | Delay1_out1_reg[0]/D  |   v   | Delay1_out1[0] | SDFFRQ_5VX1 | 0.000 |  26.477 |   73.021 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.544 | 
     | Delay1_out1_reg[0]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.544 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay1_out1_reg[15]/CN 
Endpoint:   Delay1_out1_reg[15]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.990
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.010
- Arrival Time                 26.466
= Slack Time                   46.544
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                        |       |                |             |       |  Time   |   Time   | 
     |------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk            |             |       |  25.000 |   71.544 | 
     | Delay_out1_reg[15]/CN  |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.544 | 
     | Delay_out1_reg[15]/Q   |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.466 |  26.466 |   73.010 | 
     | Delay1_out1_reg[15]/SD |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.000 |  26.466 |   73.010 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                        |       |       |             |       |  Time   |   Time   | 
     |------------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk   |             |       |  25.000 |  -21.544 | 
     | Delay1_out1_reg[15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.544 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay1_out1_reg[6]/CN 
Endpoint:   Delay1_out1_reg[6]/SD (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q   (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.989
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.011
- Arrival Time                 26.460
= Slack Time                   46.551
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |               |             |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk           |             |       |  25.000 |   71.551 | 
     | Delay_out1_reg[6]/CN  |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.551 | 
     | Delay_out1_reg[6]/Q   |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.460 |  26.460 |   73.011 | 
     | Delay1_out1_reg[6]/SD |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.000 |  26.460 |   73.011 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.551 | 
     | Delay1_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.551 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay_out1_reg[15]/CN 
Endpoint:   Delay_out1_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.977
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.023
- Arrival Time                 26.466
= Slack Time                   46.558
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                       |       |                |             |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk            |             |       |  25.000 |   71.558 | 
     | Delay_out1_reg[15]/CN |   v   | clk            | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.558 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 1.466 |  26.466 |   73.023 | 
     | Delay_out1_reg[15]/D  |   v   | Delay_out1[15] | SDFFRQ_5VX1 | 0.000 |  26.466 |   73.023 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                       |       |       |             |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk   |             |       |  25.000 |  -21.558 | 
     | Delay_out1_reg[15]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.558 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay_out1_reg[6]/CN 
Endpoint:   Delay_out1_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q (v) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time         25.000
- Setup                         0.976
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                73.024
- Arrival Time                 26.460
= Slack Time                   46.565
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                      |       |               |             |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk           |             |       |  25.000 |   71.565 | 
     | Delay_out1_reg[6]/CN |   v   | clk           | SDFFRQ_5VX1 | 0.000 |  25.000 |   71.565 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 1.460 |  26.460 |   73.024 | 
     | Delay_out1_reg[6]/D  |   v   | Delay_out1[6] | SDFFRQ_5VX1 | 0.000 |  26.460 |   73.024 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     25.000
     = Beginpoint Arrival Time           25.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |                      |       |       |             |       |  Time   |   Time   | 
     |----------------------+-------+-------+-------------+-------+---------+----------| 
     | clk                  |   v   | clk   |             |       |  25.000 |  -21.565 | 
     | Delay_out1_reg[6]/CN |   v   | clk   | SDFFRQ_5VX1 | 0.000 |  25.000 |  -21.565 | 
     +---------------------------------------------------------------------------------+ 

