#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 15 14:21:08 2021
# Process ID: 10160
# Current directory: c:/Users/pedra/Documents/CR/labs/aula9/DMA/DMA.tmp/reverseendianesscop_v1_0_project/ReverseEndianessCop_v1_0_project.runs/synth_1
# Command line: vivado.exe -log ReverseEndianessCop_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ReverseEndianessCop_v1_0.tcl
# Log file: c:/Users/pedra/Documents/CR/labs/aula9/DMA/DMA.tmp/reverseendianesscop_v1_0_project/ReverseEndianessCop_v1_0_project.runs/synth_1/ReverseEndianessCop_v1_0.vds
# Journal file: c:/Users/pedra/Documents/CR/labs/aula9/DMA/DMA.tmp/reverseendianesscop_v1_0_project/ReverseEndianessCop_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ReverseEndianessCop_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/pedra/documents/cr/labs/aula9/dma/dma.tmp/reverseendianesscop_v1_0_project/ReverseEndianessCop_v1_0_project.cache/ip 
Command: synth_design -top ReverseEndianessCop_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4888
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ReverseEndianessCop_v1_0' [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0.vhd:46]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ReverseEndianessCop_v1_0_S00_AXIS' declared at 'c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0_S01_AXIS.vhd:5' bound to instance 'ReverseEndianessCop_v1_0_S00_AXIS_inst' of component 'ReverseEndianessCop_v1_0_S00_AXIS' [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ReverseEndianessCop_v1_0_S00_AXIS' [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0_S01_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReverseEndianessCop_v1_0_S00_AXIS' (1#1) [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0_S01_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ReverseEndianessCop_v1_0_M00_AXIS' declared at 'c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0_M00_AXIS.vhd:5' bound to instance 'ReverseEndianessCop_v1_0_M00_AXIS_inst' of component 'ReverseEndianessCop_v1_0_M00_AXIS' [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ReverseEndianessCop_v1_0_M00_AXIS' [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReverseEndianessCop_v1_0_M00_AXIS' (2#1) [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ReverseEndianessCop_v1_0' (3#1) [c:/Users/pedra/Documents/CR/labs/aula9/ip_repo/ReverseEndianessCop_1.0/hdl/ReverseEndianessCop_v1_0.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT4 |     6|
|5     |FDRE |    38|
|6     |IBUF |    41|
|7     |OBUF |    39|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------+------+
|      |Instance                                 |Module                            |Cells |
+------+-----------------------------------------+----------------------------------+------+
|1     |top                                      |                                  |   127|
|2     |  ReverseEndianessCop_v1_0_S00_AXIS_inst |ReverseEndianessCop_v1_0_S00_AXIS |    46|
+------+-----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 999.965 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 999.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/pedra/Documents/CR/labs/aula9/DMA/DMA.tmp/reverseendianesscop_v1_0_project/ReverseEndianessCop_v1_0_project.runs/synth_1/ReverseEndianessCop_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ReverseEndianessCop_v1_0_utilization_synth.rpt -pb ReverseEndianessCop_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 15 14:21:52 2021...
