
Project1_FunctionGenerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003408  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08003590  08003590  00004590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037e8  080037e8  0000501c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080037e8  080037e8  0000501c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080037e8  080037e8  0000501c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037e8  080037e8  000047e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080037ec  080037ec  000047ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080037f0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ee8  2000001c  0800380c  0000501c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f04  0800380c  00005f04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000501c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000045b9  00000000  00000000  0000504c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fc2  00000000  00000000  00009605  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000580  00000000  00000000  0000a5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000407  00000000  00000000  0000ab48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000249d2  00000000  00000000  0000af4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000544e  00000000  00000000  0002f921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1a65  00000000  00000000  00034d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001167d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000182c  00000000  00000000  00116818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00118044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003578 	.word	0x08003578

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	08003578 	.word	0x08003578

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	0000      	movs	r0, r0
	...

08000ac8 <main>:
int32_t frequency = 1;
int32_t sample_indx = 0;


int main(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0

  HAL_Init();
 8000ace:	f000 fd34 	bl	800153a <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000ad2:	f000 fc4b 	bl	800136c <SystemClock_Config>


  // Pre-calculated arrays for each waveform (in mV)
  for (int i = 0; i < array_size; i++){
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	e097      	b.n	8000c0c <main+0x144>
	  // sin wave calculation
	  sin_wav[i] = round(1500 * sin((2 * M_PI * i) / array_size) + 1500); // scale * (2pi - full cycle) * offset
 8000adc:	68f8      	ldr	r0, [r7, #12]
 8000ade:	f7ff fcc5 	bl	800046c <__aeabi_i2d>
 8000ae2:	a3c5      	add	r3, pc, #788	@ (adr r3, 8000df8 <main+0x330>)
 8000ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae8:	f7ff fd2a 	bl	8000540 <__aeabi_dmul>
 8000aec:	4602      	mov	r2, r0
 8000aee:	460b      	mov	r3, r1
 8000af0:	4610      	mov	r0, r2
 8000af2:	4619      	mov	r1, r3
 8000af4:	f04f 0200 	mov.w	r2, #0
 8000af8:	4bb3      	ldr	r3, [pc, #716]	@ (8000dc8 <main+0x300>)
 8000afa:	f7ff fe4b 	bl	8000794 <__aeabi_ddiv>
 8000afe:	4602      	mov	r2, r0
 8000b00:	460b      	mov	r3, r1
 8000b02:	ec43 2b17 	vmov	d7, r2, r3
 8000b06:	eeb0 0a47 	vmov.f32	s0, s14
 8000b0a:	eef0 0a67 	vmov.f32	s1, s15
 8000b0e:	f001 fcc7 	bl	80024a0 <sin>
 8000b12:	ec51 0b10 	vmov	r0, r1, d0
 8000b16:	a3aa      	add	r3, pc, #680	@ (adr r3, 8000dc0 <main+0x2f8>)
 8000b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b1c:	f7ff fd10 	bl	8000540 <__aeabi_dmul>
 8000b20:	4602      	mov	r2, r0
 8000b22:	460b      	mov	r3, r1
 8000b24:	4610      	mov	r0, r2
 8000b26:	4619      	mov	r1, r3
 8000b28:	a3a5      	add	r3, pc, #660	@ (adr r3, 8000dc0 <main+0x2f8>)
 8000b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b2e:	f7ff fb51 	bl	80001d4 <__adddf3>
 8000b32:	4602      	mov	r2, r0
 8000b34:	460b      	mov	r3, r1
 8000b36:	ec43 2b17 	vmov	d7, r2, r3
 8000b3a:	eeb0 0a47 	vmov.f32	s0, s14
 8000b3e:	eef0 0a67 	vmov.f32	s1, s15
 8000b42:	f001 fd01 	bl	8002548 <round>
 8000b46:	ec53 2b10 	vmov	r2, r3, d0
 8000b4a:	4610      	mov	r0, r2
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f7ff ff91 	bl	8000a74 <__aeabi_d2iz>
 8000b52:	4602      	mov	r2, r0
 8000b54:	499d      	ldr	r1, [pc, #628]	@ (8000dcc <main+0x304>)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  // triangle wave calculation
	  if (i < array_size/2){
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f5b3 7f52 	cmp.w	r3, #840	@ 0x348
 8000b62:	da1a      	bge.n	8000b9a <main+0xd2>
		  // counting-up
		  tri_wav[i] = round(3000 * (i) / (array_size/2));
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000b6a:	fb02 f303 	mul.w	r3, r2, r3
 8000b6e:	4a98      	ldr	r2, [pc, #608]	@ (8000dd0 <main+0x308>)
 8000b70:	fb82 1203 	smull	r1, r2, r2, r3
 8000b74:	441a      	add	r2, r3
 8000b76:	1252      	asrs	r2, r2, #9
 8000b78:	17db      	asrs	r3, r3, #31
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fc75 	bl	800046c <__aeabi_i2d>
 8000b82:	4602      	mov	r2, r0
 8000b84:	460b      	mov	r3, r1
 8000b86:	4610      	mov	r0, r2
 8000b88:	4619      	mov	r1, r3
 8000b8a:	f7ff ff73 	bl	8000a74 <__aeabi_d2iz>
 8000b8e:	4602      	mov	r2, r0
 8000b90:	4990      	ldr	r1, [pc, #576]	@ (8000dd4 <main+0x30c>)
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000b98:	e01b      	b.n	8000bd2 <main+0x10a>
	  }
	  else {
		  // counting-down
		  tri_wav[i] = round(3000 * (array_size - i) / (array_size/2));
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	f5c3 63d2 	rsb	r3, r3, #1680	@ 0x690
 8000ba0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000ba4:	fb02 f303 	mul.w	r3, r2, r3
 8000ba8:	4a89      	ldr	r2, [pc, #548]	@ (8000dd0 <main+0x308>)
 8000baa:	fb82 1203 	smull	r1, r2, r2, r3
 8000bae:	441a      	add	r2, r3
 8000bb0:	1252      	asrs	r2, r2, #9
 8000bb2:	17db      	asrs	r3, r3, #31
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fc58 	bl	800046c <__aeabi_i2d>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4610      	mov	r0, r2
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	f7ff ff56 	bl	8000a74 <__aeabi_d2iz>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	4982      	ldr	r1, [pc, #520]	@ (8000dd4 <main+0x30c>)
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  }

	  // sawtooth wave calculation
	  sawt_wav[i] = round(3000 * (i) / (array_size));
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000bd8:	fb02 f303 	mul.w	r3, r2, r3
 8000bdc:	4a7c      	ldr	r2, [pc, #496]	@ (8000dd0 <main+0x308>)
 8000bde:	fb82 1203 	smull	r1, r2, r2, r3
 8000be2:	441a      	add	r2, r3
 8000be4:	1292      	asrs	r2, r2, #10
 8000be6:	17db      	asrs	r3, r3, #31
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fc3e 	bl	800046c <__aeabi_i2d>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	4610      	mov	r0, r2
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f7ff ff3c 	bl	8000a74 <__aeabi_d2iz>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	4976      	ldr	r1, [pc, #472]	@ (8000dd8 <main+0x310>)
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 0; i < array_size; i++){
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f5b3 6fd2 	cmp.w	r3, #1680	@ 0x690
 8000c12:	f6ff af63 	blt.w	8000adc <main+0x14>

  }


  RCC->AHB2ENR   |= RCC_AHB2ENR_GPIOBEN;				// Enable GPIOB Clock for ports on board rows/cols
 8000c16:	4b71      	ldr	r3, [pc, #452]	@ (8000ddc <main+0x314>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	4a70      	ldr	r2, [pc, #448]	@ (8000ddc <main+0x314>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
  RCC->AHB2ENR	 |= RCC_AHB2ENR_GPIOCEN;				// Enable GPIOC Clock for LEDS
 8000c22:	4b6e      	ldr	r3, [pc, #440]	@ (8000ddc <main+0x314>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	4a6d      	ldr	r2, [pc, #436]	@ (8000ddc <main+0x314>)
 8000c28:	f043 0304 	orr.w	r3, r3, #4
 8000c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c


  TIM2_init();
 8000c2e:	f000 f925 	bl	8000e7c <TIM2_init>
  DAC_init();
 8000c32:	f000 f96b 	bl	8000f0c <DAC_init>
  LEDs_init();
 8000c36:	f000 f8f9 	bl	8000e2c <LEDs_init>

  /* Configure Rows */
  KEYPAD_PORT->MODER  &= ~(GPIO_MODER_MODE0_Msk | GPIO_MODER_MODE1_Msk | GPIO_MODER_MODE2_Msk | GPIO_MODER_MODE3_Msk);	// prepare to read row 0
 8000c3a:	4b69      	ldr	r3, [pc, #420]	@ (8000de0 <main+0x318>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a68      	ldr	r2, [pc, #416]	@ (8000de0 <main+0x318>)
 8000c40:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c44:	6013      	str	r3, [r2, #0]
  KEYPAD_PORT->PUPDR  &= ~(GPIO_PUPDR_PUPD0_Msk | GPIO_PUPDR_PUPD1_Msk | GPIO_PUPDR_PUPD2_Msk | GPIO_PUPDR_PUPD3_Msk);		//
 8000c46:	4b66      	ldr	r3, [pc, #408]	@ (8000de0 <main+0x318>)
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	4a65      	ldr	r2, [pc, #404]	@ (8000de0 <main+0x318>)
 8000c4c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c50:	60d3      	str	r3, [r2, #12]
  KEYPAD_PORT->PUPDR  |= ((2 << GPIO_PUPDR_PUPD0_Pos) | (2 << GPIO_PUPDR_PUPD1_Pos) | (2 << GPIO_PUPDR_PUPD2_Pos) | (2 << GPIO_PUPDR_PUPD3_Pos));	// pull-down
 8000c52:	4b63      	ldr	r3, [pc, #396]	@ (8000de0 <main+0x318>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	4a62      	ldr	r2, [pc, #392]	@ (8000de0 <main+0x318>)
 8000c58:	f043 03aa 	orr.w	r3, r3, #170	@ 0xaa
 8000c5c:	60d3      	str	r3, [r2, #12]


  /* Configure Columns */
  KEYPAD_PORT->MODER	&= ~(GPIO_MODER_MODE4_Msk | GPIO_MODER_MODE5_Msk | GPIO_MODER_MODE6_Msk | GPIO_MODER_MODE7_Msk);	// output mode
 8000c5e:	4b60      	ldr	r3, [pc, #384]	@ (8000de0 <main+0x318>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a5f      	ldr	r2, [pc, #380]	@ (8000de0 <main+0x318>)
 8000c64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c68:	6013      	str	r3, [r2, #0]
  KEYPAD_PORT->MODER 	|= ((1 << GPIO_MODER_MODE4_Pos) | (1 << GPIO_MODER_MODE5_Pos) | (1 << GPIO_MODER_MODE6_Pos) | (1 << GPIO_MODER_MODE7_Pos));	// mode to 01
 8000c6a:	4b5d      	ldr	r3, [pc, #372]	@ (8000de0 <main+0x318>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a5c      	ldr	r2, [pc, #368]	@ (8000de0 <main+0x318>)
 8000c70:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 8000c74:	6013      	str	r3, [r2, #0]
  KEYPAD_PORT->OTYPER	&= ~(GPIO_OTYPER_OT4_Msk | GPIO_OTYPER_OT5_Msk | GPIO_OTYPER_OT6_Msk | GPIO_OTYPER_OT7_Msk);	// push-pull output
 8000c76:	4b5a      	ldr	r3, [pc, #360]	@ (8000de0 <main+0x318>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	4a59      	ldr	r2, [pc, #356]	@ (8000de0 <main+0x318>)
 8000c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c80:	6053      	str	r3, [r2, #4]
  KEYPAD_PORT->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED4_Msk | GPIO_OSPEEDR_OSPEED5_Msk | GPIO_OSPEEDR_OSPEED6_Msk | GPIO_OSPEEDR_OSPEED7_Msk);	//low speed
 8000c82:	4b57      	ldr	r3, [pc, #348]	@ (8000de0 <main+0x318>)
 8000c84:	689b      	ldr	r3, [r3, #8]
 8000c86:	4a56      	ldr	r2, [pc, #344]	@ (8000de0 <main+0x318>)
 8000c88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c8c:	6093      	str	r3, [r2, #8]
  KEYPAD_PORT->PUPDR 	&= ~(GPIO_PUPDR_PUPD4_Msk | GPIO_PUPDR_PUPD5_Msk | GPIO_PUPDR_PUPD6_Msk | GPIO_PUPDR_PUPD7_Msk);	//no resistor
 8000c8e:	4b54      	ldr	r3, [pc, #336]	@ (8000de0 <main+0x318>)
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	4a53      	ldr	r2, [pc, #332]	@ (8000de0 <main+0x318>)
 8000c94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c98:	60d3      	str	r3, [r2, #12]


  /* Set columns high */
  KEYPAD_PORT->BSRR |= ((1<<GPIO_ODR_OD4_Pos) | (1<<GPIO_ODR_OD5_Pos) | (1<<GPIO_ODR_OD6_Pos) | (1<<GPIO_ODR_OD7_Pos));
 8000c9a:	4b51      	ldr	r3, [pc, #324]	@ (8000de0 <main+0x318>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	4a50      	ldr	r2, [pc, #320]	@ (8000de0 <main+0x318>)
 8000ca0:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000ca4:	6193      	str	r3, [r2, #24]


  LED_PORT->ODR &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3);	// Clear LEDS
 8000ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8000de4 <main+0x31c>)
 8000ca8:	695b      	ldr	r3, [r3, #20]
 8000caa:	4a4e      	ldr	r2, [pc, #312]	@ (8000de4 <main+0x31c>)
 8000cac:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000cb0:	6153      	str	r3, [r2, #20]


  while (1)
  {

	int32_t disp_key = keypad_read();			// disp_key is holding my key number 0-15
 8000cb2:	f000 fac7 	bl	8001244 <keypad_read>
 8000cb6:	6078      	str	r0, [r7, #4]

	if (disp_key != -1){						// Key was pressed
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000cbe:	f000 80aa 	beq.w	8000e16 <main+0x34e>
		LED_PORT->ODR &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3);					// Clear output register for LEDS
 8000cc2:	4b48      	ldr	r3, [pc, #288]	@ (8000de4 <main+0x31c>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	4a47      	ldr	r2, [pc, #284]	@ (8000de4 <main+0x31c>)
 8000cc8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000ccc:	6153      	str	r3, [r2, #20]

		LED_PORT->BSRR |= (disp_key);			// Displays key on LEDS
 8000cce:	4b45      	ldr	r3, [pc, #276]	@ (8000de4 <main+0x31c>)
 8000cd0:	699a      	ldr	r2, [r3, #24]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4943      	ldr	r1, [pc, #268]	@ (8000de4 <main+0x31c>)
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	618b      	str	r3, [r1, #24]


		  switch (disp_key)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b0f      	cmp	r3, #15
 8000cde:	d868      	bhi.n	8000db2 <main+0x2ea>
 8000ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ce8 <main+0x220>)
 8000ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce6:	bf00      	nop
 8000ce8:	08000d97 	.word	0x08000d97
 8000cec:	08000d29 	.word	0x08000d29
 8000cf0:	08000d31 	.word	0x08000d31
 8000cf4:	08000d39 	.word	0x08000d39
 8000cf8:	08000d41 	.word	0x08000d41
 8000cfc:	08000d49 	.word	0x08000d49
 8000d00:	08000d51 	.word	0x08000d51
 8000d04:	08000d5f 	.word	0x08000d5f
 8000d08:	08000d6d 	.word	0x08000d6d
 8000d0c:	08000d7b 	.word	0x08000d7b
 8000d10:	08000db3 	.word	0x08000db3
 8000d14:	08000db3 	.word	0x08000db3
 8000d18:	08000db3 	.word	0x08000db3
 8000d1c:	08000db3 	.word	0x08000db3
 8000d20:	08000d83 	.word	0x08000d83
 8000d24:	08000d9f 	.word	0x08000d9f
		  {
		  	  case 1:
		  		  // waveform frequency to 100Hz
		  		  frequency = 1;
 8000d28:	4b2f      	ldr	r3, [pc, #188]	@ (8000de8 <main+0x320>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	601a      	str	r2, [r3, #0]
		  		  break;
 8000d2e:	e068      	b.n	8000e02 <main+0x33a>
		  	  case 2:
		  		// waveform frequency to 200Hz
		  		frequency = 2;
 8000d30:	4b2d      	ldr	r3, [pc, #180]	@ (8000de8 <main+0x320>)
 8000d32:	2202      	movs	r2, #2
 8000d34:	601a      	str	r2, [r3, #0]
		  		break;
 8000d36:	e064      	b.n	8000e02 <main+0x33a>
		  	  case 3:
		  		// waveform frequency to 300Hz
		  		frequency = 3;
 8000d38:	4b2b      	ldr	r3, [pc, #172]	@ (8000de8 <main+0x320>)
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	601a      	str	r2, [r3, #0]
		  		break;
 8000d3e:	e060      	b.n	8000e02 <main+0x33a>
		  	  case 4:
		  		// waveform frequency to 400Hz
		  		frequency = 4;
 8000d40:	4b29      	ldr	r3, [pc, #164]	@ (8000de8 <main+0x320>)
 8000d42:	2204      	movs	r2, #4
 8000d44:	601a      	str	r2, [r3, #0]
		  		break;
 8000d46:	e05c      	b.n	8000e02 <main+0x33a>
		  	  case 5:
		  		// waveform frequency to 500Hz
		  		frequency = 5;
 8000d48:	4b27      	ldr	r3, [pc, #156]	@ (8000de8 <main+0x320>)
 8000d4a:	2205      	movs	r2, #5
 8000d4c:	601a      	str	r2, [r3, #0]
		  		break;
 8000d4e:	e058      	b.n	8000e02 <main+0x33a>
		  	  case 6:
		  		// sin wave
		  		wave = sin_wav;
 8000d50:	4b26      	ldr	r3, [pc, #152]	@ (8000dec <main+0x324>)
 8000d52:	4a1e      	ldr	r2, [pc, #120]	@ (8000dcc <main+0x304>)
 8000d54:	601a      	str	r2, [r3, #0]
		  		sq_wav = 0;
 8000d56:	4b26      	ldr	r3, [pc, #152]	@ (8000df0 <main+0x328>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
		  		break;
 8000d5c:	e051      	b.n	8000e02 <main+0x33a>
		  	  case 7:
		  		// triangle wave
		  		wave = tri_wav;
 8000d5e:	4b23      	ldr	r3, [pc, #140]	@ (8000dec <main+0x324>)
 8000d60:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <main+0x30c>)
 8000d62:	601a      	str	r2, [r3, #0]
		  		sq_wav = 0;
 8000d64:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <main+0x328>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
		  		break;
 8000d6a:	e04a      	b.n	8000e02 <main+0x33a>
		  	  case 8:
		  		// sawtooth wave
		  		wave = sawt_wav;
 8000d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <main+0x324>)
 8000d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000dd8 <main+0x310>)
 8000d70:	601a      	str	r2, [r3, #0]
		  		sq_wav = 0;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <main+0x328>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
		  		break;
 8000d78:	e043      	b.n	8000e02 <main+0x33a>
		  	  case 9:
		  		// square wave
		  		sq_wav = 1;
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <main+0x328>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]
		  		break;
 8000d80:	e03f      	b.n	8000e02 <main+0x33a>
		  	  case 14:
		  		// increases duty cycle by 10% up to a maximum of 90%
		  		if (duty_cycle < 9) {
 8000d82:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <main+0x32c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2b08      	cmp	r3, #8
 8000d88:	dc15      	bgt.n	8000db6 <main+0x2ee>
		  			duty_cycle += 1;
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <main+0x32c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	4a18      	ldr	r2, [pc, #96]	@ (8000df4 <main+0x32c>)
 8000d92:	6013      	str	r3, [r2, #0]
		  		}
		  		break;
 8000d94:	e00f      	b.n	8000db6 <main+0x2ee>
		  	  case 0:
		  		// reset duty cycle to 50%
		  		  duty_cycle = 5;
 8000d96:	4b17      	ldr	r3, [pc, #92]	@ (8000df4 <main+0x32c>)
 8000d98:	2205      	movs	r2, #5
 8000d9a:	601a      	str	r2, [r3, #0]
		  		break;
 8000d9c:	e031      	b.n	8000e02 <main+0x33a>
		  	  case 15:
		  		// decreases duty cycle by 10% down to min of 10%
		  		if (duty_cycle > 1) {
 8000d9e:	4b15      	ldr	r3, [pc, #84]	@ (8000df4 <main+0x32c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	dd2c      	ble.n	8000e00 <main+0x338>
		  			duty_cycle -= 1;
 8000da6:	4b13      	ldr	r3, [pc, #76]	@ (8000df4 <main+0x32c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	3b01      	subs	r3, #1
 8000dac:	4a11      	ldr	r2, [pc, #68]	@ (8000df4 <main+0x32c>)
 8000dae:	6013      	str	r3, [r2, #0]
		  		}
		  		break;
 8000db0:	e026      	b.n	8000e00 <main+0x338>
		  	  default:
		  		break;
 8000db2:	bf00      	nop
 8000db4:	e025      	b.n	8000e02 <main+0x33a>
		  		break;
 8000db6:	bf00      	nop
 8000db8:	e023      	b.n	8000e02 <main+0x33a>
 8000dba:	bf00      	nop
 8000dbc:	f3af 8000 	nop.w
 8000dc0:	00000000 	.word	0x00000000
 8000dc4:	40977000 	.word	0x40977000
 8000dc8:	409a4000 	.word	0x409a4000
 8000dcc:	20000038 	.word	0x20000038
 8000dd0:	9c09c09d 	.word	0x9c09c09d
 8000dd4:	20001a78 	.word	0x20001a78
 8000dd8:	200034b8 	.word	0x200034b8
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	48000400 	.word	0x48000400
 8000de4:	48000800 	.word	0x48000800
 8000de8:	2000000c 	.word	0x2000000c
 8000dec:	20000000 	.word	0x20000000
 8000df0:	20004ef8 	.word	0x20004ef8
 8000df4:	20000008 	.word	0x20000008
 8000df8:	54442d18 	.word	0x54442d18
 8000dfc:	401921fb 	.word	0x401921fb
		  		break;
 8000e00:	bf00      	nop

		  }

		  for (int i = 0; i < 255000; i++);		// Delay so it can take a key at a time
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	e002      	b.n	8000e0e <main+0x346>
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <main+0x35c>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	ddf8      	ble.n	8000e08 <main+0x340>

	}

	/* Set columns high */
	KEYPAD_PORT->BSRR |= ((1<<GPIO_ODR_OD4_Pos) | (1<<GPIO_ODR_OD5_Pos) | (1<<GPIO_ODR_OD6_Pos) | (1<<GPIO_ODR_OD7_Pos));
 8000e16:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <main+0x360>)
 8000e18:	699b      	ldr	r3, [r3, #24]
 8000e1a:	4a03      	ldr	r2, [pc, #12]	@ (8000e28 <main+0x360>)
 8000e1c:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000e20:	6193      	str	r3, [r2, #24]
  {
 8000e22:	e746      	b.n	8000cb2 <main+0x1ea>
 8000e24:	0003e417 	.word	0x0003e417
 8000e28:	48000400 	.word	0x48000400

08000e2c <LEDs_init>:
  }

}

void LEDs_init(void)
{// LED Configuration
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
	/* Pins 0-3 (four pins) are cleared and set to general purpose output mode */
	LED_PORT->MODER	&= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000e30:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <LEDs_init+0x4c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a10      	ldr	r2, [pc, #64]	@ (8000e78 <LEDs_init+0x4c>)
 8000e36:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000e3a:	6013      	str	r3, [r2, #0]
	LED_PORT->MODER   |=  (GPIO_MODER_MODE0_0 | GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0 | GPIO_MODER_MODE3_0);
 8000e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e78 <LEDs_init+0x4c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0d      	ldr	r2, [pc, #52]	@ (8000e78 <LEDs_init+0x4c>)
 8000e42:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000e46:	6013      	str	r3, [r2, #0]

	/* Setting to output push-pull (reset state)*/
	LED_PORT->OTYPER  &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT1 | GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 8000e48:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <LEDs_init+0x4c>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e78 <LEDs_init+0x4c>)
 8000e4e:	f023 030f 	bic.w	r3, r3, #15
 8000e52:	6053      	str	r3, [r2, #4]

	/* Set to no pull-up, pull-down*/
	LED_PORT->PUPDR   &= ~(GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1 | GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000e54:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <LEDs_init+0x4c>)
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	4a07      	ldr	r2, [pc, #28]	@ (8000e78 <LEDs_init+0x4c>)
 8000e5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000e5e:	60d3      	str	r3, [r2, #12]

	/* Set to very high speed*/
	LED_PORT->OSPEEDR |=  ((3 << GPIO_OSPEEDR_OSPEED0_Pos)	|	(3 << GPIO_OSPEEDR_OSPEED1_Pos) | (3 << GPIO_OSPEEDR_OSPEED2_Pos) | (3 << GPIO_OSPEEDR_OSPEED3_Pos));
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <LEDs_init+0x4c>)
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	4a04      	ldr	r2, [pc, #16]	@ (8000e78 <LEDs_init+0x4c>)
 8000e66:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000e6a:	6093      	str	r3, [r2, #8]
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	48000800 	.word	0x48000800

08000e7c <TIM2_init>:

void TIM2_init(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
	// TIM2 Configuration
	RCC->APB1ENR1  |= (RCC_APB1ENR1_TIM2EN);		// TIM2 clock enable
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <TIM2_init+0x88>)
 8000e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e84:	4a1f      	ldr	r2, [pc, #124]	@ (8000f04 <TIM2_init+0x88>)
 8000e86:	f043 0301 	orr.w	r3, r3, #1
 8000e8a:	6593      	str	r3, [r2, #88]	@ 0x58

	TIM2->ARR = 238;								// precaclulated ARR value (236)
 8000e8c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000e90:	22ee      	movs	r2, #238	@ 0xee
 8000e92:	62da      	str	r2, [r3, #44]	@ 0x2c
	// TIM2 Control Register Configuration
	TIM2->CR1 = 0;									// Default timer settings
 8000e94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
	TIM2->CR1 &= ~(TIM_CR1_DIR); 						// Sets counter direction up, (0: counts up)
 8000e9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ea6:	f023 0310 	bic.w	r3, r3, #16
 8000eaa:	6013      	str	r3, [r2, #0]
	TIM2->CR1 |= (TIM_CR1_URS); 						// Set to 1 --> Only overflow/underflow generates an update interrupt
 8000eac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eb6:	f043 0304 	orr.w	r3, r3, #4
 8000eba:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~(TIM_CR1_UDIS); 					// Enable update events (UEV), bit cleared to 0
 8000ebc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ec6:	f023 0302 	bic.w	r3, r3, #2
 8000eca:	6013      	str	r3, [r2, #0]
	// Enabling
	TIM2->DIER |= TIM_DIER_UIE; 						// Enable update interrupt (bit 0 set to 1)
 8000ecc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	60d3      	str	r3, [r2, #12]
	NVIC->ISER[0] |= (1<<TIM2_IRQn);					// Enable TIM2 interrupt in the NVIC
 8000edc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <TIM2_init+0x8c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a09      	ldr	r2, [pc, #36]	@ (8000f08 <TIM2_init+0x8c>)
 8000ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	6013      	str	r3, [r2, #0]
	TIM2->CR1 |= TIM_CR1_CEN; 						// Counter enabled, timer starts, (bit 0 is set to 1)
 8000ee8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	6013      	str	r3, [r2, #0]

}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40021000 	.word	0x40021000
 8000f08:	e000e100 	.word	0xe000e100

08000f0c <DAC_init>:

void DAC_init(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
	RCC->AHB2ENR   |=  (RCC_AHB2ENR_GPIOAEN); 			// enables GPIOA clock used for DAC
 8000f10:	4b70      	ldr	r3, [pc, #448]	@ (80010d4 <DAC_init+0x1c8>)
 8000f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f14:	4a6f      	ldr	r2, [pc, #444]	@ (80010d4 <DAC_init+0x1c8>)
 8000f16:	f043 0301 	orr.w	r3, r3, #1
 8000f1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB2ENR   |=  (RCC_APB2ENR_SPI1EN);			// SPI clock enable
 8000f1c:	4b6d      	ldr	r3, [pc, #436]	@ (80010d4 <DAC_init+0x1c8>)
 8000f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f20:	4a6c      	ldr	r2, [pc, #432]	@ (80010d4 <DAC_init+0x1c8>)
 8000f22:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f26:	6613      	str	r3, [r2, #96]	@ 0x60

	// Configure chip select pin
	GPIOA->MODER &= ~(GPIO_MODER_MODE0_Msk);
 8000f28:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f32:	f023 0303 	bic.w	r3, r3, #3
 8000f36:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1<<GPIO_MODER_MODE0_Pos);
 8000f38:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT0_Msk);
 8000f48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f52:	f023 0301 	bic.w	r3, r3, #1
 8000f56:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0_Msk);
 8000f58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f62:	f023 0303 	bic.w	r3, r3, #3
 8000f66:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD0_Msk);
 8000f68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f72:	f023 0303 	bic.w	r3, r3, #3
 8000f76:	60d3      	str	r3, [r2, #12]

	GPIOA->BSRR |= (1<<GPIO_BSRR_BS0_Pos);				// CS high when not being used
 8000f78:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6193      	str	r3, [r2, #24]

	// Configure VSS and active low LDAC
		// VSS & AL LDAC: connected to GND pins to get rid of potential noise from GPIO pins

	// Configure SCK & SDI
	GPIOA->MODER &= ~(GPIO_MODER_MODE5_Msk);
 8000f88:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f92:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000f96:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (2<<GPIO_MODER_MODE5_Pos);
 8000f98:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fa2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fa6:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT5_Msk);
 8000fa8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fb2:	f023 0320 	bic.w	r3, r3, #32
 8000fb6:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED5_Msk);
 8000fb8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fc2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000fc6:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD5_Msk);
 8000fc8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fd2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000fd6:	60d3      	str	r3, [r2, #12]
	GPIOA->AFR[0]  &= ~(GPIO_AFRL_AFSEL5);				// Select SPI1_SCK function
 8000fd8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fdc:	6a1b      	ldr	r3, [r3, #32]
 8000fde:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000fe2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000fe6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (5 << GPIO_AFRL_AFSEL5_Pos);
 8000fe8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ff2:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000ff6:	6213      	str	r3, [r2, #32]

	GPIOA->MODER &= ~(GPIO_MODER_MODE7_Msk);
 8000ff8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001002:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001006:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (2<<GPIO_MODER_MODE7_Pos);
 8001008:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001012:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001016:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT7_Msk);
 8001018:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001022:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001026:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED7_Msk);
 8001028:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001032:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001036:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD7_Msk);
 8001038:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001042:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001046:	60d3      	str	r3, [r2, #12]
	GPIOA->AFR[0]  &= ~(GPIO_AFRL_AFSEL7);				// Select SPI1_MOSI
 8001048:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001052:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001056:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (5<<GPIO_AFRL_AFSEL7_Pos);
 8001058:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800105c:	6a1b      	ldr	r3, [r3, #32]
 800105e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001062:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8001066:	6213      	str	r3, [r2, #32]


	// initialize the SPI peripheral to communicate with the DAC
	SPI1->CR1 &= ~(SPI_CR1_BIDIMODE_Msk);			// 2-line unidirectional data mode bit set to 0
 8001068:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <DAC_init+0x1cc>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a1a      	ldr	r2, [pc, #104]	@ (80010d8 <DAC_init+0x1cc>)
 800106e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001072:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_RXONLY_Msk);				// Full - duplex (Transmit and Receive) set bit to 0
 8001074:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <DAC_init+0x1cc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a17      	ldr	r2, [pc, #92]	@ (80010d8 <DAC_init+0x1cc>)
 800107a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800107e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(SPI_CR1_LSBFIRST_Msk);			// Frame format data transmitted/received w/ MSB first
 8001080:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <DAC_init+0x1cc>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a14      	ldr	r2, [pc, #80]	@ (80010d8 <DAC_init+0x1cc>)
 8001086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800108a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<SPI_CR1_MSTR_Pos);				// Master Configuration
 800108c:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <DAC_init+0x1cc>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a11      	ldr	r2, [pc, #68]	@ (80010d8 <DAC_init+0x1cc>)
 8001092:	f043 0304 	orr.w	r3, r3, #4
 8001096:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<SPI_CR1_CPOL_Pos);				// Clock polarity to 0 when idle
 8001098:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <DAC_init+0x1cc>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0e      	ldr	r2, [pc, #56]	@ (80010d8 <DAC_init+0x1cc>)
 800109e:	f043 0302 	orr.w	r3, r3, #2
 80010a2:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<SPI_CR1_CPHA_Pos);				// Clock phase to first clock transition being the first data capture edge
 80010a4:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <DAC_init+0x1cc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a0b      	ldr	r2, [pc, #44]	@ (80010d8 <DAC_init+0x1cc>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	6013      	str	r3, [r2, #0]


	SPI1->CR2 |= (1<<SPI_CR2_SSOE_Pos);				// SS output enabled in master mode when SPI interface is enabled
 80010b0:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <DAC_init+0x1cc>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <DAC_init+0x1cc>)
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	6053      	str	r3, [r2, #4]

	SPI1->CR1 |= (1<<SPI_CR1_SPE_Pos);				// SPI enable
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <DAC_init+0x1cc>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a05      	ldr	r2, [pc, #20]	@ (80010d8 <DAC_init+0x1cc>)
 80010c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010c6:	6013      	str	r3, [r2, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40013000 	.word	0x40013000

080010dc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
   if (TIM2->SR & TIM_SR_UIF)						// Checks if UIF flag is set, timer reached its completing period
 80010e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010e4:	691b      	ldr	r3, [r3, #16]
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d045      	beq.n	800117a <TIM2_IRQHandler+0x9e>
   {
       TIM2->SR &= ~(TIM_SR_UIF);					// Clears the update interrupt flag (UIF)
 80010ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010f8:	f023 0301 	bic.w	r3, r3, #1
 80010fc:	6113      	str	r3, [r2, #16]
       if (sq_wav == 1) {							// Square wave flag is high, no longer low
 80010fe:	4b20      	ldr	r3, [pc, #128]	@ (8001180 <TIM2_IRQHandler+0xa4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d11a      	bne.n	800113c <TIM2_IRQHandler+0x60>
    	   if (sample_indx < (duty * duty_cycle)) {	// Checks if array index is less than duty cycle determining a high or low
 8001106:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <TIM2_IRQHandler+0xa8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a1f      	ldr	r2, [pc, #124]	@ (8001188 <TIM2_IRQHandler+0xac>)
 800110c:	6812      	ldr	r2, [r2, #0]
 800110e:	fb03 f202 	mul.w	r2, r3, r2
 8001112:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <TIM2_IRQHandler+0xb0>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	429a      	cmp	r2, r3
 8001118:	dd08      	ble.n	800112c <TIM2_IRQHandler+0x50>
    		   DAC_write(DAC_volt_conv(3000));		// Square wave high
 800111a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800111e:	f000 f871 	bl	8001204 <DAC_volt_conv>
 8001122:	4603      	mov	r3, r0
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f837 	bl	8001198 <DAC_write>
 800112a:	e016      	b.n	800115a <TIM2_IRQHandler+0x7e>
    	   }
    	   else {
    		   DAC_write(DAC_volt_conv(0));			// Square wave low
 800112c:	2000      	movs	r0, #0
 800112e:	f000 f869 	bl	8001204 <DAC_volt_conv>
 8001132:	4603      	mov	r3, r0
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f82f 	bl	8001198 <DAC_write>
 800113a:	e00e      	b.n	800115a <TIM2_IRQHandler+0x7e>
    	   }
       }
       else { // Outputs other waveforms from pre-calculations: sin, triangle or sawtooth
    	   DAC_write(DAC_volt_conv(wave[sample_indx]));
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <TIM2_IRQHandler+0xb4>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	4b12      	ldr	r3, [pc, #72]	@ (800118c <TIM2_IRQHandler+0xb0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	4413      	add	r3, r2
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	b29b      	uxth	r3, r3
 800114c:	4618      	mov	r0, r3
 800114e:	f000 f859 	bl	8001204 <DAC_volt_conv>
 8001152:	4603      	mov	r3, r0
 8001154:	4618      	mov	r0, r3
 8001156:	f000 f81f 	bl	8001198 <DAC_write>
       }

       /* FREQUENCY */
       if (sample_indx < array_size)				// checks if array index is less than array size: Iterates through array (sin, tri, or sawtooth)
 800115a:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <TIM2_IRQHandler+0xb0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f5b3 6fd2 	cmp.w	r3, #1680	@ 0x690
 8001162:	da07      	bge.n	8001174 <TIM2_IRQHandler+0x98>
    	   sample_indx += frequency;				// Default freq is at 100Hz, incrementing array index by 2, 3, 4, or 5 changes freq.
 8001164:	4b09      	ldr	r3, [pc, #36]	@ (800118c <TIM2_IRQHandler+0xb0>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <TIM2_IRQHandler+0xb8>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4413      	add	r3, r2
 800116e:	4a07      	ldr	r2, [pc, #28]	@ (800118c <TIM2_IRQHandler+0xb0>)
 8001170:	6013      	str	r3, [r2, #0]
       else
    	   sample_indx = 0;							// resets index to the beginning of the array
   }
}
 8001172:	e002      	b.n	800117a <TIM2_IRQHandler+0x9e>
    	   sample_indx = 0;							// resets index to the beginning of the array
 8001174:	4b05      	ldr	r3, [pc, #20]	@ (800118c <TIM2_IRQHandler+0xb0>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20004ef8 	.word	0x20004ef8
 8001184:	20000004 	.word	0x20000004
 8001188:	20000008 	.word	0x20000008
 800118c:	20004efc 	.word	0x20004efc
 8001190:	20000000 	.word	0x20000000
 8001194:	2000000c 	.word	0x2000000c

08001198 <DAC_write>:

void DAC_write(uint16_t in_val)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]
	//  write a 12-bit value to the DAC
	in_val |= 3<<12;													// add 4 bits of settings to 12-bit val => 16-bit val where MSB is 0011...
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 80011a8:	80fb      	strh	r3, [r7, #6]
	in_val = ((in_val << 8) & 0xFF00) | ((in_val >> 8) & 0x00FF);		// swap MSB 8 bits with LSB 8 bits to setup in order the DAC will read
 80011aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	b21a      	sxth	r2, r3
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	4313      	orrs	r3, r2
 80011bc:	b21b      	sxth	r3, r3
 80011be:	80fb      	strh	r3, [r7, #6]

	GPIOA->ODR &= ~(GPIO_ODR_OD0_Msk);									// Chip select is set to low since its active low
 80011c0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011ca:	f023 0301 	bic.w	r3, r3, #1
 80011ce:	6153      	str	r3, [r2, #20]
	SPI1->DR = (in_val);												// SPI transmits 16-bit value to DAC
 80011d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <DAC_write+0x68>)
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	60d3      	str	r3, [r2, #12]
	while (SPI1->SR & (SPI_SR_BSY));									// waits until data is done transmitting when BUSY
 80011d6:	bf00      	nop
 80011d8:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <DAC_write+0x68>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1f9      	bne.n	80011d8 <DAC_write+0x40>
	GPIOA->BSRR |= (1<<GPIO_BSRR_BS0_Pos);								// sets chip select back to high while not doing anything
 80011e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	6193      	str	r3, [r2, #24]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	40013000 	.word	0x40013000

08001204 <DAC_volt_conv>:

uint16_t DAC_volt_conv(uint16_t in_val)									// convert a voltage value into a 12-bit value to control the DAC
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	80fb      	strh	r3, [r7, #6]
	uint16_t v_max = 3300;												// max voltage 3.3 V also the default highest voltage
 800120e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001212:	81bb      	strh	r3, [r7, #12]

	uint16_t digital_val = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	81fb      	strh	r3, [r7, #14]
	digital_val = (in_val * 4095) / v_max;								// converts value (voltage) inputed into a digital value
 8001218:	88fa      	ldrh	r2, [r7, #6]
 800121a:	4613      	mov	r3, r2
 800121c:	031b      	lsls	r3, r3, #12
 800121e:	1a9a      	subs	r2, r3, r2
 8001220:	89bb      	ldrh	r3, [r7, #12]
 8001222:	fb92 f3f3 	sdiv	r3, r2, r3
 8001226:	81fb      	strh	r3, [r7, #14]

	if (digital_val > 4095){											// scales voltage so it does not exceed 3.3V or 3300 mV
 8001228:	89fb      	ldrh	r3, [r7, #14]
 800122a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800122e:	d302      	bcc.n	8001236 <DAC_volt_conv+0x32>
		digital_val = 4095;
 8001230:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001234:	81fb      	strh	r3, [r7, #14]
	}
	return digital_val;
 8001236:	89fb      	ldrh	r3, [r7, #14]

}
 8001238:	4618      	mov	r0, r3
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <keypad_read>:

int32_t keypad_read(){
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
	int32_t row = read_rows();
 800124a:	f000 f83d 	bl	80012c8 <read_rows>
 800124e:	6078      	str	r0, [r7, #4]
	if(row >= 0){
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b00      	cmp	r3, #0
 8001254:	db30      	blt.n	80012b8 <keypad_read+0x74>
		GPIOB->ODR &= 0;
 8001256:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <keypad_read+0x80>)
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	4b1a      	ldr	r3, [pc, #104]	@ (80012c4 <keypad_read+0x80>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
		GPIOB->BSRR |= (1 << GPIO_ODR_OD4_Pos);							// Set first column HIGH
 8001260:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <keypad_read+0x80>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a17      	ldr	r2, [pc, #92]	@ (80012c4 <keypad_read+0x80>)
 8001266:	f043 0310 	orr.w	r3, r3, #16
 800126a:	6193      	str	r3, [r2, #24]
		for (int col = 0; col < 4 ; col++){
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	e01c      	b.n	80012ac <keypad_read+0x68>
			for (int delay = 0; delay < 5; delay++);					// Delay
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	e002      	b.n	800127e <keypad_read+0x3a>
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	3301      	adds	r3, #1
 800127c:	60bb      	str	r3, [r7, #8]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	2b04      	cmp	r3, #4
 8001282:	ddf9      	ble.n	8001278 <keypad_read+0x34>
			int row_indx = read_rows();
 8001284:	f000 f820 	bl	80012c8 <read_rows>
 8001288:	6038      	str	r0, [r7, #0]
			if (row_indx >= 0){
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	db05      	blt.n	800129c <keypad_read+0x58>
				return find_key(row_indx, col);							// returns key pressed at specific row/col
 8001290:	68f9      	ldr	r1, [r7, #12]
 8001292:	6838      	ldr	r0, [r7, #0]
 8001294:	f000 f844 	bl	8001320 <find_key>
 8001298:	4603      	mov	r3, r0
 800129a:	e00f      	b.n	80012bc <keypad_read+0x78>
			}
			else {
				GPIOB->ODR <<= 1;										// moves to next column
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <keypad_read+0x80>)
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	4a08      	ldr	r2, [pc, #32]	@ (80012c4 <keypad_read+0x80>)
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	6153      	str	r3, [r2, #20]
		for (int col = 0; col < 4 ; col++){
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	3301      	adds	r3, #1
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	dddf      	ble.n	8001272 <keypad_read+0x2e>
			}
		}
		return -1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012b6:	e001      	b.n	80012bc <keypad_read+0x78>

	}
	else {
		return -1;
 80012b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	48000400 	.word	0x48000400

080012c8 <read_rows>:

int32_t read_rows(void){	// return row number
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
	// reads rows 0 - 3, otherwise return -1
	if (GPIOB->IDR & (1 << GPIO_IDR_ID0_Pos)){
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <read_rows+0x54>)
 80012ce:	691b      	ldr	r3, [r3, #16]
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <read_rows+0x14>
		return 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	e019      	b.n	8001310 <read_rows+0x48>
	}
	if (GPIOB->IDR & (1 << GPIO_IDR_ID1_Pos)){
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <read_rows+0x54>)
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <read_rows+0x24>
		return 1;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e011      	b.n	8001310 <read_rows+0x48>
	}
	if (GPIOB->IDR & (1 << GPIO_IDR_ID2_Pos)){
 80012ec:	4b0b      	ldr	r3, [pc, #44]	@ (800131c <read_rows+0x54>)
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <read_rows+0x34>
		return 2;
 80012f8:	2302      	movs	r3, #2
 80012fa:	e009      	b.n	8001310 <read_rows+0x48>
	}
	if (GPIOB->IDR & (1 << GPIO_IDR_ID3_Pos)){
 80012fc:	4b07      	ldr	r3, [pc, #28]	@ (800131c <read_rows+0x54>)
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	f003 0308 	and.w	r3, r3, #8
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <read_rows+0x44>
		return 3;
 8001308:	2303      	movs	r3, #3
 800130a:	e001      	b.n	8001310 <read_rows+0x48>
	}
	else {
		return -1;
 800130c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	48000400 	.word	0x48000400

08001320 <find_key>:

int32_t find_key(int32_t row_indx, int32_t col){
 8001320:	b4b0      	push	{r4, r5, r7}
 8001322:	b095      	sub	sp, #84	@ 0x54
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
	const int32_t key[4][4] = {						// keypad array of keys
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <find_key+0x48>)
 800132c:	f107 040c 	add.w	r4, r7, #12
 8001330:	461d      	mov	r5, r3
 8001332:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001334:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001336:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001342:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{4, 5, 6, 11},
		{7, 8, 9, 12},
		{15, 0, 14, 13}
	};

	int32_t key_pressed = key[row_indx][col];		// indexing array
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	009a      	lsls	r2, r3, #2
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	4413      	add	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	3350      	adds	r3, #80	@ 0x50
 8001352:	443b      	add	r3, r7
 8001354:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8001358:	64fb      	str	r3, [r7, #76]	@ 0x4c
	return key_pressed;								// holds key at specific row/col
 800135a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800135c:	4618      	mov	r0, r3
 800135e:	3754      	adds	r7, #84	@ 0x54
 8001360:	46bd      	mov	sp, r7
 8001362:	bcb0      	pop	{r4, r5, r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	08003590 	.word	0x08003590

0800136c <SystemClock_Config>:



void SystemClock_Config(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b096      	sub	sp, #88	@ 0x58
 8001370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	2244      	movs	r2, #68	@ 0x44
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f001 f864 	bl	8002448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001380:	463b      	mov	r3, r7
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800138e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001392:	f000 fa3b 	bl	800180c <HAL_PWREx_ControlVoltageScaling>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800139c:	f000 f837 	bl	800140e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013a0:	2302      	movs	r3, #2
 80013a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013aa:	2310      	movs	r3, #16
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ae:	2302      	movs	r3, #2
 80013b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b2:	2302      	movs	r3, #2
 80013b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013ba:	230a      	movs	r3, #10
 80013bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013be:	2307      	movs	r3, #7
 80013c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013c2:	2302      	movs	r3, #2
 80013c4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013c6:	2302      	movs	r3, #2
 80013c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fa72 	bl	80018b8 <HAL_RCC_OscConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80013da:	f000 f818 	bl	800140e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013de:	230f      	movs	r3, #15
 80013e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e2:	2303      	movs	r3, #3
 80013e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013f2:	463b      	mov	r3, r7
 80013f4:	2102      	movs	r1, #2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 fe3a 	bl	8002070 <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001402:	f000 f804 	bl	800140e <Error_Handler>
  }
}
 8001406:	bf00      	nop
 8001408:	3758      	adds	r7, #88	@ 0x58
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001412:	b672      	cpsid	i
}
 8001414:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001416:	bf00      	nop
 8001418:	e7fd      	b.n	8001416 <Error_Handler+0x8>
	...

0800141c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001422:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <HAL_MspInit+0x44>)
 8001424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001426:	4a0e      	ldr	r2, [pc, #56]	@ (8001460 <HAL_MspInit+0x44>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6613      	str	r3, [r2, #96]	@ 0x60
 800142e:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <HAL_MspInit+0x44>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143a:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <HAL_MspInit+0x44>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143e:	4a08      	ldr	r2, [pc, #32]	@ (8001460 <HAL_MspInit+0x44>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001444:	6593      	str	r3, [r2, #88]	@ 0x58
 8001446:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_MspInit+0x44>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <NMI_Handler+0x4>

0800146c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <HardFault_Handler+0x4>

08001474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <MemManage_Handler+0x4>

0800147c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <BusFault_Handler+0x4>

08001484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <UsageFault_Handler+0x4>

0800148c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ba:	f000 f893 	bl	80015e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
	...

080014c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <SystemInit+0x20>)
 80014ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <SystemInit+0x20>)
 80014d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001520 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014ec:	f7ff ffea 	bl	80014c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <LoopForever+0x6>)
  ldr r1, =_edata
 80014f2:	490d      	ldr	r1, [pc, #52]	@ (8001528 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014f4:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <LoopForever+0xe>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001508:	4c0a      	ldr	r4, [pc, #40]	@ (8001534 <LoopForever+0x16>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001516:	f000 ff9f 	bl	8002458 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800151a:	f7ff fad5 	bl	8000ac8 <main>

0800151e <LoopForever>:

LoopForever:
    b LoopForever
 800151e:	e7fe      	b.n	800151e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001520:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001528:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800152c:	080037f0 	.word	0x080037f0
  ldr r2, =_sbss
 8001530:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001534:	20004f04 	.word	0x20004f04

08001538 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001538:	e7fe      	b.n	8001538 <ADC1_2_IRQHandler>

0800153a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001544:	2003      	movs	r0, #3
 8001546:	f000 f91f 	bl	8001788 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800154a:	200f      	movs	r0, #15
 800154c:	f000 f80e 	bl	800156c <HAL_InitTick>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d002      	beq.n	800155c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	71fb      	strb	r3, [r7, #7]
 800155a:	e001      	b.n	8001560 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800155c:	f7ff ff5e 	bl	800141c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001560:	79fb      	ldrb	r3, [r7, #7]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001574:	2300      	movs	r3, #0
 8001576:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001578:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <HAL_InitTick+0x6c>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d023      	beq.n	80015c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001580:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <HAL_InitTick+0x70>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b14      	ldr	r3, [pc, #80]	@ (80015d8 <HAL_InitTick+0x6c>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800158e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001592:	fbb2 f3f3 	udiv	r3, r2, r3
 8001596:	4618      	mov	r0, r3
 8001598:	f000 f91d 	bl	80017d6 <HAL_SYSTICK_Config>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d10f      	bne.n	80015c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b0f      	cmp	r3, #15
 80015a6:	d809      	bhi.n	80015bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a8:	2200      	movs	r2, #0
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015b0:	f000 f8f5 	bl	800179e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015b4:	4a0a      	ldr	r2, [pc, #40]	@ (80015e0 <HAL_InitTick+0x74>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6013      	str	r3, [r2, #0]
 80015ba:	e007      	b.n	80015cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	73fb      	strb	r3, [r7, #15]
 80015c0:	e004      	b.n	80015cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	73fb      	strb	r3, [r7, #15]
 80015c6:	e001      	b.n	80015cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000018 	.word	0x20000018
 80015dc:	20000010 	.word	0x20000010
 80015e0:	20000014 	.word	0x20000014

080015e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_IncTick+0x20>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_IncTick+0x24>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <HAL_IncTick+0x24>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000018 	.word	0x20000018
 8001608:	20004f00 	.word	0x20004f00

0800160c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return uwTick;
 8001610:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <HAL_GetTick+0x14>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20004f00 	.word	0x20004f00

08001624 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001634:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <__NVIC_SetPriorityGrouping+0x44>)
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001640:	4013      	ands	r3, r2
 8001642:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800164c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001656:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <__NVIC_SetPriorityGrouping+0x44>)
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	60d3      	str	r3, [r2, #12]
}
 800165c:	bf00      	nop
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001670:	4b04      	ldr	r3, [pc, #16]	@ (8001684 <__NVIC_GetPriorityGrouping+0x18>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	0a1b      	lsrs	r3, r3, #8
 8001676:	f003 0307 	and.w	r3, r3, #7
}
 800167a:	4618      	mov	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000ed00 	.word	0xe000ed00

08001688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	6039      	str	r1, [r7, #0]
 8001692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001698:	2b00      	cmp	r3, #0
 800169a:	db0a      	blt.n	80016b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	490c      	ldr	r1, [pc, #48]	@ (80016d4 <__NVIC_SetPriority+0x4c>)
 80016a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a6:	0112      	lsls	r2, r2, #4
 80016a8:	b2d2      	uxtb	r2, r2
 80016aa:	440b      	add	r3, r1
 80016ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b0:	e00a      	b.n	80016c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	4908      	ldr	r1, [pc, #32]	@ (80016d8 <__NVIC_SetPriority+0x50>)
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	f003 030f 	and.w	r3, r3, #15
 80016be:	3b04      	subs	r3, #4
 80016c0:	0112      	lsls	r2, r2, #4
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	440b      	add	r3, r1
 80016c6:	761a      	strb	r2, [r3, #24]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	e000e100 	.word	0xe000e100
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016dc:	b480      	push	{r7}
 80016de:	b089      	sub	sp, #36	@ 0x24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	f1c3 0307 	rsb	r3, r3, #7
 80016f6:	2b04      	cmp	r3, #4
 80016f8:	bf28      	it	cs
 80016fa:	2304      	movcs	r3, #4
 80016fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	3304      	adds	r3, #4
 8001702:	2b06      	cmp	r3, #6
 8001704:	d902      	bls.n	800170c <NVIC_EncodePriority+0x30>
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3b03      	subs	r3, #3
 800170a:	e000      	b.n	800170e <NVIC_EncodePriority+0x32>
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001710:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43da      	mvns	r2, r3
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	401a      	ands	r2, r3
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001724:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	fa01 f303 	lsl.w	r3, r1, r3
 800172e:	43d9      	mvns	r1, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001734:	4313      	orrs	r3, r2
         );
}
 8001736:	4618      	mov	r0, r3
 8001738:	3724      	adds	r7, #36	@ 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
	...

08001744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3b01      	subs	r3, #1
 8001750:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001754:	d301      	bcc.n	800175a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001756:	2301      	movs	r3, #1
 8001758:	e00f      	b.n	800177a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800175a:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <SysTick_Config+0x40>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3b01      	subs	r3, #1
 8001760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001762:	210f      	movs	r1, #15
 8001764:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001768:	f7ff ff8e 	bl	8001688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800176c:	4b05      	ldr	r3, [pc, #20]	@ (8001784 <SysTick_Config+0x40>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001772:	4b04      	ldr	r3, [pc, #16]	@ (8001784 <SysTick_Config+0x40>)
 8001774:	2207      	movs	r2, #7
 8001776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	e000e010 	.word	0xe000e010

08001788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff ff47 	bl	8001624 <__NVIC_SetPriorityGrouping>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b086      	sub	sp, #24
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	4603      	mov	r3, r0
 80017a6:	60b9      	str	r1, [r7, #8]
 80017a8:	607a      	str	r2, [r7, #4]
 80017aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017b0:	f7ff ff5c 	bl	800166c <__NVIC_GetPriorityGrouping>
 80017b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	6978      	ldr	r0, [r7, #20]
 80017bc:	f7ff ff8e 	bl	80016dc <NVIC_EncodePriority>
 80017c0:	4602      	mov	r2, r0
 80017c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff5d 	bl	8001688 <__NVIC_SetPriority>
}
 80017ce:	bf00      	nop
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff ffb0 	bl	8001744 <SysTick_Config>
 80017e4:	4603      	mov	r3, r0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017f4:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <HAL_PWREx_GetVoltageRange+0x18>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40007000 	.word	0x40007000

0800180c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800180c:	b480      	push	{r7}
 800180e:	b085      	sub	sp, #20
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800181a:	d130      	bne.n	800187e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800181c:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001828:	d038      	beq.n	800189c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800182a:	4b20      	ldr	r3, [pc, #128]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001832:	4a1e      	ldr	r2, [pc, #120]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001834:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001838:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800183a:	4b1d      	ldr	r3, [pc, #116]	@ (80018b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2232      	movs	r2, #50	@ 0x32
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	4a1b      	ldr	r2, [pc, #108]	@ (80018b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001846:	fba2 2303 	umull	r2, r3, r2, r3
 800184a:	0c9b      	lsrs	r3, r3, #18
 800184c:	3301      	adds	r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001850:	e002      	b.n	8001858 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	3b01      	subs	r3, #1
 8001856:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001860:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001864:	d102      	bne.n	800186c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d1f2      	bne.n	8001852 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800186c:	4b0f      	ldr	r3, [pc, #60]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001874:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001878:	d110      	bne.n	800189c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e00f      	b.n	800189e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800188a:	d007      	beq.n	800189c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800188c:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001894:	4a05      	ldr	r2, [pc, #20]	@ (80018ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001896:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800189a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	40007000 	.word	0x40007000
 80018b0:	20000010 	.word	0x20000010
 80018b4:	431bde83 	.word	0x431bde83

080018b8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e3ca      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ca:	4b97      	ldr	r3, [pc, #604]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f003 030c 	and.w	r3, r3, #12
 80018d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018d4:	4b94      	ldr	r3, [pc, #592]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0310 	and.w	r3, r3, #16
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 80e4 	beq.w	8001ab4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d007      	beq.n	8001902 <HAL_RCC_OscConfig+0x4a>
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	2b0c      	cmp	r3, #12
 80018f6:	f040 808b 	bne.w	8001a10 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	f040 8087 	bne.w	8001a10 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001902:	4b89      	ldr	r3, [pc, #548]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d005      	beq.n	800191a <HAL_RCC_OscConfig+0x62>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e3a2      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a1a      	ldr	r2, [r3, #32]
 800191e:	4b82      	ldr	r3, [pc, #520]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0308 	and.w	r3, r3, #8
 8001926:	2b00      	cmp	r3, #0
 8001928:	d004      	beq.n	8001934 <HAL_RCC_OscConfig+0x7c>
 800192a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001932:	e005      	b.n	8001940 <HAL_RCC_OscConfig+0x88>
 8001934:	4b7c      	ldr	r3, [pc, #496]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001936:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800193a:	091b      	lsrs	r3, r3, #4
 800193c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001940:	4293      	cmp	r3, r2
 8001942:	d223      	bcs.n	800198c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	4618      	mov	r0, r3
 800194a:	f000 fd1d 	bl	8002388 <RCC_SetFlashLatencyFromMSIRange>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e383      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001958:	4b73      	ldr	r3, [pc, #460]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a72      	ldr	r2, [pc, #456]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 800195e:	f043 0308 	orr.w	r3, r3, #8
 8001962:	6013      	str	r3, [r2, #0]
 8001964:	4b70      	ldr	r3, [pc, #448]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a1b      	ldr	r3, [r3, #32]
 8001970:	496d      	ldr	r1, [pc, #436]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001976:	4b6c      	ldr	r3, [pc, #432]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	4968      	ldr	r1, [pc, #416]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001986:	4313      	orrs	r3, r2
 8001988:	604b      	str	r3, [r1, #4]
 800198a:	e025      	b.n	80019d8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800198c:	4b66      	ldr	r3, [pc, #408]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a65      	ldr	r2, [pc, #404]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001992:	f043 0308 	orr.w	r3, r3, #8
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	4b63      	ldr	r3, [pc, #396]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a1b      	ldr	r3, [r3, #32]
 80019a4:	4960      	ldr	r1, [pc, #384]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 80019a6:	4313      	orrs	r3, r2
 80019a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	021b      	lsls	r3, r3, #8
 80019b8:	495b      	ldr	r1, [pc, #364]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d109      	bne.n	80019d8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f000 fcdd 	bl	8002388 <RCC_SetFlashLatencyFromMSIRange>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e343      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019d8:	f000 fc4a 	bl	8002270 <HAL_RCC_GetSysClockFreq>
 80019dc:	4602      	mov	r2, r0
 80019de:	4b52      	ldr	r3, [pc, #328]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	091b      	lsrs	r3, r3, #4
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	4950      	ldr	r1, [pc, #320]	@ (8001b2c <HAL_RCC_OscConfig+0x274>)
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	f003 031f 	and.w	r3, r3, #31
 80019f0:	fa22 f303 	lsr.w	r3, r2, r3
 80019f4:	4a4e      	ldr	r2, [pc, #312]	@ (8001b30 <HAL_RCC_OscConfig+0x278>)
 80019f6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001b34 <HAL_RCC_OscConfig+0x27c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff fdb5 	bl	800156c <HAL_InitTick>
 8001a02:	4603      	mov	r3, r0
 8001a04:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d052      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	e327      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d032      	beq.n	8001a7e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a18:	4b43      	ldr	r3, [pc, #268]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a42      	ldr	r2, [pc, #264]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a24:	f7ff fdf2 	bl	800160c <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a2c:	f7ff fdee 	bl	800160c <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e310      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a4a:	4b37      	ldr	r3, [pc, #220]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a36      	ldr	r2, [pc, #216]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a50:	f043 0308 	orr.w	r3, r3, #8
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	4b34      	ldr	r3, [pc, #208]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	4931      	ldr	r1, [pc, #196]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a68:	4b2f      	ldr	r3, [pc, #188]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	021b      	lsls	r3, r3, #8
 8001a76:	492c      	ldr	r1, [pc, #176]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	604b      	str	r3, [r1, #4]
 8001a7c:	e01a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a29      	ldr	r2, [pc, #164]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001a84:	f023 0301 	bic.w	r3, r3, #1
 8001a88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a8a:	f7ff fdbf 	bl	800160c <HAL_GetTick>
 8001a8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a90:	e008      	b.n	8001aa4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a92:	f7ff fdbb 	bl	800160c <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e2dd      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001aa4:	4b20      	ldr	r3, [pc, #128]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f0      	bne.n	8001a92 <HAL_RCC_OscConfig+0x1da>
 8001ab0:	e000      	b.n	8001ab4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ab2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d074      	beq.n	8001baa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	2b08      	cmp	r3, #8
 8001ac4:	d005      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x21a>
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	2b0c      	cmp	r3, #12
 8001aca:	d10e      	bne.n	8001aea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	2b03      	cmp	r3, #3
 8001ad0:	d10b      	bne.n	8001aea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ad2:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d064      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x2f0>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d160      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e2ba      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001af2:	d106      	bne.n	8001b02 <HAL_RCC_OscConfig+0x24a>
 8001af4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a0b      	ldr	r2, [pc, #44]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001afa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	e026      	b.n	8001b50 <HAL_RCC_OscConfig+0x298>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b0a:	d115      	bne.n	8001b38 <HAL_RCC_OscConfig+0x280>
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001b12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b16:	6013      	str	r3, [r2, #0]
 8001b18:	4b03      	ldr	r3, [pc, #12]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a02      	ldr	r2, [pc, #8]	@ (8001b28 <HAL_RCC_OscConfig+0x270>)
 8001b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	e014      	b.n	8001b50 <HAL_RCC_OscConfig+0x298>
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	080035d0 	.word	0x080035d0
 8001b30:	20000010 	.word	0x20000010
 8001b34:	20000014 	.word	0x20000014
 8001b38:	4ba0      	ldr	r3, [pc, #640]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a9f      	ldr	r2, [pc, #636]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001b3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b42:	6013      	str	r3, [r2, #0]
 8001b44:	4b9d      	ldr	r3, [pc, #628]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a9c      	ldr	r2, [pc, #624]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001b4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d013      	beq.n	8001b80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b58:	f7ff fd58 	bl	800160c <HAL_GetTick>
 8001b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b60:	f7ff fd54 	bl	800160c <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b64      	cmp	r3, #100	@ 0x64
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e276      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b72:	4b92      	ldr	r3, [pc, #584]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0x2a8>
 8001b7e:	e014      	b.n	8001baa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b80:	f7ff fd44 	bl	800160c <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b88:	f7ff fd40 	bl	800160c <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b64      	cmp	r3, #100	@ 0x64
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e262      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b9a:	4b88      	ldr	r3, [pc, #544]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1f0      	bne.n	8001b88 <HAL_RCC_OscConfig+0x2d0>
 8001ba6:	e000      	b.n	8001baa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d060      	beq.n	8001c78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	2b04      	cmp	r3, #4
 8001bba:	d005      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x310>
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	2b0c      	cmp	r3, #12
 8001bc0:	d119      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d116      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bc8:	4b7c      	ldr	r3, [pc, #496]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <HAL_RCC_OscConfig+0x328>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e23f      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001be0:	4b76      	ldr	r3, [pc, #472]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	691b      	ldr	r3, [r3, #16]
 8001bec:	061b      	lsls	r3, r3, #24
 8001bee:	4973      	ldr	r1, [pc, #460]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bf4:	e040      	b.n	8001c78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d023      	beq.n	8001c46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bfe:	4b6f      	ldr	r3, [pc, #444]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a6e      	ldr	r2, [pc, #440]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0a:	f7ff fcff 	bl	800160c <HAL_GetTick>
 8001c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c10:	e008      	b.n	8001c24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c12:	f7ff fcfb 	bl	800160c <HAL_GetTick>
 8001c16:	4602      	mov	r2, r0
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e21d      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c24:	4b65      	ldr	r3, [pc, #404]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d0f0      	beq.n	8001c12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c30:	4b62      	ldr	r3, [pc, #392]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	061b      	lsls	r3, r3, #24
 8001c3e:	495f      	ldr	r1, [pc, #380]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	604b      	str	r3, [r1, #4]
 8001c44:	e018      	b.n	8001c78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c46:	4b5d      	ldr	r3, [pc, #372]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a5c      	ldr	r2, [pc, #368]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c52:	f7ff fcdb 	bl	800160c <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c5a:	f7ff fcd7 	bl	800160c <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e1f9      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c6c:	4b53      	ldr	r3, [pc, #332]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f0      	bne.n	8001c5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0308 	and.w	r3, r3, #8
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03c      	beq.n	8001cfe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d01c      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c8c:	4b4b      	ldr	r3, [pc, #300]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c92:	4a4a      	ldr	r2, [pc, #296]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c9c:	f7ff fcb6 	bl	800160c <HAL_GetTick>
 8001ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ca2:	e008      	b.n	8001cb6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ca4:	f7ff fcb2 	bl	800160c <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e1d4      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cb6:	4b41      	ldr	r3, [pc, #260]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0ef      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x3ec>
 8001cc4:	e01b      	b.n	8001cfe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ccc:	4a3b      	ldr	r2, [pc, #236]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001cce:	f023 0301 	bic.w	r3, r3, #1
 8001cd2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd6:	f7ff fc99 	bl	800160c <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cde:	f7ff fc95 	bl	800160c <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e1b7      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cf0:	4b32      	ldr	r3, [pc, #200]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1ef      	bne.n	8001cde <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 80a6 	beq.w	8001e58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d10:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10d      	bne.n	8001d38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d1c:	4b27      	ldr	r3, [pc, #156]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	4a26      	ldr	r2, [pc, #152]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d26:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d28:	4b24      	ldr	r3, [pc, #144]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d34:	2301      	movs	r3, #1
 8001d36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d38:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <HAL_RCC_OscConfig+0x508>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d118      	bne.n	8001d76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d44:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <HAL_RCC_OscConfig+0x508>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc0 <HAL_RCC_OscConfig+0x508>)
 8001d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d50:	f7ff fc5c 	bl	800160c <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d58:	f7ff fc58 	bl	800160c <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e17a      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d6a:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <HAL_RCC_OscConfig+0x508>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d0f0      	beq.n	8001d58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d108      	bne.n	8001d90 <HAL_RCC_OscConfig+0x4d8>
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d84:	4a0d      	ldr	r2, [pc, #52]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d8e:	e029      	b.n	8001de4 <HAL_RCC_OscConfig+0x52c>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	2b05      	cmp	r3, #5
 8001d96:	d115      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x50c>
 8001d98:	4b08      	ldr	r3, [pc, #32]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d9e:	4a07      	ldr	r2, [pc, #28]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001da8:	4b04      	ldr	r3, [pc, #16]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dae:	4a03      	ldr	r2, [pc, #12]	@ (8001dbc <HAL_RCC_OscConfig+0x504>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001db8:	e014      	b.n	8001de4 <HAL_RCC_OscConfig+0x52c>
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40007000 	.word	0x40007000
 8001dc4:	4b9c      	ldr	r3, [pc, #624]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dca:	4a9b      	ldr	r2, [pc, #620]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001dcc:	f023 0301 	bic.w	r3, r3, #1
 8001dd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dd4:	4b98      	ldr	r3, [pc, #608]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dda:	4a97      	ldr	r2, [pc, #604]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001ddc:	f023 0304 	bic.w	r3, r3, #4
 8001de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d016      	beq.n	8001e1a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dec:	f7ff fc0e 	bl	800160c <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001df2:	e00a      	b.n	8001e0a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df4:	f7ff fc0a 	bl	800160c <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e12a      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e0a:	4b8b      	ldr	r3, [pc, #556]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0ed      	beq.n	8001df4 <HAL_RCC_OscConfig+0x53c>
 8001e18:	e015      	b.n	8001e46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e1a:	f7ff fbf7 	bl	800160c <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e20:	e00a      	b.n	8001e38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e22:	f7ff fbf3 	bl	800160c <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e113      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e38:	4b7f      	ldr	r3, [pc, #508]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1ed      	bne.n	8001e22 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e46:	7ffb      	ldrb	r3, [r7, #31]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d105      	bne.n	8001e58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e4c:	4b7a      	ldr	r3, [pc, #488]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e50:	4a79      	ldr	r2, [pc, #484]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001e52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e56:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f000 80fe 	beq.w	800205e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	f040 80d0 	bne.w	800200c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e6c:	4b72      	ldr	r3, [pc, #456]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f003 0203 	and.w	r2, r3, #3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d130      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d127      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d11f      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001eac:	2a07      	cmp	r2, #7
 8001eae:	bf14      	ite	ne
 8001eb0:	2201      	movne	r2, #1
 8001eb2:	2200      	moveq	r2, #0
 8001eb4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d113      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec4:	085b      	lsrs	r3, r3, #1
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d109      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	085b      	lsrs	r3, r3, #1
 8001eda:	3b01      	subs	r3, #1
 8001edc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d06e      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	2b0c      	cmp	r3, #12
 8001ee6:	d069      	beq.n	8001fbc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001ee8:	4b53      	ldr	r3, [pc, #332]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d105      	bne.n	8001f00 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ef4:	4b50      	ldr	r3, [pc, #320]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e0ad      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f04:	4b4c      	ldr	r3, [pc, #304]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a4b      	ldr	r2, [pc, #300]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f0e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f10:	f7ff fb7c 	bl	800160c <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f18:	f7ff fb78 	bl	800160c <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e09a      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f2a:	4b43      	ldr	r3, [pc, #268]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f36:	4b40      	ldr	r3, [pc, #256]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	4b40      	ldr	r3, [pc, #256]	@ (800203c <HAL_RCC_OscConfig+0x784>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001f46:	3a01      	subs	r2, #1
 8001f48:	0112      	lsls	r2, r2, #4
 8001f4a:	4311      	orrs	r1, r2
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001f50:	0212      	lsls	r2, r2, #8
 8001f52:	4311      	orrs	r1, r2
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f58:	0852      	lsrs	r2, r2, #1
 8001f5a:	3a01      	subs	r2, #1
 8001f5c:	0552      	lsls	r2, r2, #21
 8001f5e:	4311      	orrs	r1, r2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001f64:	0852      	lsrs	r2, r2, #1
 8001f66:	3a01      	subs	r2, #1
 8001f68:	0652      	lsls	r2, r2, #25
 8001f6a:	4311      	orrs	r1, r2
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f70:	0912      	lsrs	r2, r2, #4
 8001f72:	0452      	lsls	r2, r2, #17
 8001f74:	430a      	orrs	r2, r1
 8001f76:	4930      	ldr	r1, [pc, #192]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f7c:	4b2e      	ldr	r3, [pc, #184]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a2d      	ldr	r2, [pc, #180]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f88:	4b2b      	ldr	r3, [pc, #172]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	4a2a      	ldr	r2, [pc, #168]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f94:	f7ff fb3a 	bl	800160c <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f9c:	f7ff fb36 	bl	800160c <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e058      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fae:	4b22      	ldr	r3, [pc, #136]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fba:	e050      	b.n	800205e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e04f      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d148      	bne.n	800205e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a19      	ldr	r2, [pc, #100]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001fd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fd8:	4b17      	ldr	r3, [pc, #92]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4a16      	ldr	r2, [pc, #88]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8001fde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fe2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fe4:	f7ff fb12 	bl	800160c <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fec:	f7ff fb0e 	bl	800160c <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e030      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f0      	beq.n	8001fec <HAL_RCC_OscConfig+0x734>
 800200a:	e028      	b.n	800205e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	2b0c      	cmp	r3, #12
 8002010:	d023      	beq.n	800205a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002012:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a08      	ldr	r2, [pc, #32]	@ (8002038 <HAL_RCC_OscConfig+0x780>)
 8002018:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800201c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201e:	f7ff faf5 	bl	800160c <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002024:	e00c      	b.n	8002040 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002026:	f7ff faf1 	bl	800160c <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d905      	bls.n	8002040 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e013      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
 8002038:	40021000 	.word	0x40021000
 800203c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002040:	4b09      	ldr	r3, [pc, #36]	@ (8002068 <HAL_RCC_OscConfig+0x7b0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1ec      	bne.n	8002026 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800204c:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <HAL_RCC_OscConfig+0x7b0>)
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	4905      	ldr	r1, [pc, #20]	@ (8002068 <HAL_RCC_OscConfig+0x7b0>)
 8002052:	4b06      	ldr	r3, [pc, #24]	@ (800206c <HAL_RCC_OscConfig+0x7b4>)
 8002054:	4013      	ands	r3, r2
 8002056:	60cb      	str	r3, [r1, #12]
 8002058:	e001      	b.n	800205e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3720      	adds	r7, #32
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40021000 	.word	0x40021000
 800206c:	feeefffc 	.word	0xfeeefffc

08002070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e0e7      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002084:	4b75      	ldr	r3, [pc, #468]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d910      	bls.n	80020b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002092:	4b72      	ldr	r3, [pc, #456]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f023 0207 	bic.w	r2, r3, #7
 800209a:	4970      	ldr	r1, [pc, #448]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	4313      	orrs	r3, r2
 80020a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a2:	4b6e      	ldr	r3, [pc, #440]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0cf      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d010      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	4b66      	ldr	r3, [pc, #408]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d908      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d0:	4b63      	ldr	r3, [pc, #396]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	4960      	ldr	r1, [pc, #384]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d04c      	beq.n	8002188 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b03      	cmp	r3, #3
 80020f4:	d107      	bne.n	8002106 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020f6:	4b5a      	ldr	r3, [pc, #360]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d121      	bne.n	8002146 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e0a6      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b02      	cmp	r3, #2
 800210c:	d107      	bne.n	800211e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800210e:	4b54      	ldr	r3, [pc, #336]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d115      	bne.n	8002146 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e09a      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002126:	4b4e      	ldr	r3, [pc, #312]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e08e      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002136:	4b4a      	ldr	r3, [pc, #296]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e086      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002146:	4b46      	ldr	r3, [pc, #280]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f023 0203 	bic.w	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4943      	ldr	r1, [pc, #268]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002154:	4313      	orrs	r3, r2
 8002156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002158:	f7ff fa58 	bl	800160c <HAL_GetTick>
 800215c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215e:	e00a      	b.n	8002176 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002160:	f7ff fa54 	bl	800160c <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e06e      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	4b3a      	ldr	r3, [pc, #232]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 020c 	and.w	r2, r3, #12
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	429a      	cmp	r2, r3
 8002186:	d1eb      	bne.n	8002160 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d010      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	4b31      	ldr	r3, [pc, #196]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d208      	bcs.n	80021b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021a4:	4b2e      	ldr	r3, [pc, #184]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	492b      	ldr	r1, [pc, #172]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021b6:	4b29      	ldr	r3, [pc, #164]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d210      	bcs.n	80021e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c4:	4b25      	ldr	r3, [pc, #148]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f023 0207 	bic.w	r2, r3, #7
 80021cc:	4923      	ldr	r1, [pc, #140]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d4:	4b21      	ldr	r3, [pc, #132]	@ (800225c <HAL_RCC_ClockConfig+0x1ec>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d001      	beq.n	80021e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e036      	b.n	8002254 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d008      	beq.n	8002204 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	4918      	ldr	r1, [pc, #96]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002200:	4313      	orrs	r3, r2
 8002202:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0308 	and.w	r3, r3, #8
 800220c:	2b00      	cmp	r3, #0
 800220e:	d009      	beq.n	8002224 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002210:	4b13      	ldr	r3, [pc, #76]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	4910      	ldr	r1, [pc, #64]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 8002220:	4313      	orrs	r3, r2
 8002222:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002224:	f000 f824 	bl	8002270 <HAL_RCC_GetSysClockFreq>
 8002228:	4602      	mov	r2, r0
 800222a:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <HAL_RCC_ClockConfig+0x1f0>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	091b      	lsrs	r3, r3, #4
 8002230:	f003 030f 	and.w	r3, r3, #15
 8002234:	490b      	ldr	r1, [pc, #44]	@ (8002264 <HAL_RCC_ClockConfig+0x1f4>)
 8002236:	5ccb      	ldrb	r3, [r1, r3]
 8002238:	f003 031f 	and.w	r3, r3, #31
 800223c:	fa22 f303 	lsr.w	r3, r2, r3
 8002240:	4a09      	ldr	r2, [pc, #36]	@ (8002268 <HAL_RCC_ClockConfig+0x1f8>)
 8002242:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002244:	4b09      	ldr	r3, [pc, #36]	@ (800226c <HAL_RCC_ClockConfig+0x1fc>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff f98f 	bl	800156c <HAL_InitTick>
 800224e:	4603      	mov	r3, r0
 8002250:	72fb      	strb	r3, [r7, #11]

  return status;
 8002252:	7afb      	ldrb	r3, [r7, #11]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40022000 	.word	0x40022000
 8002260:	40021000 	.word	0x40021000
 8002264:	080035d0 	.word	0x080035d0
 8002268:	20000010 	.word	0x20000010
 800226c:	20000014 	.word	0x20000014

08002270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002270:	b480      	push	{r7}
 8002272:	b089      	sub	sp, #36	@ 0x24
 8002274:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	2300      	movs	r3, #0
 800227c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800227e:	4b3e      	ldr	r3, [pc, #248]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
 8002286:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002288:	4b3b      	ldr	r3, [pc, #236]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f003 0303 	and.w	r3, r3, #3
 8002290:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d005      	beq.n	80022a4 <HAL_RCC_GetSysClockFreq+0x34>
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	2b0c      	cmp	r3, #12
 800229c:	d121      	bne.n	80022e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d11e      	bne.n	80022e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022a4:	4b34      	ldr	r3, [pc, #208]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0308 	and.w	r3, r3, #8
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d107      	bne.n	80022c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022b0:	4b31      	ldr	r3, [pc, #196]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 80022b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022b6:	0a1b      	lsrs	r3, r3, #8
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e005      	b.n	80022cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	091b      	lsrs	r3, r3, #4
 80022c6:	f003 030f 	and.w	r3, r3, #15
 80022ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022cc:	4a2b      	ldr	r2, [pc, #172]	@ (800237c <HAL_RCC_GetSysClockFreq+0x10c>)
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10d      	bne.n	80022f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022e0:	e00a      	b.n	80022f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d102      	bne.n	80022ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022e8:	4b25      	ldr	r3, [pc, #148]	@ (8002380 <HAL_RCC_GetSysClockFreq+0x110>)
 80022ea:	61bb      	str	r3, [r7, #24]
 80022ec:	e004      	b.n	80022f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	d101      	bne.n	80022f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022f4:	4b23      	ldr	r3, [pc, #140]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x114>)
 80022f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	2b0c      	cmp	r3, #12
 80022fc:	d134      	bne.n	8002368 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f003 0303 	and.w	r3, r3, #3
 8002306:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d003      	beq.n	8002316 <HAL_RCC_GetSysClockFreq+0xa6>
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2b03      	cmp	r3, #3
 8002312:	d003      	beq.n	800231c <HAL_RCC_GetSysClockFreq+0xac>
 8002314:	e005      	b.n	8002322 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002316:	4b1a      	ldr	r3, [pc, #104]	@ (8002380 <HAL_RCC_GetSysClockFreq+0x110>)
 8002318:	617b      	str	r3, [r7, #20]
      break;
 800231a:	e005      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800231c:	4b19      	ldr	r3, [pc, #100]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x114>)
 800231e:	617b      	str	r3, [r7, #20]
      break;
 8002320:	e002      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	617b      	str	r3, [r7, #20]
      break;
 8002326:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002328:	4b13      	ldr	r3, [pc, #76]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	091b      	lsrs	r3, r3, #4
 800232e:	f003 0307 	and.w	r3, r3, #7
 8002332:	3301      	adds	r3, #1
 8002334:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002336:	4b10      	ldr	r3, [pc, #64]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	0a1b      	lsrs	r3, r3, #8
 800233c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	fb03 f202 	mul.w	r2, r3, r2
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	fbb2 f3f3 	udiv	r3, r2, r3
 800234c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_RCC_GetSysClockFreq+0x108>)
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	0e5b      	lsrs	r3, r3, #25
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	3301      	adds	r3, #1
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002368:	69bb      	ldr	r3, [r7, #24]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3724      	adds	r7, #36	@ 0x24
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	080035e0 	.word	0x080035e0
 8002380:	00f42400 	.word	0x00f42400
 8002384:	007a1200 	.word	0x007a1200

08002388 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002390:	2300      	movs	r3, #0
 8002392:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002394:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023a0:	f7ff fa26 	bl	80017f0 <HAL_PWREx_GetVoltageRange>
 80023a4:	6178      	str	r0, [r7, #20]
 80023a6:	e014      	b.n	80023d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023a8:	4b25      	ldr	r3, [pc, #148]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ac:	4a24      	ldr	r2, [pc, #144]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80023b4:	4b22      	ldr	r3, [pc, #136]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023c0:	f7ff fa16 	bl	80017f0 <HAL_PWREx_GetVoltageRange>
 80023c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023d8:	d10b      	bne.n	80023f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b80      	cmp	r3, #128	@ 0x80
 80023de:	d919      	bls.n	8002414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80023e4:	d902      	bls.n	80023ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023e6:	2302      	movs	r3, #2
 80023e8:	613b      	str	r3, [r7, #16]
 80023ea:	e013      	b.n	8002414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023ec:	2301      	movs	r3, #1
 80023ee:	613b      	str	r3, [r7, #16]
 80023f0:	e010      	b.n	8002414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b80      	cmp	r3, #128	@ 0x80
 80023f6:	d902      	bls.n	80023fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023f8:	2303      	movs	r3, #3
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	e00a      	b.n	8002414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b80      	cmp	r3, #128	@ 0x80
 8002402:	d102      	bne.n	800240a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002404:	2302      	movs	r3, #2
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	e004      	b.n	8002414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b70      	cmp	r3, #112	@ 0x70
 800240e:	d101      	bne.n	8002414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002410:	2301      	movs	r3, #1
 8002412:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002414:	4b0b      	ldr	r3, [pc, #44]	@ (8002444 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f023 0207 	bic.w	r2, r3, #7
 800241c:	4909      	ldr	r1, [pc, #36]	@ (8002444 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002424:	4b07      	ldr	r3, [pc, #28]	@ (8002444 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	429a      	cmp	r2, r3
 8002430:	d001      	beq.n	8002436 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40021000 	.word	0x40021000
 8002444:	40022000 	.word	0x40022000

08002448 <memset>:
 8002448:	4402      	add	r2, r0
 800244a:	4603      	mov	r3, r0
 800244c:	4293      	cmp	r3, r2
 800244e:	d100      	bne.n	8002452 <memset+0xa>
 8002450:	4770      	bx	lr
 8002452:	f803 1b01 	strb.w	r1, [r3], #1
 8002456:	e7f9      	b.n	800244c <memset+0x4>

08002458 <__libc_init_array>:
 8002458:	b570      	push	{r4, r5, r6, lr}
 800245a:	4d0d      	ldr	r5, [pc, #52]	@ (8002490 <__libc_init_array+0x38>)
 800245c:	4c0d      	ldr	r4, [pc, #52]	@ (8002494 <__libc_init_array+0x3c>)
 800245e:	1b64      	subs	r4, r4, r5
 8002460:	10a4      	asrs	r4, r4, #2
 8002462:	2600      	movs	r6, #0
 8002464:	42a6      	cmp	r6, r4
 8002466:	d109      	bne.n	800247c <__libc_init_array+0x24>
 8002468:	4d0b      	ldr	r5, [pc, #44]	@ (8002498 <__libc_init_array+0x40>)
 800246a:	4c0c      	ldr	r4, [pc, #48]	@ (800249c <__libc_init_array+0x44>)
 800246c:	f001 f884 	bl	8003578 <_init>
 8002470:	1b64      	subs	r4, r4, r5
 8002472:	10a4      	asrs	r4, r4, #2
 8002474:	2600      	movs	r6, #0
 8002476:	42a6      	cmp	r6, r4
 8002478:	d105      	bne.n	8002486 <__libc_init_array+0x2e>
 800247a:	bd70      	pop	{r4, r5, r6, pc}
 800247c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002480:	4798      	blx	r3
 8002482:	3601      	adds	r6, #1
 8002484:	e7ee      	b.n	8002464 <__libc_init_array+0xc>
 8002486:	f855 3b04 	ldr.w	r3, [r5], #4
 800248a:	4798      	blx	r3
 800248c:	3601      	adds	r6, #1
 800248e:	e7f2      	b.n	8002476 <__libc_init_array+0x1e>
 8002490:	080037e8 	.word	0x080037e8
 8002494:	080037e8 	.word	0x080037e8
 8002498:	080037e8 	.word	0x080037e8
 800249c:	080037ec 	.word	0x080037ec

080024a0 <sin>:
 80024a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80024a2:	ec53 2b10 	vmov	r2, r3, d0
 80024a6:	4826      	ldr	r0, [pc, #152]	@ (8002540 <sin+0xa0>)
 80024a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80024ac:	4281      	cmp	r1, r0
 80024ae:	d807      	bhi.n	80024c0 <sin+0x20>
 80024b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8002538 <sin+0x98>
 80024b4:	2000      	movs	r0, #0
 80024b6:	b005      	add	sp, #20
 80024b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80024bc:	f000 bea0 	b.w	8003200 <__kernel_sin>
 80024c0:	4820      	ldr	r0, [pc, #128]	@ (8002544 <sin+0xa4>)
 80024c2:	4281      	cmp	r1, r0
 80024c4:	d908      	bls.n	80024d8 <sin+0x38>
 80024c6:	4610      	mov	r0, r2
 80024c8:	4619      	mov	r1, r3
 80024ca:	f7fd fe81 	bl	80001d0 <__aeabi_dsub>
 80024ce:	ec41 0b10 	vmov	d0, r0, r1
 80024d2:	b005      	add	sp, #20
 80024d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80024d8:	4668      	mov	r0, sp
 80024da:	f000 f87d 	bl	80025d8 <__ieee754_rem_pio2>
 80024de:	f000 0003 	and.w	r0, r0, #3
 80024e2:	2801      	cmp	r0, #1
 80024e4:	d00c      	beq.n	8002500 <sin+0x60>
 80024e6:	2802      	cmp	r0, #2
 80024e8:	d011      	beq.n	800250e <sin+0x6e>
 80024ea:	b9e8      	cbnz	r0, 8002528 <sin+0x88>
 80024ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80024f0:	ed9d 0b00 	vldr	d0, [sp]
 80024f4:	2001      	movs	r0, #1
 80024f6:	f000 fe83 	bl	8003200 <__kernel_sin>
 80024fa:	ec51 0b10 	vmov	r0, r1, d0
 80024fe:	e7e6      	b.n	80024ce <sin+0x2e>
 8002500:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002504:	ed9d 0b00 	vldr	d0, [sp]
 8002508:	f000 fdb2 	bl	8003070 <__kernel_cos>
 800250c:	e7f5      	b.n	80024fa <sin+0x5a>
 800250e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002512:	ed9d 0b00 	vldr	d0, [sp]
 8002516:	2001      	movs	r0, #1
 8002518:	f000 fe72 	bl	8003200 <__kernel_sin>
 800251c:	ec53 2b10 	vmov	r2, r3, d0
 8002520:	4610      	mov	r0, r2
 8002522:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8002526:	e7d2      	b.n	80024ce <sin+0x2e>
 8002528:	ed9d 1b02 	vldr	d1, [sp, #8]
 800252c:	ed9d 0b00 	vldr	d0, [sp]
 8002530:	f000 fd9e 	bl	8003070 <__kernel_cos>
 8002534:	e7f2      	b.n	800251c <sin+0x7c>
 8002536:	bf00      	nop
	...
 8002540:	3fe921fb 	.word	0x3fe921fb
 8002544:	7fefffff 	.word	0x7fefffff

08002548 <round>:
 8002548:	ec51 0b10 	vmov	r0, r1, d0
 800254c:	b570      	push	{r4, r5, r6, lr}
 800254e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8002552:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8002556:	2a13      	cmp	r2, #19
 8002558:	460b      	mov	r3, r1
 800255a:	4605      	mov	r5, r0
 800255c:	dc1b      	bgt.n	8002596 <round+0x4e>
 800255e:	2a00      	cmp	r2, #0
 8002560:	da0b      	bge.n	800257a <round+0x32>
 8002562:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8002566:	3201      	adds	r2, #1
 8002568:	bf04      	itt	eq
 800256a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800256e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8002572:	2200      	movs	r2, #0
 8002574:	4619      	mov	r1, r3
 8002576:	4610      	mov	r0, r2
 8002578:	e015      	b.n	80025a6 <round+0x5e>
 800257a:	4c15      	ldr	r4, [pc, #84]	@ (80025d0 <round+0x88>)
 800257c:	4114      	asrs	r4, r2
 800257e:	ea04 0601 	and.w	r6, r4, r1
 8002582:	4306      	orrs	r6, r0
 8002584:	d00f      	beq.n	80025a6 <round+0x5e>
 8002586:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800258a:	fa41 f202 	asr.w	r2, r1, r2
 800258e:	4413      	add	r3, r2
 8002590:	ea23 0304 	bic.w	r3, r3, r4
 8002594:	e7ed      	b.n	8002572 <round+0x2a>
 8002596:	2a33      	cmp	r2, #51	@ 0x33
 8002598:	dd08      	ble.n	80025ac <round+0x64>
 800259a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800259e:	d102      	bne.n	80025a6 <round+0x5e>
 80025a0:	4602      	mov	r2, r0
 80025a2:	f7fd fe17 	bl	80001d4 <__adddf3>
 80025a6:	ec41 0b10 	vmov	d0, r0, r1
 80025aa:	bd70      	pop	{r4, r5, r6, pc}
 80025ac:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 80025b0:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80025b4:	40f4      	lsrs	r4, r6
 80025b6:	4204      	tst	r4, r0
 80025b8:	d0f5      	beq.n	80025a6 <round+0x5e>
 80025ba:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 80025be:	2201      	movs	r2, #1
 80025c0:	408a      	lsls	r2, r1
 80025c2:	1952      	adds	r2, r2, r5
 80025c4:	bf28      	it	cs
 80025c6:	3301      	addcs	r3, #1
 80025c8:	ea22 0204 	bic.w	r2, r2, r4
 80025cc:	e7d2      	b.n	8002574 <round+0x2c>
 80025ce:	bf00      	nop
 80025d0:	000fffff 	.word	0x000fffff
 80025d4:	00000000 	.word	0x00000000

080025d8 <__ieee754_rem_pio2>:
 80025d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025dc:	ec57 6b10 	vmov	r6, r7, d0
 80025e0:	4bc5      	ldr	r3, [pc, #788]	@ (80028f8 <__ieee754_rem_pio2+0x320>)
 80025e2:	b08d      	sub	sp, #52	@ 0x34
 80025e4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80025e8:	4598      	cmp	r8, r3
 80025ea:	4604      	mov	r4, r0
 80025ec:	9704      	str	r7, [sp, #16]
 80025ee:	d807      	bhi.n	8002600 <__ieee754_rem_pio2+0x28>
 80025f0:	2200      	movs	r2, #0
 80025f2:	2300      	movs	r3, #0
 80025f4:	ed80 0b00 	vstr	d0, [r0]
 80025f8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80025fc:	2500      	movs	r5, #0
 80025fe:	e028      	b.n	8002652 <__ieee754_rem_pio2+0x7a>
 8002600:	4bbe      	ldr	r3, [pc, #760]	@ (80028fc <__ieee754_rem_pio2+0x324>)
 8002602:	4598      	cmp	r8, r3
 8002604:	d878      	bhi.n	80026f8 <__ieee754_rem_pio2+0x120>
 8002606:	9b04      	ldr	r3, [sp, #16]
 8002608:	4dbd      	ldr	r5, [pc, #756]	@ (8002900 <__ieee754_rem_pio2+0x328>)
 800260a:	2b00      	cmp	r3, #0
 800260c:	4630      	mov	r0, r6
 800260e:	a3ac      	add	r3, pc, #688	@ (adr r3, 80028c0 <__ieee754_rem_pio2+0x2e8>)
 8002610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002614:	4639      	mov	r1, r7
 8002616:	dd38      	ble.n	800268a <__ieee754_rem_pio2+0xb2>
 8002618:	f7fd fdda 	bl	80001d0 <__aeabi_dsub>
 800261c:	45a8      	cmp	r8, r5
 800261e:	4606      	mov	r6, r0
 8002620:	460f      	mov	r7, r1
 8002622:	d01a      	beq.n	800265a <__ieee754_rem_pio2+0x82>
 8002624:	a3a8      	add	r3, pc, #672	@ (adr r3, 80028c8 <__ieee754_rem_pio2+0x2f0>)
 8002626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262a:	f7fd fdd1 	bl	80001d0 <__aeabi_dsub>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4680      	mov	r8, r0
 8002634:	4689      	mov	r9, r1
 8002636:	4630      	mov	r0, r6
 8002638:	4639      	mov	r1, r7
 800263a:	f7fd fdc9 	bl	80001d0 <__aeabi_dsub>
 800263e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80028c8 <__ieee754_rem_pio2+0x2f0>)
 8002640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002644:	f7fd fdc4 	bl	80001d0 <__aeabi_dsub>
 8002648:	e9c4 8900 	strd	r8, r9, [r4]
 800264c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002650:	2501      	movs	r5, #1
 8002652:	4628      	mov	r0, r5
 8002654:	b00d      	add	sp, #52	@ 0x34
 8002656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800265a:	a39d      	add	r3, pc, #628	@ (adr r3, 80028d0 <__ieee754_rem_pio2+0x2f8>)
 800265c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002660:	f7fd fdb6 	bl	80001d0 <__aeabi_dsub>
 8002664:	a39c      	add	r3, pc, #624	@ (adr r3, 80028d8 <__ieee754_rem_pio2+0x300>)
 8002666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266a:	4606      	mov	r6, r0
 800266c:	460f      	mov	r7, r1
 800266e:	f7fd fdaf 	bl	80001d0 <__aeabi_dsub>
 8002672:	4602      	mov	r2, r0
 8002674:	460b      	mov	r3, r1
 8002676:	4680      	mov	r8, r0
 8002678:	4689      	mov	r9, r1
 800267a:	4630      	mov	r0, r6
 800267c:	4639      	mov	r1, r7
 800267e:	f7fd fda7 	bl	80001d0 <__aeabi_dsub>
 8002682:	a395      	add	r3, pc, #596	@ (adr r3, 80028d8 <__ieee754_rem_pio2+0x300>)
 8002684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002688:	e7dc      	b.n	8002644 <__ieee754_rem_pio2+0x6c>
 800268a:	f7fd fda3 	bl	80001d4 <__adddf3>
 800268e:	45a8      	cmp	r8, r5
 8002690:	4606      	mov	r6, r0
 8002692:	460f      	mov	r7, r1
 8002694:	d018      	beq.n	80026c8 <__ieee754_rem_pio2+0xf0>
 8002696:	a38c      	add	r3, pc, #560	@ (adr r3, 80028c8 <__ieee754_rem_pio2+0x2f0>)
 8002698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269c:	f7fd fd9a 	bl	80001d4 <__adddf3>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4680      	mov	r8, r0
 80026a6:	4689      	mov	r9, r1
 80026a8:	4630      	mov	r0, r6
 80026aa:	4639      	mov	r1, r7
 80026ac:	f7fd fd90 	bl	80001d0 <__aeabi_dsub>
 80026b0:	a385      	add	r3, pc, #532	@ (adr r3, 80028c8 <__ieee754_rem_pio2+0x2f0>)
 80026b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b6:	f7fd fd8d 	bl	80001d4 <__adddf3>
 80026ba:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80026be:	e9c4 8900 	strd	r8, r9, [r4]
 80026c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80026c6:	e7c4      	b.n	8002652 <__ieee754_rem_pio2+0x7a>
 80026c8:	a381      	add	r3, pc, #516	@ (adr r3, 80028d0 <__ieee754_rem_pio2+0x2f8>)
 80026ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ce:	f7fd fd81 	bl	80001d4 <__adddf3>
 80026d2:	a381      	add	r3, pc, #516	@ (adr r3, 80028d8 <__ieee754_rem_pio2+0x300>)
 80026d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d8:	4606      	mov	r6, r0
 80026da:	460f      	mov	r7, r1
 80026dc:	f7fd fd7a 	bl	80001d4 <__adddf3>
 80026e0:	4602      	mov	r2, r0
 80026e2:	460b      	mov	r3, r1
 80026e4:	4680      	mov	r8, r0
 80026e6:	4689      	mov	r9, r1
 80026e8:	4630      	mov	r0, r6
 80026ea:	4639      	mov	r1, r7
 80026ec:	f7fd fd70 	bl	80001d0 <__aeabi_dsub>
 80026f0:	a379      	add	r3, pc, #484	@ (adr r3, 80028d8 <__ieee754_rem_pio2+0x300>)
 80026f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f6:	e7de      	b.n	80026b6 <__ieee754_rem_pio2+0xde>
 80026f8:	4b82      	ldr	r3, [pc, #520]	@ (8002904 <__ieee754_rem_pio2+0x32c>)
 80026fa:	4598      	cmp	r8, r3
 80026fc:	f200 80d1 	bhi.w	80028a2 <__ieee754_rem_pio2+0x2ca>
 8002700:	f000 fe38 	bl	8003374 <fabs>
 8002704:	ec57 6b10 	vmov	r6, r7, d0
 8002708:	a375      	add	r3, pc, #468	@ (adr r3, 80028e0 <__ieee754_rem_pio2+0x308>)
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	4630      	mov	r0, r6
 8002710:	4639      	mov	r1, r7
 8002712:	f7fd ff15 	bl	8000540 <__aeabi_dmul>
 8002716:	4b7c      	ldr	r3, [pc, #496]	@ (8002908 <__ieee754_rem_pio2+0x330>)
 8002718:	2200      	movs	r2, #0
 800271a:	f7fd fd5b 	bl	80001d4 <__adddf3>
 800271e:	f7fe f9a9 	bl	8000a74 <__aeabi_d2iz>
 8002722:	4605      	mov	r5, r0
 8002724:	f7fd fea2 	bl	800046c <__aeabi_i2d>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002730:	a363      	add	r3, pc, #396	@ (adr r3, 80028c0 <__ieee754_rem_pio2+0x2e8>)
 8002732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002736:	f7fd ff03 	bl	8000540 <__aeabi_dmul>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4630      	mov	r0, r6
 8002740:	4639      	mov	r1, r7
 8002742:	f7fd fd45 	bl	80001d0 <__aeabi_dsub>
 8002746:	a360      	add	r3, pc, #384	@ (adr r3, 80028c8 <__ieee754_rem_pio2+0x2f0>)
 8002748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274c:	4682      	mov	sl, r0
 800274e:	468b      	mov	fp, r1
 8002750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002754:	f7fd fef4 	bl	8000540 <__aeabi_dmul>
 8002758:	2d1f      	cmp	r5, #31
 800275a:	4606      	mov	r6, r0
 800275c:	460f      	mov	r7, r1
 800275e:	dc0c      	bgt.n	800277a <__ieee754_rem_pio2+0x1a2>
 8002760:	4b6a      	ldr	r3, [pc, #424]	@ (800290c <__ieee754_rem_pio2+0x334>)
 8002762:	1e6a      	subs	r2, r5, #1
 8002764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002768:	4543      	cmp	r3, r8
 800276a:	d006      	beq.n	800277a <__ieee754_rem_pio2+0x1a2>
 800276c:	4632      	mov	r2, r6
 800276e:	463b      	mov	r3, r7
 8002770:	4650      	mov	r0, sl
 8002772:	4659      	mov	r1, fp
 8002774:	f7fd fd2c 	bl	80001d0 <__aeabi_dsub>
 8002778:	e00e      	b.n	8002798 <__ieee754_rem_pio2+0x1c0>
 800277a:	463b      	mov	r3, r7
 800277c:	4632      	mov	r2, r6
 800277e:	4650      	mov	r0, sl
 8002780:	4659      	mov	r1, fp
 8002782:	f7fd fd25 	bl	80001d0 <__aeabi_dsub>
 8002786:	ea4f 5328 	mov.w	r3, r8, asr #20
 800278a:	9305      	str	r3, [sp, #20]
 800278c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002790:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8002794:	2b10      	cmp	r3, #16
 8002796:	dc02      	bgt.n	800279e <__ieee754_rem_pio2+0x1c6>
 8002798:	e9c4 0100 	strd	r0, r1, [r4]
 800279c:	e039      	b.n	8002812 <__ieee754_rem_pio2+0x23a>
 800279e:	a34c      	add	r3, pc, #304	@ (adr r3, 80028d0 <__ieee754_rem_pio2+0x2f8>)
 80027a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80027a8:	f7fd feca 	bl	8000540 <__aeabi_dmul>
 80027ac:	4606      	mov	r6, r0
 80027ae:	460f      	mov	r7, r1
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	4650      	mov	r0, sl
 80027b6:	4659      	mov	r1, fp
 80027b8:	f7fd fd0a 	bl	80001d0 <__aeabi_dsub>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4680      	mov	r8, r0
 80027c2:	4689      	mov	r9, r1
 80027c4:	4650      	mov	r0, sl
 80027c6:	4659      	mov	r1, fp
 80027c8:	f7fd fd02 	bl	80001d0 <__aeabi_dsub>
 80027cc:	4632      	mov	r2, r6
 80027ce:	463b      	mov	r3, r7
 80027d0:	f7fd fcfe 	bl	80001d0 <__aeabi_dsub>
 80027d4:	a340      	add	r3, pc, #256	@ (adr r3, 80028d8 <__ieee754_rem_pio2+0x300>)
 80027d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027da:	4606      	mov	r6, r0
 80027dc:	460f      	mov	r7, r1
 80027de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80027e2:	f7fd fead 	bl	8000540 <__aeabi_dmul>
 80027e6:	4632      	mov	r2, r6
 80027e8:	463b      	mov	r3, r7
 80027ea:	f7fd fcf1 	bl	80001d0 <__aeabi_dsub>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4606      	mov	r6, r0
 80027f4:	460f      	mov	r7, r1
 80027f6:	4640      	mov	r0, r8
 80027f8:	4649      	mov	r1, r9
 80027fa:	f7fd fce9 	bl	80001d0 <__aeabi_dsub>
 80027fe:	9a05      	ldr	r2, [sp, #20]
 8002800:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b31      	cmp	r3, #49	@ 0x31
 8002808:	dc20      	bgt.n	800284c <__ieee754_rem_pio2+0x274>
 800280a:	e9c4 0100 	strd	r0, r1, [r4]
 800280e:	46c2      	mov	sl, r8
 8002810:	46cb      	mov	fp, r9
 8002812:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002816:	4650      	mov	r0, sl
 8002818:	4642      	mov	r2, r8
 800281a:	464b      	mov	r3, r9
 800281c:	4659      	mov	r1, fp
 800281e:	f7fd fcd7 	bl	80001d0 <__aeabi_dsub>
 8002822:	463b      	mov	r3, r7
 8002824:	4632      	mov	r2, r6
 8002826:	f7fd fcd3 	bl	80001d0 <__aeabi_dsub>
 800282a:	9b04      	ldr	r3, [sp, #16]
 800282c:	2b00      	cmp	r3, #0
 800282e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002832:	f6bf af0e 	bge.w	8002652 <__ieee754_rem_pio2+0x7a>
 8002836:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800283a:	6063      	str	r3, [r4, #4]
 800283c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002840:	f8c4 8000 	str.w	r8, [r4]
 8002844:	60a0      	str	r0, [r4, #8]
 8002846:	60e3      	str	r3, [r4, #12]
 8002848:	426d      	negs	r5, r5
 800284a:	e702      	b.n	8002652 <__ieee754_rem_pio2+0x7a>
 800284c:	a326      	add	r3, pc, #152	@ (adr r3, 80028e8 <__ieee754_rem_pio2+0x310>)
 800284e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002856:	f7fd fe73 	bl	8000540 <__aeabi_dmul>
 800285a:	4606      	mov	r6, r0
 800285c:	460f      	mov	r7, r1
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	4640      	mov	r0, r8
 8002864:	4649      	mov	r1, r9
 8002866:	f7fd fcb3 	bl	80001d0 <__aeabi_dsub>
 800286a:	4602      	mov	r2, r0
 800286c:	460b      	mov	r3, r1
 800286e:	4682      	mov	sl, r0
 8002870:	468b      	mov	fp, r1
 8002872:	4640      	mov	r0, r8
 8002874:	4649      	mov	r1, r9
 8002876:	f7fd fcab 	bl	80001d0 <__aeabi_dsub>
 800287a:	4632      	mov	r2, r6
 800287c:	463b      	mov	r3, r7
 800287e:	f7fd fca7 	bl	80001d0 <__aeabi_dsub>
 8002882:	a31b      	add	r3, pc, #108	@ (adr r3, 80028f0 <__ieee754_rem_pio2+0x318>)
 8002884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002888:	4606      	mov	r6, r0
 800288a:	460f      	mov	r7, r1
 800288c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002890:	f7fd fe56 	bl	8000540 <__aeabi_dmul>
 8002894:	4632      	mov	r2, r6
 8002896:	463b      	mov	r3, r7
 8002898:	f7fd fc9a 	bl	80001d0 <__aeabi_dsub>
 800289c:	4606      	mov	r6, r0
 800289e:	460f      	mov	r7, r1
 80028a0:	e764      	b.n	800276c <__ieee754_rem_pio2+0x194>
 80028a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <__ieee754_rem_pio2+0x338>)
 80028a4:	4598      	cmp	r8, r3
 80028a6:	d935      	bls.n	8002914 <__ieee754_rem_pio2+0x33c>
 80028a8:	4632      	mov	r2, r6
 80028aa:	463b      	mov	r3, r7
 80028ac:	4630      	mov	r0, r6
 80028ae:	4639      	mov	r1, r7
 80028b0:	f7fd fc8e 	bl	80001d0 <__aeabi_dsub>
 80028b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80028b8:	e9c4 0100 	strd	r0, r1, [r4]
 80028bc:	e69e      	b.n	80025fc <__ieee754_rem_pio2+0x24>
 80028be:	bf00      	nop
 80028c0:	54400000 	.word	0x54400000
 80028c4:	3ff921fb 	.word	0x3ff921fb
 80028c8:	1a626331 	.word	0x1a626331
 80028cc:	3dd0b461 	.word	0x3dd0b461
 80028d0:	1a600000 	.word	0x1a600000
 80028d4:	3dd0b461 	.word	0x3dd0b461
 80028d8:	2e037073 	.word	0x2e037073
 80028dc:	3ba3198a 	.word	0x3ba3198a
 80028e0:	6dc9c883 	.word	0x6dc9c883
 80028e4:	3fe45f30 	.word	0x3fe45f30
 80028e8:	2e000000 	.word	0x2e000000
 80028ec:	3ba3198a 	.word	0x3ba3198a
 80028f0:	252049c1 	.word	0x252049c1
 80028f4:	397b839a 	.word	0x397b839a
 80028f8:	3fe921fb 	.word	0x3fe921fb
 80028fc:	4002d97b 	.word	0x4002d97b
 8002900:	3ff921fb 	.word	0x3ff921fb
 8002904:	413921fb 	.word	0x413921fb
 8002908:	3fe00000 	.word	0x3fe00000
 800290c:	08003610 	.word	0x08003610
 8002910:	7fefffff 	.word	0x7fefffff
 8002914:	ea4f 5528 	mov.w	r5, r8, asr #20
 8002918:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800291c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8002920:	4630      	mov	r0, r6
 8002922:	460f      	mov	r7, r1
 8002924:	f7fe f8a6 	bl	8000a74 <__aeabi_d2iz>
 8002928:	f7fd fda0 	bl	800046c <__aeabi_i2d>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4630      	mov	r0, r6
 8002932:	4639      	mov	r1, r7
 8002934:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002938:	f7fd fc4a 	bl	80001d0 <__aeabi_dsub>
 800293c:	4b22      	ldr	r3, [pc, #136]	@ (80029c8 <__ieee754_rem_pio2+0x3f0>)
 800293e:	2200      	movs	r2, #0
 8002940:	f7fd fdfe 	bl	8000540 <__aeabi_dmul>
 8002944:	460f      	mov	r7, r1
 8002946:	4606      	mov	r6, r0
 8002948:	f7fe f894 	bl	8000a74 <__aeabi_d2iz>
 800294c:	f7fd fd8e 	bl	800046c <__aeabi_i2d>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4630      	mov	r0, r6
 8002956:	4639      	mov	r1, r7
 8002958:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800295c:	f7fd fc38 	bl	80001d0 <__aeabi_dsub>
 8002960:	4b19      	ldr	r3, [pc, #100]	@ (80029c8 <__ieee754_rem_pio2+0x3f0>)
 8002962:	2200      	movs	r2, #0
 8002964:	f7fd fdec 	bl	8000540 <__aeabi_dmul>
 8002968:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800296c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8002970:	f04f 0803 	mov.w	r8, #3
 8002974:	2600      	movs	r6, #0
 8002976:	2700      	movs	r7, #0
 8002978:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800297c:	4632      	mov	r2, r6
 800297e:	463b      	mov	r3, r7
 8002980:	46c2      	mov	sl, r8
 8002982:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8002986:	f7fe f843 	bl	8000a10 <__aeabi_dcmpeq>
 800298a:	2800      	cmp	r0, #0
 800298c:	d1f4      	bne.n	8002978 <__ieee754_rem_pio2+0x3a0>
 800298e:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <__ieee754_rem_pio2+0x3f4>)
 8002990:	9301      	str	r3, [sp, #4]
 8002992:	2302      	movs	r3, #2
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	462a      	mov	r2, r5
 8002998:	4653      	mov	r3, sl
 800299a:	4621      	mov	r1, r4
 800299c:	a806      	add	r0, sp, #24
 800299e:	f000 f817 	bl	80029d0 <__kernel_rem_pio2>
 80029a2:	9b04      	ldr	r3, [sp, #16]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	4605      	mov	r5, r0
 80029a8:	f6bf ae53 	bge.w	8002652 <__ieee754_rem_pio2+0x7a>
 80029ac:	e9d4 2100 	ldrd	r2, r1, [r4]
 80029b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80029b4:	e9c4 2300 	strd	r2, r3, [r4]
 80029b8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80029bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80029c0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80029c4:	e740      	b.n	8002848 <__ieee754_rem_pio2+0x270>
 80029c6:	bf00      	nop
 80029c8:	41700000 	.word	0x41700000
 80029cc:	08003690 	.word	0x08003690

080029d0 <__kernel_rem_pio2>:
 80029d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d4:	ed2d 8b02 	vpush	{d8}
 80029d8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80029dc:	f112 0f14 	cmn.w	r2, #20
 80029e0:	9306      	str	r3, [sp, #24]
 80029e2:	9104      	str	r1, [sp, #16]
 80029e4:	4bc2      	ldr	r3, [pc, #776]	@ (8002cf0 <__kernel_rem_pio2+0x320>)
 80029e6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80029e8:	9008      	str	r0, [sp, #32]
 80029ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	9b06      	ldr	r3, [sp, #24]
 80029f2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80029f6:	bfa8      	it	ge
 80029f8:	1ed4      	subge	r4, r2, #3
 80029fa:	9305      	str	r3, [sp, #20]
 80029fc:	bfb2      	itee	lt
 80029fe:	2400      	movlt	r4, #0
 8002a00:	2318      	movge	r3, #24
 8002a02:	fb94 f4f3 	sdivge	r4, r4, r3
 8002a06:	f06f 0317 	mvn.w	r3, #23
 8002a0a:	fb04 3303 	mla	r3, r4, r3, r3
 8002a0e:	eb03 0b02 	add.w	fp, r3, r2
 8002a12:	9b00      	ldr	r3, [sp, #0]
 8002a14:	9a05      	ldr	r2, [sp, #20]
 8002a16:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8002ce0 <__kernel_rem_pio2+0x310>
 8002a1a:	eb03 0802 	add.w	r8, r3, r2
 8002a1e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8002a20:	1aa7      	subs	r7, r4, r2
 8002a22:	ae20      	add	r6, sp, #128	@ 0x80
 8002a24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8002a28:	2500      	movs	r5, #0
 8002a2a:	4545      	cmp	r5, r8
 8002a2c:	dd12      	ble.n	8002a54 <__kernel_rem_pio2+0x84>
 8002a2e:	9b06      	ldr	r3, [sp, #24]
 8002a30:	aa20      	add	r2, sp, #128	@ 0x80
 8002a32:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8002a36:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8002a3a:	2700      	movs	r7, #0
 8002a3c:	9b00      	ldr	r3, [sp, #0]
 8002a3e:	429f      	cmp	r7, r3
 8002a40:	dc2e      	bgt.n	8002aa0 <__kernel_rem_pio2+0xd0>
 8002a42:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8002ce0 <__kernel_rem_pio2+0x310>
 8002a46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002a4a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002a4e:	46a8      	mov	r8, r5
 8002a50:	2600      	movs	r6, #0
 8002a52:	e01b      	b.n	8002a8c <__kernel_rem_pio2+0xbc>
 8002a54:	42ef      	cmn	r7, r5
 8002a56:	d407      	bmi.n	8002a68 <__kernel_rem_pio2+0x98>
 8002a58:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002a5c:	f7fd fd06 	bl	800046c <__aeabi_i2d>
 8002a60:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002a64:	3501      	adds	r5, #1
 8002a66:	e7e0      	b.n	8002a2a <__kernel_rem_pio2+0x5a>
 8002a68:	ec51 0b18 	vmov	r0, r1, d8
 8002a6c:	e7f8      	b.n	8002a60 <__kernel_rem_pio2+0x90>
 8002a6e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8002a72:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8002a76:	f7fd fd63 	bl	8000540 <__aeabi_dmul>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a82:	f7fd fba7 	bl	80001d4 <__adddf3>
 8002a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a8a:	3601      	adds	r6, #1
 8002a8c:	9b05      	ldr	r3, [sp, #20]
 8002a8e:	429e      	cmp	r6, r3
 8002a90:	dded      	ble.n	8002a6e <__kernel_rem_pio2+0x9e>
 8002a92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002a96:	3701      	adds	r7, #1
 8002a98:	ecaa 7b02 	vstmia	sl!, {d7}
 8002a9c:	3508      	adds	r5, #8
 8002a9e:	e7cd      	b.n	8002a3c <__kernel_rem_pio2+0x6c>
 8002aa0:	9b00      	ldr	r3, [sp, #0]
 8002aa2:	f8dd 8000 	ldr.w	r8, [sp]
 8002aa6:	aa0c      	add	r2, sp, #48	@ 0x30
 8002aa8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002aac:	930a      	str	r3, [sp, #40]	@ 0x28
 8002aae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8002ab0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ab6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002aba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002abc:	ab98      	add	r3, sp, #608	@ 0x260
 8002abe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8002ac2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8002ac6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002aca:	ac0c      	add	r4, sp, #48	@ 0x30
 8002acc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8002ace:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8002ad2:	46a1      	mov	r9, r4
 8002ad4:	46c2      	mov	sl, r8
 8002ad6:	f1ba 0f00 	cmp.w	sl, #0
 8002ada:	dc77      	bgt.n	8002bcc <__kernel_rem_pio2+0x1fc>
 8002adc:	4658      	mov	r0, fp
 8002ade:	ed9d 0b02 	vldr	d0, [sp, #8]
 8002ae2:	f000 fc51 	bl	8003388 <scalbn>
 8002ae6:	ec57 6b10 	vmov	r6, r7, d0
 8002aea:	2200      	movs	r2, #0
 8002aec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8002af0:	4630      	mov	r0, r6
 8002af2:	4639      	mov	r1, r7
 8002af4:	f7fd fd24 	bl	8000540 <__aeabi_dmul>
 8002af8:	ec41 0b10 	vmov	d0, r0, r1
 8002afc:	f000 fcc0 	bl	8003480 <floor>
 8002b00:	4b7c      	ldr	r3, [pc, #496]	@ (8002cf4 <__kernel_rem_pio2+0x324>)
 8002b02:	ec51 0b10 	vmov	r0, r1, d0
 8002b06:	2200      	movs	r2, #0
 8002b08:	f7fd fd1a 	bl	8000540 <__aeabi_dmul>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4630      	mov	r0, r6
 8002b12:	4639      	mov	r1, r7
 8002b14:	f7fd fb5c 	bl	80001d0 <__aeabi_dsub>
 8002b18:	460f      	mov	r7, r1
 8002b1a:	4606      	mov	r6, r0
 8002b1c:	f7fd ffaa 	bl	8000a74 <__aeabi_d2iz>
 8002b20:	9002      	str	r0, [sp, #8]
 8002b22:	f7fd fca3 	bl	800046c <__aeabi_i2d>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	4630      	mov	r0, r6
 8002b2c:	4639      	mov	r1, r7
 8002b2e:	f7fd fb4f 	bl	80001d0 <__aeabi_dsub>
 8002b32:	f1bb 0f00 	cmp.w	fp, #0
 8002b36:	4606      	mov	r6, r0
 8002b38:	460f      	mov	r7, r1
 8002b3a:	dd6c      	ble.n	8002c16 <__kernel_rem_pio2+0x246>
 8002b3c:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8002b40:	ab0c      	add	r3, sp, #48	@ 0x30
 8002b42:	9d02      	ldr	r5, [sp, #8]
 8002b44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002b48:	f1cb 0018 	rsb	r0, fp, #24
 8002b4c:	fa43 f200 	asr.w	r2, r3, r0
 8002b50:	4415      	add	r5, r2
 8002b52:	4082      	lsls	r2, r0
 8002b54:	1a9b      	subs	r3, r3, r2
 8002b56:	aa0c      	add	r2, sp, #48	@ 0x30
 8002b58:	9502      	str	r5, [sp, #8]
 8002b5a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002b5e:	f1cb 0217 	rsb	r2, fp, #23
 8002b62:	fa43 f902 	asr.w	r9, r3, r2
 8002b66:	f1b9 0f00 	cmp.w	r9, #0
 8002b6a:	dd64      	ble.n	8002c36 <__kernel_rem_pio2+0x266>
 8002b6c:	9b02      	ldr	r3, [sp, #8]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	3301      	adds	r3, #1
 8002b72:	9302      	str	r3, [sp, #8]
 8002b74:	4615      	mov	r5, r2
 8002b76:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8002b7a:	4590      	cmp	r8, r2
 8002b7c:	f300 80a1 	bgt.w	8002cc2 <__kernel_rem_pio2+0x2f2>
 8002b80:	f1bb 0f00 	cmp.w	fp, #0
 8002b84:	dd07      	ble.n	8002b96 <__kernel_rem_pio2+0x1c6>
 8002b86:	f1bb 0f01 	cmp.w	fp, #1
 8002b8a:	f000 80c1 	beq.w	8002d10 <__kernel_rem_pio2+0x340>
 8002b8e:	f1bb 0f02 	cmp.w	fp, #2
 8002b92:	f000 80c8 	beq.w	8002d26 <__kernel_rem_pio2+0x356>
 8002b96:	f1b9 0f02 	cmp.w	r9, #2
 8002b9a:	d14c      	bne.n	8002c36 <__kernel_rem_pio2+0x266>
 8002b9c:	4632      	mov	r2, r6
 8002b9e:	463b      	mov	r3, r7
 8002ba0:	4955      	ldr	r1, [pc, #340]	@ (8002cf8 <__kernel_rem_pio2+0x328>)
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f7fd fb14 	bl	80001d0 <__aeabi_dsub>
 8002ba8:	4606      	mov	r6, r0
 8002baa:	460f      	mov	r7, r1
 8002bac:	2d00      	cmp	r5, #0
 8002bae:	d042      	beq.n	8002c36 <__kernel_rem_pio2+0x266>
 8002bb0:	4658      	mov	r0, fp
 8002bb2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8002ce8 <__kernel_rem_pio2+0x318>
 8002bb6:	f000 fbe7 	bl	8003388 <scalbn>
 8002bba:	4630      	mov	r0, r6
 8002bbc:	4639      	mov	r1, r7
 8002bbe:	ec53 2b10 	vmov	r2, r3, d0
 8002bc2:	f7fd fb05 	bl	80001d0 <__aeabi_dsub>
 8002bc6:	4606      	mov	r6, r0
 8002bc8:	460f      	mov	r7, r1
 8002bca:	e034      	b.n	8002c36 <__kernel_rem_pio2+0x266>
 8002bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8002cfc <__kernel_rem_pio2+0x32c>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002bd4:	f7fd fcb4 	bl	8000540 <__aeabi_dmul>
 8002bd8:	f7fd ff4c 	bl	8000a74 <__aeabi_d2iz>
 8002bdc:	f7fd fc46 	bl	800046c <__aeabi_i2d>
 8002be0:	4b47      	ldr	r3, [pc, #284]	@ (8002d00 <__kernel_rem_pio2+0x330>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	4606      	mov	r6, r0
 8002be6:	460f      	mov	r7, r1
 8002be8:	f7fd fcaa 	bl	8000540 <__aeabi_dmul>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002bf4:	f7fd faec 	bl	80001d0 <__aeabi_dsub>
 8002bf8:	f7fd ff3c 	bl	8000a74 <__aeabi_d2iz>
 8002bfc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002c00:	f849 0b04 	str.w	r0, [r9], #4
 8002c04:	4639      	mov	r1, r7
 8002c06:	4630      	mov	r0, r6
 8002c08:	f7fd fae4 	bl	80001d4 <__adddf3>
 8002c0c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8002c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c14:	e75f      	b.n	8002ad6 <__kernel_rem_pio2+0x106>
 8002c16:	d107      	bne.n	8002c28 <__kernel_rem_pio2+0x258>
 8002c18:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8002c1c:	aa0c      	add	r2, sp, #48	@ 0x30
 8002c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c22:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8002c26:	e79e      	b.n	8002b66 <__kernel_rem_pio2+0x196>
 8002c28:	4b36      	ldr	r3, [pc, #216]	@ (8002d04 <__kernel_rem_pio2+0x334>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f7fd ff0e 	bl	8000a4c <__aeabi_dcmpge>
 8002c30:	2800      	cmp	r0, #0
 8002c32:	d143      	bne.n	8002cbc <__kernel_rem_pio2+0x2ec>
 8002c34:	4681      	mov	r9, r0
 8002c36:	2200      	movs	r2, #0
 8002c38:	2300      	movs	r3, #0
 8002c3a:	4630      	mov	r0, r6
 8002c3c:	4639      	mov	r1, r7
 8002c3e:	f7fd fee7 	bl	8000a10 <__aeabi_dcmpeq>
 8002c42:	2800      	cmp	r0, #0
 8002c44:	f000 80c1 	beq.w	8002dca <__kernel_rem_pio2+0x3fa>
 8002c48:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	9900      	ldr	r1, [sp, #0]
 8002c50:	428b      	cmp	r3, r1
 8002c52:	da70      	bge.n	8002d36 <__kernel_rem_pio2+0x366>
 8002c54:	2a00      	cmp	r2, #0
 8002c56:	f000 808b 	beq.w	8002d70 <__kernel_rem_pio2+0x3a0>
 8002c5a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8002c5e:	ab0c      	add	r3, sp, #48	@ 0x30
 8002c60:	f1ab 0b18 	sub.w	fp, fp, #24
 8002c64:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d0f6      	beq.n	8002c5a <__kernel_rem_pio2+0x28a>
 8002c6c:	4658      	mov	r0, fp
 8002c6e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8002ce8 <__kernel_rem_pio2+0x318>
 8002c72:	f000 fb89 	bl	8003388 <scalbn>
 8002c76:	f108 0301 	add.w	r3, r8, #1
 8002c7a:	00da      	lsls	r2, r3, #3
 8002c7c:	9205      	str	r2, [sp, #20]
 8002c7e:	ec55 4b10 	vmov	r4, r5, d0
 8002c82:	aa70      	add	r2, sp, #448	@ 0x1c0
 8002c84:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8002cfc <__kernel_rem_pio2+0x32c>
 8002c88:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8002c8c:	4646      	mov	r6, r8
 8002c8e:	f04f 0a00 	mov.w	sl, #0
 8002c92:	2e00      	cmp	r6, #0
 8002c94:	f280 80d1 	bge.w	8002e3a <__kernel_rem_pio2+0x46a>
 8002c98:	4644      	mov	r4, r8
 8002c9a:	2c00      	cmp	r4, #0
 8002c9c:	f2c0 80ff 	blt.w	8002e9e <__kernel_rem_pio2+0x4ce>
 8002ca0:	4b19      	ldr	r3, [pc, #100]	@ (8002d08 <__kernel_rem_pio2+0x338>)
 8002ca2:	461f      	mov	r7, r3
 8002ca4:	ab70      	add	r3, sp, #448	@ 0x1c0
 8002ca6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002caa:	9306      	str	r3, [sp, #24]
 8002cac:	f04f 0a00 	mov.w	sl, #0
 8002cb0:	f04f 0b00 	mov.w	fp, #0
 8002cb4:	2600      	movs	r6, #0
 8002cb6:	eba8 0504 	sub.w	r5, r8, r4
 8002cba:	e0e4      	b.n	8002e86 <__kernel_rem_pio2+0x4b6>
 8002cbc:	f04f 0902 	mov.w	r9, #2
 8002cc0:	e754      	b.n	8002b6c <__kernel_rem_pio2+0x19c>
 8002cc2:	f854 3b04 	ldr.w	r3, [r4], #4
 8002cc6:	bb0d      	cbnz	r5, 8002d0c <__kernel_rem_pio2+0x33c>
 8002cc8:	b123      	cbz	r3, 8002cd4 <__kernel_rem_pio2+0x304>
 8002cca:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8002cce:	f844 3c04 	str.w	r3, [r4, #-4]
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	3201      	adds	r2, #1
 8002cd6:	461d      	mov	r5, r3
 8002cd8:	e74f      	b.n	8002b7a <__kernel_rem_pio2+0x1aa>
 8002cda:	bf00      	nop
 8002cdc:	f3af 8000 	nop.w
	...
 8002cec:	3ff00000 	.word	0x3ff00000
 8002cf0:	080037d8 	.word	0x080037d8
 8002cf4:	40200000 	.word	0x40200000
 8002cf8:	3ff00000 	.word	0x3ff00000
 8002cfc:	3e700000 	.word	0x3e700000
 8002d00:	41700000 	.word	0x41700000
 8002d04:	3fe00000 	.word	0x3fe00000
 8002d08:	08003798 	.word	0x08003798
 8002d0c:	1acb      	subs	r3, r1, r3
 8002d0e:	e7de      	b.n	8002cce <__kernel_rem_pio2+0x2fe>
 8002d10:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8002d14:	ab0c      	add	r3, sp, #48	@ 0x30
 8002d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d1a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002d1e:	a90c      	add	r1, sp, #48	@ 0x30
 8002d20:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8002d24:	e737      	b.n	8002b96 <__kernel_rem_pio2+0x1c6>
 8002d26:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8002d2a:	ab0c      	add	r3, sp, #48	@ 0x30
 8002d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d30:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002d34:	e7f3      	b.n	8002d1e <__kernel_rem_pio2+0x34e>
 8002d36:	a90c      	add	r1, sp, #48	@ 0x30
 8002d38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	e785      	b.n	8002c4e <__kernel_rem_pio2+0x27e>
 8002d42:	3401      	adds	r4, #1
 8002d44:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002d48:	2a00      	cmp	r2, #0
 8002d4a:	d0fa      	beq.n	8002d42 <__kernel_rem_pio2+0x372>
 8002d4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002d4e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002d52:	eb0d 0503 	add.w	r5, sp, r3
 8002d56:	9b06      	ldr	r3, [sp, #24]
 8002d58:	aa20      	add	r2, sp, #128	@ 0x80
 8002d5a:	4443      	add	r3, r8
 8002d5c:	f108 0701 	add.w	r7, r8, #1
 8002d60:	3d98      	subs	r5, #152	@ 0x98
 8002d62:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8002d66:	4444      	add	r4, r8
 8002d68:	42bc      	cmp	r4, r7
 8002d6a:	da04      	bge.n	8002d76 <__kernel_rem_pio2+0x3a6>
 8002d6c:	46a0      	mov	r8, r4
 8002d6e:	e6a2      	b.n	8002ab6 <__kernel_rem_pio2+0xe6>
 8002d70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002d72:	2401      	movs	r4, #1
 8002d74:	e7e6      	b.n	8002d44 <__kernel_rem_pio2+0x374>
 8002d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d78:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8002d7c:	f7fd fb76 	bl	800046c <__aeabi_i2d>
 8002d80:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8003040 <__kernel_rem_pio2+0x670>
 8002d84:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002d88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002d8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002d90:	46b2      	mov	sl, r6
 8002d92:	f04f 0800 	mov.w	r8, #0
 8002d96:	9b05      	ldr	r3, [sp, #20]
 8002d98:	4598      	cmp	r8, r3
 8002d9a:	dd05      	ble.n	8002da8 <__kernel_rem_pio2+0x3d8>
 8002d9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002da0:	3701      	adds	r7, #1
 8002da2:	eca5 7b02 	vstmia	r5!, {d7}
 8002da6:	e7df      	b.n	8002d68 <__kernel_rem_pio2+0x398>
 8002da8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8002dac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8002db0:	f7fd fbc6 	bl	8000540 <__aeabi_dmul>
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002dbc:	f7fd fa0a 	bl	80001d4 <__adddf3>
 8002dc0:	f108 0801 	add.w	r8, r8, #1
 8002dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002dc8:	e7e5      	b.n	8002d96 <__kernel_rem_pio2+0x3c6>
 8002dca:	f1cb 0000 	rsb	r0, fp, #0
 8002dce:	ec47 6b10 	vmov	d0, r6, r7
 8002dd2:	f000 fad9 	bl	8003388 <scalbn>
 8002dd6:	ec55 4b10 	vmov	r4, r5, d0
 8002dda:	4b9b      	ldr	r3, [pc, #620]	@ (8003048 <__kernel_rem_pio2+0x678>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	4620      	mov	r0, r4
 8002de0:	4629      	mov	r1, r5
 8002de2:	f7fd fe33 	bl	8000a4c <__aeabi_dcmpge>
 8002de6:	b300      	cbz	r0, 8002e2a <__kernel_rem_pio2+0x45a>
 8002de8:	4b98      	ldr	r3, [pc, #608]	@ (800304c <__kernel_rem_pio2+0x67c>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	4620      	mov	r0, r4
 8002dee:	4629      	mov	r1, r5
 8002df0:	f7fd fba6 	bl	8000540 <__aeabi_dmul>
 8002df4:	f7fd fe3e 	bl	8000a74 <__aeabi_d2iz>
 8002df8:	4606      	mov	r6, r0
 8002dfa:	f7fd fb37 	bl	800046c <__aeabi_i2d>
 8002dfe:	4b92      	ldr	r3, [pc, #584]	@ (8003048 <__kernel_rem_pio2+0x678>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	f7fd fb9d 	bl	8000540 <__aeabi_dmul>
 8002e06:	460b      	mov	r3, r1
 8002e08:	4602      	mov	r2, r0
 8002e0a:	4629      	mov	r1, r5
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	f7fd f9df 	bl	80001d0 <__aeabi_dsub>
 8002e12:	f7fd fe2f 	bl	8000a74 <__aeabi_d2iz>
 8002e16:	ab0c      	add	r3, sp, #48	@ 0x30
 8002e18:	f10b 0b18 	add.w	fp, fp, #24
 8002e1c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8002e20:	f108 0801 	add.w	r8, r8, #1
 8002e24:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8002e28:	e720      	b.n	8002c6c <__kernel_rem_pio2+0x29c>
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	4629      	mov	r1, r5
 8002e2e:	f7fd fe21 	bl	8000a74 <__aeabi_d2iz>
 8002e32:	ab0c      	add	r3, sp, #48	@ 0x30
 8002e34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8002e38:	e718      	b.n	8002c6c <__kernel_rem_pio2+0x29c>
 8002e3a:	ab0c      	add	r3, sp, #48	@ 0x30
 8002e3c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8002e40:	f7fd fb14 	bl	800046c <__aeabi_i2d>
 8002e44:	4622      	mov	r2, r4
 8002e46:	462b      	mov	r3, r5
 8002e48:	f7fd fb7a 	bl	8000540 <__aeabi_dmul>
 8002e4c:	4652      	mov	r2, sl
 8002e4e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8002e52:	465b      	mov	r3, fp
 8002e54:	4620      	mov	r0, r4
 8002e56:	4629      	mov	r1, r5
 8002e58:	f7fd fb72 	bl	8000540 <__aeabi_dmul>
 8002e5c:	3e01      	subs	r6, #1
 8002e5e:	4604      	mov	r4, r0
 8002e60:	460d      	mov	r5, r1
 8002e62:	e716      	b.n	8002c92 <__kernel_rem_pio2+0x2c2>
 8002e64:	9906      	ldr	r1, [sp, #24]
 8002e66:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8002e6a:	9106      	str	r1, [sp, #24]
 8002e6c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8002e70:	f7fd fb66 	bl	8000540 <__aeabi_dmul>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4650      	mov	r0, sl
 8002e7a:	4659      	mov	r1, fp
 8002e7c:	f7fd f9aa 	bl	80001d4 <__adddf3>
 8002e80:	3601      	adds	r6, #1
 8002e82:	4682      	mov	sl, r0
 8002e84:	468b      	mov	fp, r1
 8002e86:	9b00      	ldr	r3, [sp, #0]
 8002e88:	429e      	cmp	r6, r3
 8002e8a:	dc01      	bgt.n	8002e90 <__kernel_rem_pio2+0x4c0>
 8002e8c:	42ae      	cmp	r6, r5
 8002e8e:	dde9      	ble.n	8002e64 <__kernel_rem_pio2+0x494>
 8002e90:	ab48      	add	r3, sp, #288	@ 0x120
 8002e92:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8002e96:	e9c5 ab00 	strd	sl, fp, [r5]
 8002e9a:	3c01      	subs	r4, #1
 8002e9c:	e6fd      	b.n	8002c9a <__kernel_rem_pio2+0x2ca>
 8002e9e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	dc0b      	bgt.n	8002ebc <__kernel_rem_pio2+0x4ec>
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	dc35      	bgt.n	8002f14 <__kernel_rem_pio2+0x544>
 8002ea8:	d059      	beq.n	8002f5e <__kernel_rem_pio2+0x58e>
 8002eaa:	9b02      	ldr	r3, [sp, #8]
 8002eac:	f003 0007 	and.w	r0, r3, #7
 8002eb0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8002eb4:	ecbd 8b02 	vpop	{d8}
 8002eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ebc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8002ebe:	2b03      	cmp	r3, #3
 8002ec0:	d1f3      	bne.n	8002eaa <__kernel_rem_pio2+0x4da>
 8002ec2:	9b05      	ldr	r3, [sp, #20]
 8002ec4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002ec8:	eb0d 0403 	add.w	r4, sp, r3
 8002ecc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8002ed0:	4625      	mov	r5, r4
 8002ed2:	46c2      	mov	sl, r8
 8002ed4:	f1ba 0f00 	cmp.w	sl, #0
 8002ed8:	dc69      	bgt.n	8002fae <__kernel_rem_pio2+0x5de>
 8002eda:	4645      	mov	r5, r8
 8002edc:	2d01      	cmp	r5, #1
 8002ede:	f300 8087 	bgt.w	8002ff0 <__kernel_rem_pio2+0x620>
 8002ee2:	9c05      	ldr	r4, [sp, #20]
 8002ee4:	ab48      	add	r3, sp, #288	@ 0x120
 8002ee6:	441c      	add	r4, r3
 8002ee8:	2000      	movs	r0, #0
 8002eea:	2100      	movs	r1, #0
 8002eec:	f1b8 0f01 	cmp.w	r8, #1
 8002ef0:	f300 809c 	bgt.w	800302c <__kernel_rem_pio2+0x65c>
 8002ef4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8002ef8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8002efc:	f1b9 0f00 	cmp.w	r9, #0
 8002f00:	f040 80a6 	bne.w	8003050 <__kernel_rem_pio2+0x680>
 8002f04:	9b04      	ldr	r3, [sp, #16]
 8002f06:	e9c3 5600 	strd	r5, r6, [r3]
 8002f0a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8002f0e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8002f12:	e7ca      	b.n	8002eaa <__kernel_rem_pio2+0x4da>
 8002f14:	9d05      	ldr	r5, [sp, #20]
 8002f16:	ab48      	add	r3, sp, #288	@ 0x120
 8002f18:	441d      	add	r5, r3
 8002f1a:	4644      	mov	r4, r8
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	2100      	movs	r1, #0
 8002f20:	2c00      	cmp	r4, #0
 8002f22:	da35      	bge.n	8002f90 <__kernel_rem_pio2+0x5c0>
 8002f24:	f1b9 0f00 	cmp.w	r9, #0
 8002f28:	d038      	beq.n	8002f9c <__kernel_rem_pio2+0x5cc>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002f30:	9c04      	ldr	r4, [sp, #16]
 8002f32:	e9c4 2300 	strd	r2, r3, [r4]
 8002f36:	4602      	mov	r2, r0
 8002f38:	460b      	mov	r3, r1
 8002f3a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8002f3e:	f7fd f947 	bl	80001d0 <__aeabi_dsub>
 8002f42:	ad4a      	add	r5, sp, #296	@ 0x128
 8002f44:	2401      	movs	r4, #1
 8002f46:	45a0      	cmp	r8, r4
 8002f48:	da2b      	bge.n	8002fa2 <__kernel_rem_pio2+0x5d2>
 8002f4a:	f1b9 0f00 	cmp.w	r9, #0
 8002f4e:	d002      	beq.n	8002f56 <__kernel_rem_pio2+0x586>
 8002f50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002f54:	4619      	mov	r1, r3
 8002f56:	9b04      	ldr	r3, [sp, #16]
 8002f58:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8002f5c:	e7a5      	b.n	8002eaa <__kernel_rem_pio2+0x4da>
 8002f5e:	9c05      	ldr	r4, [sp, #20]
 8002f60:	ab48      	add	r3, sp, #288	@ 0x120
 8002f62:	441c      	add	r4, r3
 8002f64:	2000      	movs	r0, #0
 8002f66:	2100      	movs	r1, #0
 8002f68:	f1b8 0f00 	cmp.w	r8, #0
 8002f6c:	da09      	bge.n	8002f82 <__kernel_rem_pio2+0x5b2>
 8002f6e:	f1b9 0f00 	cmp.w	r9, #0
 8002f72:	d002      	beq.n	8002f7a <__kernel_rem_pio2+0x5aa>
 8002f74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002f78:	4619      	mov	r1, r3
 8002f7a:	9b04      	ldr	r3, [sp, #16]
 8002f7c:	e9c3 0100 	strd	r0, r1, [r3]
 8002f80:	e793      	b.n	8002eaa <__kernel_rem_pio2+0x4da>
 8002f82:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8002f86:	f7fd f925 	bl	80001d4 <__adddf3>
 8002f8a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8002f8e:	e7eb      	b.n	8002f68 <__kernel_rem_pio2+0x598>
 8002f90:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8002f94:	f7fd f91e 	bl	80001d4 <__adddf3>
 8002f98:	3c01      	subs	r4, #1
 8002f9a:	e7c1      	b.n	8002f20 <__kernel_rem_pio2+0x550>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	e7c6      	b.n	8002f30 <__kernel_rem_pio2+0x560>
 8002fa2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8002fa6:	f7fd f915 	bl	80001d4 <__adddf3>
 8002faa:	3401      	adds	r4, #1
 8002fac:	e7cb      	b.n	8002f46 <__kernel_rem_pio2+0x576>
 8002fae:	ed35 7b02 	vldmdb	r5!, {d7}
 8002fb2:	ed8d 7b00 	vstr	d7, [sp]
 8002fb6:	ed95 7b02 	vldr	d7, [r5, #8]
 8002fba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002fbe:	ec53 2b17 	vmov	r2, r3, d7
 8002fc2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002fc6:	f7fd f905 	bl	80001d4 <__adddf3>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4606      	mov	r6, r0
 8002fd0:	460f      	mov	r7, r1
 8002fd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002fd6:	f7fd f8fb 	bl	80001d0 <__aeabi_dsub>
 8002fda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002fde:	f7fd f8f9 	bl	80001d4 <__adddf3>
 8002fe2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8002fe6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8002fea:	e9c5 6700 	strd	r6, r7, [r5]
 8002fee:	e771      	b.n	8002ed4 <__kernel_rem_pio2+0x504>
 8002ff0:	ed34 7b02 	vldmdb	r4!, {d7}
 8002ff4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8002ff8:	ec51 0b17 	vmov	r0, r1, d7
 8002ffc:	4652      	mov	r2, sl
 8002ffe:	465b      	mov	r3, fp
 8003000:	ed8d 7b00 	vstr	d7, [sp]
 8003004:	f7fd f8e6 	bl	80001d4 <__adddf3>
 8003008:	4602      	mov	r2, r0
 800300a:	460b      	mov	r3, r1
 800300c:	4606      	mov	r6, r0
 800300e:	460f      	mov	r7, r1
 8003010:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003014:	f7fd f8dc 	bl	80001d0 <__aeabi_dsub>
 8003018:	4652      	mov	r2, sl
 800301a:	465b      	mov	r3, fp
 800301c:	f7fd f8da 	bl	80001d4 <__adddf3>
 8003020:	3d01      	subs	r5, #1
 8003022:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003026:	e9c4 6700 	strd	r6, r7, [r4]
 800302a:	e757      	b.n	8002edc <__kernel_rem_pio2+0x50c>
 800302c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003030:	f7fd f8d0 	bl	80001d4 <__adddf3>
 8003034:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003038:	e758      	b.n	8002eec <__kernel_rem_pio2+0x51c>
 800303a:	bf00      	nop
 800303c:	f3af 8000 	nop.w
	...
 8003048:	41700000 	.word	0x41700000
 800304c:	3e700000 	.word	0x3e700000
 8003050:	9b04      	ldr	r3, [sp, #16]
 8003052:	9a04      	ldr	r2, [sp, #16]
 8003054:	601d      	str	r5, [r3, #0]
 8003056:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800305a:	605c      	str	r4, [r3, #4]
 800305c:	609f      	str	r7, [r3, #8]
 800305e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8003062:	60d3      	str	r3, [r2, #12]
 8003064:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003068:	6110      	str	r0, [r2, #16]
 800306a:	6153      	str	r3, [r2, #20]
 800306c:	e71d      	b.n	8002eaa <__kernel_rem_pio2+0x4da>
 800306e:	bf00      	nop

08003070 <__kernel_cos>:
 8003070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003074:	ec57 6b10 	vmov	r6, r7, d0
 8003078:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800307c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003080:	ed8d 1b00 	vstr	d1, [sp]
 8003084:	d206      	bcs.n	8003094 <__kernel_cos+0x24>
 8003086:	4630      	mov	r0, r6
 8003088:	4639      	mov	r1, r7
 800308a:	f7fd fcf3 	bl	8000a74 <__aeabi_d2iz>
 800308e:	2800      	cmp	r0, #0
 8003090:	f000 8088 	beq.w	80031a4 <__kernel_cos+0x134>
 8003094:	4632      	mov	r2, r6
 8003096:	463b      	mov	r3, r7
 8003098:	4630      	mov	r0, r6
 800309a:	4639      	mov	r1, r7
 800309c:	f7fd fa50 	bl	8000540 <__aeabi_dmul>
 80030a0:	4b51      	ldr	r3, [pc, #324]	@ (80031e8 <__kernel_cos+0x178>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	4604      	mov	r4, r0
 80030a6:	460d      	mov	r5, r1
 80030a8:	f7fd fa4a 	bl	8000540 <__aeabi_dmul>
 80030ac:	a340      	add	r3, pc, #256	@ (adr r3, 80031b0 <__kernel_cos+0x140>)
 80030ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b2:	4682      	mov	sl, r0
 80030b4:	468b      	mov	fp, r1
 80030b6:	4620      	mov	r0, r4
 80030b8:	4629      	mov	r1, r5
 80030ba:	f7fd fa41 	bl	8000540 <__aeabi_dmul>
 80030be:	a33e      	add	r3, pc, #248	@ (adr r3, 80031b8 <__kernel_cos+0x148>)
 80030c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c4:	f7fd f886 	bl	80001d4 <__adddf3>
 80030c8:	4622      	mov	r2, r4
 80030ca:	462b      	mov	r3, r5
 80030cc:	f7fd fa38 	bl	8000540 <__aeabi_dmul>
 80030d0:	a33b      	add	r3, pc, #236	@ (adr r3, 80031c0 <__kernel_cos+0x150>)
 80030d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d6:	f7fd f87b 	bl	80001d0 <__aeabi_dsub>
 80030da:	4622      	mov	r2, r4
 80030dc:	462b      	mov	r3, r5
 80030de:	f7fd fa2f 	bl	8000540 <__aeabi_dmul>
 80030e2:	a339      	add	r3, pc, #228	@ (adr r3, 80031c8 <__kernel_cos+0x158>)
 80030e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e8:	f7fd f874 	bl	80001d4 <__adddf3>
 80030ec:	4622      	mov	r2, r4
 80030ee:	462b      	mov	r3, r5
 80030f0:	f7fd fa26 	bl	8000540 <__aeabi_dmul>
 80030f4:	a336      	add	r3, pc, #216	@ (adr r3, 80031d0 <__kernel_cos+0x160>)
 80030f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fa:	f7fd f869 	bl	80001d0 <__aeabi_dsub>
 80030fe:	4622      	mov	r2, r4
 8003100:	462b      	mov	r3, r5
 8003102:	f7fd fa1d 	bl	8000540 <__aeabi_dmul>
 8003106:	a334      	add	r3, pc, #208	@ (adr r3, 80031d8 <__kernel_cos+0x168>)
 8003108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310c:	f7fd f862 	bl	80001d4 <__adddf3>
 8003110:	4622      	mov	r2, r4
 8003112:	462b      	mov	r3, r5
 8003114:	f7fd fa14 	bl	8000540 <__aeabi_dmul>
 8003118:	4622      	mov	r2, r4
 800311a:	462b      	mov	r3, r5
 800311c:	f7fd fa10 	bl	8000540 <__aeabi_dmul>
 8003120:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003124:	4604      	mov	r4, r0
 8003126:	460d      	mov	r5, r1
 8003128:	4630      	mov	r0, r6
 800312a:	4639      	mov	r1, r7
 800312c:	f7fd fa08 	bl	8000540 <__aeabi_dmul>
 8003130:	460b      	mov	r3, r1
 8003132:	4602      	mov	r2, r0
 8003134:	4629      	mov	r1, r5
 8003136:	4620      	mov	r0, r4
 8003138:	f7fd f84a 	bl	80001d0 <__aeabi_dsub>
 800313c:	4b2b      	ldr	r3, [pc, #172]	@ (80031ec <__kernel_cos+0x17c>)
 800313e:	4598      	cmp	r8, r3
 8003140:	4606      	mov	r6, r0
 8003142:	460f      	mov	r7, r1
 8003144:	d810      	bhi.n	8003168 <__kernel_cos+0xf8>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4650      	mov	r0, sl
 800314c:	4659      	mov	r1, fp
 800314e:	f7fd f83f 	bl	80001d0 <__aeabi_dsub>
 8003152:	460b      	mov	r3, r1
 8003154:	4926      	ldr	r1, [pc, #152]	@ (80031f0 <__kernel_cos+0x180>)
 8003156:	4602      	mov	r2, r0
 8003158:	2000      	movs	r0, #0
 800315a:	f7fd f839 	bl	80001d0 <__aeabi_dsub>
 800315e:	ec41 0b10 	vmov	d0, r0, r1
 8003162:	b003      	add	sp, #12
 8003164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003168:	4b22      	ldr	r3, [pc, #136]	@ (80031f4 <__kernel_cos+0x184>)
 800316a:	4921      	ldr	r1, [pc, #132]	@ (80031f0 <__kernel_cos+0x180>)
 800316c:	4598      	cmp	r8, r3
 800316e:	bf8c      	ite	hi
 8003170:	4d21      	ldrhi	r5, [pc, #132]	@ (80031f8 <__kernel_cos+0x188>)
 8003172:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8003176:	2400      	movs	r4, #0
 8003178:	4622      	mov	r2, r4
 800317a:	462b      	mov	r3, r5
 800317c:	2000      	movs	r0, #0
 800317e:	f7fd f827 	bl	80001d0 <__aeabi_dsub>
 8003182:	4622      	mov	r2, r4
 8003184:	4680      	mov	r8, r0
 8003186:	4689      	mov	r9, r1
 8003188:	462b      	mov	r3, r5
 800318a:	4650      	mov	r0, sl
 800318c:	4659      	mov	r1, fp
 800318e:	f7fd f81f 	bl	80001d0 <__aeabi_dsub>
 8003192:	4632      	mov	r2, r6
 8003194:	463b      	mov	r3, r7
 8003196:	f7fd f81b 	bl	80001d0 <__aeabi_dsub>
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	4640      	mov	r0, r8
 80031a0:	4649      	mov	r1, r9
 80031a2:	e7da      	b.n	800315a <__kernel_cos+0xea>
 80031a4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80031e0 <__kernel_cos+0x170>
 80031a8:	e7db      	b.n	8003162 <__kernel_cos+0xf2>
 80031aa:	bf00      	nop
 80031ac:	f3af 8000 	nop.w
 80031b0:	be8838d4 	.word	0xbe8838d4
 80031b4:	bda8fae9 	.word	0xbda8fae9
 80031b8:	bdb4b1c4 	.word	0xbdb4b1c4
 80031bc:	3e21ee9e 	.word	0x3e21ee9e
 80031c0:	809c52ad 	.word	0x809c52ad
 80031c4:	3e927e4f 	.word	0x3e927e4f
 80031c8:	19cb1590 	.word	0x19cb1590
 80031cc:	3efa01a0 	.word	0x3efa01a0
 80031d0:	16c15177 	.word	0x16c15177
 80031d4:	3f56c16c 	.word	0x3f56c16c
 80031d8:	5555554c 	.word	0x5555554c
 80031dc:	3fa55555 	.word	0x3fa55555
 80031e0:	00000000 	.word	0x00000000
 80031e4:	3ff00000 	.word	0x3ff00000
 80031e8:	3fe00000 	.word	0x3fe00000
 80031ec:	3fd33332 	.word	0x3fd33332
 80031f0:	3ff00000 	.word	0x3ff00000
 80031f4:	3fe90000 	.word	0x3fe90000
 80031f8:	3fd20000 	.word	0x3fd20000
 80031fc:	00000000 	.word	0x00000000

08003200 <__kernel_sin>:
 8003200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003204:	ec55 4b10 	vmov	r4, r5, d0
 8003208:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800320c:	b085      	sub	sp, #20
 800320e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003212:	ed8d 1b02 	vstr	d1, [sp, #8]
 8003216:	4680      	mov	r8, r0
 8003218:	d205      	bcs.n	8003226 <__kernel_sin+0x26>
 800321a:	4620      	mov	r0, r4
 800321c:	4629      	mov	r1, r5
 800321e:	f7fd fc29 	bl	8000a74 <__aeabi_d2iz>
 8003222:	2800      	cmp	r0, #0
 8003224:	d052      	beq.n	80032cc <__kernel_sin+0xcc>
 8003226:	4622      	mov	r2, r4
 8003228:	462b      	mov	r3, r5
 800322a:	4620      	mov	r0, r4
 800322c:	4629      	mov	r1, r5
 800322e:	f7fd f987 	bl	8000540 <__aeabi_dmul>
 8003232:	4682      	mov	sl, r0
 8003234:	468b      	mov	fp, r1
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	4620      	mov	r0, r4
 800323c:	4629      	mov	r1, r5
 800323e:	f7fd f97f 	bl	8000540 <__aeabi_dmul>
 8003242:	a342      	add	r3, pc, #264	@ (adr r3, 800334c <__kernel_sin+0x14c>)
 8003244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003248:	e9cd 0100 	strd	r0, r1, [sp]
 800324c:	4650      	mov	r0, sl
 800324e:	4659      	mov	r1, fp
 8003250:	f7fd f976 	bl	8000540 <__aeabi_dmul>
 8003254:	a33f      	add	r3, pc, #252	@ (adr r3, 8003354 <__kernel_sin+0x154>)
 8003256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325a:	f7fc ffb9 	bl	80001d0 <__aeabi_dsub>
 800325e:	4652      	mov	r2, sl
 8003260:	465b      	mov	r3, fp
 8003262:	f7fd f96d 	bl	8000540 <__aeabi_dmul>
 8003266:	a33d      	add	r3, pc, #244	@ (adr r3, 800335c <__kernel_sin+0x15c>)
 8003268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326c:	f7fc ffb2 	bl	80001d4 <__adddf3>
 8003270:	4652      	mov	r2, sl
 8003272:	465b      	mov	r3, fp
 8003274:	f7fd f964 	bl	8000540 <__aeabi_dmul>
 8003278:	a33a      	add	r3, pc, #232	@ (adr r3, 8003364 <__kernel_sin+0x164>)
 800327a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327e:	f7fc ffa7 	bl	80001d0 <__aeabi_dsub>
 8003282:	4652      	mov	r2, sl
 8003284:	465b      	mov	r3, fp
 8003286:	f7fd f95b 	bl	8000540 <__aeabi_dmul>
 800328a:	a338      	add	r3, pc, #224	@ (adr r3, 800336c <__kernel_sin+0x16c>)
 800328c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003290:	f7fc ffa0 	bl	80001d4 <__adddf3>
 8003294:	4606      	mov	r6, r0
 8003296:	460f      	mov	r7, r1
 8003298:	f1b8 0f00 	cmp.w	r8, #0
 800329c:	d11b      	bne.n	80032d6 <__kernel_sin+0xd6>
 800329e:	4602      	mov	r2, r0
 80032a0:	460b      	mov	r3, r1
 80032a2:	4650      	mov	r0, sl
 80032a4:	4659      	mov	r1, fp
 80032a6:	f7fd f94b 	bl	8000540 <__aeabi_dmul>
 80032aa:	a325      	add	r3, pc, #148	@ (adr r3, 8003340 <__kernel_sin+0x140>)
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	f7fc ff8e 	bl	80001d0 <__aeabi_dsub>
 80032b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80032b8:	f7fd f942 	bl	8000540 <__aeabi_dmul>
 80032bc:	4602      	mov	r2, r0
 80032be:	460b      	mov	r3, r1
 80032c0:	4620      	mov	r0, r4
 80032c2:	4629      	mov	r1, r5
 80032c4:	f7fc ff86 	bl	80001d4 <__adddf3>
 80032c8:	4604      	mov	r4, r0
 80032ca:	460d      	mov	r5, r1
 80032cc:	ec45 4b10 	vmov	d0, r4, r5
 80032d0:	b005      	add	sp, #20
 80032d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032da:	4b1b      	ldr	r3, [pc, #108]	@ (8003348 <__kernel_sin+0x148>)
 80032dc:	2200      	movs	r2, #0
 80032de:	f7fd f92f 	bl	8000540 <__aeabi_dmul>
 80032e2:	4632      	mov	r2, r6
 80032e4:	4680      	mov	r8, r0
 80032e6:	4689      	mov	r9, r1
 80032e8:	463b      	mov	r3, r7
 80032ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80032ee:	f7fd f927 	bl	8000540 <__aeabi_dmul>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	4640      	mov	r0, r8
 80032f8:	4649      	mov	r1, r9
 80032fa:	f7fc ff69 	bl	80001d0 <__aeabi_dsub>
 80032fe:	4652      	mov	r2, sl
 8003300:	465b      	mov	r3, fp
 8003302:	f7fd f91d 	bl	8000540 <__aeabi_dmul>
 8003306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800330a:	f7fc ff61 	bl	80001d0 <__aeabi_dsub>
 800330e:	a30c      	add	r3, pc, #48	@ (adr r3, 8003340 <__kernel_sin+0x140>)
 8003310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003314:	4606      	mov	r6, r0
 8003316:	460f      	mov	r7, r1
 8003318:	e9dd 0100 	ldrd	r0, r1, [sp]
 800331c:	f7fd f910 	bl	8000540 <__aeabi_dmul>
 8003320:	4602      	mov	r2, r0
 8003322:	460b      	mov	r3, r1
 8003324:	4630      	mov	r0, r6
 8003326:	4639      	mov	r1, r7
 8003328:	f7fc ff54 	bl	80001d4 <__adddf3>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4620      	mov	r0, r4
 8003332:	4629      	mov	r1, r5
 8003334:	f7fc ff4c 	bl	80001d0 <__aeabi_dsub>
 8003338:	e7c6      	b.n	80032c8 <__kernel_sin+0xc8>
 800333a:	bf00      	nop
 800333c:	f3af 8000 	nop.w
 8003340:	55555549 	.word	0x55555549
 8003344:	3fc55555 	.word	0x3fc55555
 8003348:	3fe00000 	.word	0x3fe00000
 800334c:	5acfd57c 	.word	0x5acfd57c
 8003350:	3de5d93a 	.word	0x3de5d93a
 8003354:	8a2b9ceb 	.word	0x8a2b9ceb
 8003358:	3e5ae5e6 	.word	0x3e5ae5e6
 800335c:	57b1fe7d 	.word	0x57b1fe7d
 8003360:	3ec71de3 	.word	0x3ec71de3
 8003364:	19c161d5 	.word	0x19c161d5
 8003368:	3f2a01a0 	.word	0x3f2a01a0
 800336c:	1110f8a6 	.word	0x1110f8a6
 8003370:	3f811111 	.word	0x3f811111

08003374 <fabs>:
 8003374:	ec51 0b10 	vmov	r0, r1, d0
 8003378:	4602      	mov	r2, r0
 800337a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800337e:	ec43 2b10 	vmov	d0, r2, r3
 8003382:	4770      	bx	lr
 8003384:	0000      	movs	r0, r0
	...

08003388 <scalbn>:
 8003388:	b570      	push	{r4, r5, r6, lr}
 800338a:	ec55 4b10 	vmov	r4, r5, d0
 800338e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8003392:	4606      	mov	r6, r0
 8003394:	462b      	mov	r3, r5
 8003396:	b991      	cbnz	r1, 80033be <scalbn+0x36>
 8003398:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800339c:	4323      	orrs	r3, r4
 800339e:	d03b      	beq.n	8003418 <scalbn+0x90>
 80033a0:	4b33      	ldr	r3, [pc, #204]	@ (8003470 <scalbn+0xe8>)
 80033a2:	4620      	mov	r0, r4
 80033a4:	4629      	mov	r1, r5
 80033a6:	2200      	movs	r2, #0
 80033a8:	f7fd f8ca 	bl	8000540 <__aeabi_dmul>
 80033ac:	4b31      	ldr	r3, [pc, #196]	@ (8003474 <scalbn+0xec>)
 80033ae:	429e      	cmp	r6, r3
 80033b0:	4604      	mov	r4, r0
 80033b2:	460d      	mov	r5, r1
 80033b4:	da0f      	bge.n	80033d6 <scalbn+0x4e>
 80033b6:	a326      	add	r3, pc, #152	@ (adr r3, 8003450 <scalbn+0xc8>)
 80033b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033bc:	e01e      	b.n	80033fc <scalbn+0x74>
 80033be:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80033c2:	4291      	cmp	r1, r2
 80033c4:	d10b      	bne.n	80033de <scalbn+0x56>
 80033c6:	4622      	mov	r2, r4
 80033c8:	4620      	mov	r0, r4
 80033ca:	4629      	mov	r1, r5
 80033cc:	f7fc ff02 	bl	80001d4 <__adddf3>
 80033d0:	4604      	mov	r4, r0
 80033d2:	460d      	mov	r5, r1
 80033d4:	e020      	b.n	8003418 <scalbn+0x90>
 80033d6:	460b      	mov	r3, r1
 80033d8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80033dc:	3936      	subs	r1, #54	@ 0x36
 80033de:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80033e2:	4296      	cmp	r6, r2
 80033e4:	dd0d      	ble.n	8003402 <scalbn+0x7a>
 80033e6:	2d00      	cmp	r5, #0
 80033e8:	a11b      	add	r1, pc, #108	@ (adr r1, 8003458 <scalbn+0xd0>)
 80033ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80033ee:	da02      	bge.n	80033f6 <scalbn+0x6e>
 80033f0:	a11b      	add	r1, pc, #108	@ (adr r1, 8003460 <scalbn+0xd8>)
 80033f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80033f6:	a318      	add	r3, pc, #96	@ (adr r3, 8003458 <scalbn+0xd0>)
 80033f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fc:	f7fd f8a0 	bl	8000540 <__aeabi_dmul>
 8003400:	e7e6      	b.n	80033d0 <scalbn+0x48>
 8003402:	1872      	adds	r2, r6, r1
 8003404:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8003408:	428a      	cmp	r2, r1
 800340a:	dcec      	bgt.n	80033e6 <scalbn+0x5e>
 800340c:	2a00      	cmp	r2, #0
 800340e:	dd06      	ble.n	800341e <scalbn+0x96>
 8003410:	f36f 531e 	bfc	r3, #20, #11
 8003414:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003418:	ec45 4b10 	vmov	d0, r4, r5
 800341c:	bd70      	pop	{r4, r5, r6, pc}
 800341e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003422:	da08      	bge.n	8003436 <scalbn+0xae>
 8003424:	2d00      	cmp	r5, #0
 8003426:	a10a      	add	r1, pc, #40	@ (adr r1, 8003450 <scalbn+0xc8>)
 8003428:	e9d1 0100 	ldrd	r0, r1, [r1]
 800342c:	dac3      	bge.n	80033b6 <scalbn+0x2e>
 800342e:	a10e      	add	r1, pc, #56	@ (adr r1, 8003468 <scalbn+0xe0>)
 8003430:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003434:	e7bf      	b.n	80033b6 <scalbn+0x2e>
 8003436:	3236      	adds	r2, #54	@ 0x36
 8003438:	f36f 531e 	bfc	r3, #20, #11
 800343c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003440:	4620      	mov	r0, r4
 8003442:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <scalbn+0xf0>)
 8003444:	4629      	mov	r1, r5
 8003446:	2200      	movs	r2, #0
 8003448:	e7d8      	b.n	80033fc <scalbn+0x74>
 800344a:	bf00      	nop
 800344c:	f3af 8000 	nop.w
 8003450:	c2f8f359 	.word	0xc2f8f359
 8003454:	01a56e1f 	.word	0x01a56e1f
 8003458:	8800759c 	.word	0x8800759c
 800345c:	7e37e43c 	.word	0x7e37e43c
 8003460:	8800759c 	.word	0x8800759c
 8003464:	fe37e43c 	.word	0xfe37e43c
 8003468:	c2f8f359 	.word	0xc2f8f359
 800346c:	81a56e1f 	.word	0x81a56e1f
 8003470:	43500000 	.word	0x43500000
 8003474:	ffff3cb0 	.word	0xffff3cb0
 8003478:	3c900000 	.word	0x3c900000
 800347c:	00000000 	.word	0x00000000

08003480 <floor>:
 8003480:	ec51 0b10 	vmov	r0, r1, d0
 8003484:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800348c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8003490:	2e13      	cmp	r6, #19
 8003492:	460c      	mov	r4, r1
 8003494:	4605      	mov	r5, r0
 8003496:	4680      	mov	r8, r0
 8003498:	dc34      	bgt.n	8003504 <floor+0x84>
 800349a:	2e00      	cmp	r6, #0
 800349c:	da17      	bge.n	80034ce <floor+0x4e>
 800349e:	a332      	add	r3, pc, #200	@ (adr r3, 8003568 <floor+0xe8>)
 80034a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a4:	f7fc fe96 	bl	80001d4 <__adddf3>
 80034a8:	2200      	movs	r2, #0
 80034aa:	2300      	movs	r3, #0
 80034ac:	f7fd fad8 	bl	8000a60 <__aeabi_dcmpgt>
 80034b0:	b150      	cbz	r0, 80034c8 <floor+0x48>
 80034b2:	2c00      	cmp	r4, #0
 80034b4:	da55      	bge.n	8003562 <floor+0xe2>
 80034b6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80034ba:	432c      	orrs	r4, r5
 80034bc:	2500      	movs	r5, #0
 80034be:	42ac      	cmp	r4, r5
 80034c0:	4c2b      	ldr	r4, [pc, #172]	@ (8003570 <floor+0xf0>)
 80034c2:	bf08      	it	eq
 80034c4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80034c8:	4621      	mov	r1, r4
 80034ca:	4628      	mov	r0, r5
 80034cc:	e023      	b.n	8003516 <floor+0x96>
 80034ce:	4f29      	ldr	r7, [pc, #164]	@ (8003574 <floor+0xf4>)
 80034d0:	4137      	asrs	r7, r6
 80034d2:	ea01 0307 	and.w	r3, r1, r7
 80034d6:	4303      	orrs	r3, r0
 80034d8:	d01d      	beq.n	8003516 <floor+0x96>
 80034da:	a323      	add	r3, pc, #140	@ (adr r3, 8003568 <floor+0xe8>)
 80034dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e0:	f7fc fe78 	bl	80001d4 <__adddf3>
 80034e4:	2200      	movs	r2, #0
 80034e6:	2300      	movs	r3, #0
 80034e8:	f7fd faba 	bl	8000a60 <__aeabi_dcmpgt>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	d0eb      	beq.n	80034c8 <floor+0x48>
 80034f0:	2c00      	cmp	r4, #0
 80034f2:	bfbe      	ittt	lt
 80034f4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80034f8:	4133      	asrlt	r3, r6
 80034fa:	18e4      	addlt	r4, r4, r3
 80034fc:	ea24 0407 	bic.w	r4, r4, r7
 8003500:	2500      	movs	r5, #0
 8003502:	e7e1      	b.n	80034c8 <floor+0x48>
 8003504:	2e33      	cmp	r6, #51	@ 0x33
 8003506:	dd0a      	ble.n	800351e <floor+0x9e>
 8003508:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800350c:	d103      	bne.n	8003516 <floor+0x96>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	f7fc fe5f 	bl	80001d4 <__adddf3>
 8003516:	ec41 0b10 	vmov	d0, r0, r1
 800351a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800351e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8003522:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003526:	40df      	lsrs	r7, r3
 8003528:	4207      	tst	r7, r0
 800352a:	d0f4      	beq.n	8003516 <floor+0x96>
 800352c:	a30e      	add	r3, pc, #56	@ (adr r3, 8003568 <floor+0xe8>)
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	f7fc fe4f 	bl	80001d4 <__adddf3>
 8003536:	2200      	movs	r2, #0
 8003538:	2300      	movs	r3, #0
 800353a:	f7fd fa91 	bl	8000a60 <__aeabi_dcmpgt>
 800353e:	2800      	cmp	r0, #0
 8003540:	d0c2      	beq.n	80034c8 <floor+0x48>
 8003542:	2c00      	cmp	r4, #0
 8003544:	da0a      	bge.n	800355c <floor+0xdc>
 8003546:	2e14      	cmp	r6, #20
 8003548:	d101      	bne.n	800354e <floor+0xce>
 800354a:	3401      	adds	r4, #1
 800354c:	e006      	b.n	800355c <floor+0xdc>
 800354e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8003552:	2301      	movs	r3, #1
 8003554:	40b3      	lsls	r3, r6
 8003556:	441d      	add	r5, r3
 8003558:	4545      	cmp	r5, r8
 800355a:	d3f6      	bcc.n	800354a <floor+0xca>
 800355c:	ea25 0507 	bic.w	r5, r5, r7
 8003560:	e7b2      	b.n	80034c8 <floor+0x48>
 8003562:	2500      	movs	r5, #0
 8003564:	462c      	mov	r4, r5
 8003566:	e7af      	b.n	80034c8 <floor+0x48>
 8003568:	8800759c 	.word	0x8800759c
 800356c:	7e37e43c 	.word	0x7e37e43c
 8003570:	bff00000 	.word	0xbff00000
 8003574:	000fffff 	.word	0x000fffff

08003578 <_init>:
 8003578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357a:	bf00      	nop
 800357c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800357e:	bc08      	pop	{r3}
 8003580:	469e      	mov	lr, r3
 8003582:	4770      	bx	lr

08003584 <_fini>:
 8003584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003586:	bf00      	nop
 8003588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358a:	bc08      	pop	{r3}
 800358c:	469e      	mov	lr, r3
 800358e:	4770      	bx	lr
