INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wgzesg/Desktop/finalProject/EE2026/SoundDisplay.srcs/sim_1/new/readtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module readtest
