
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/h264ref_351B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 3499507 heartbeat IPC: 2.85755 cumulative IPC: 2.85755 (Simulation time: 0 hr 0 min 46 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3499507 (Simulation time: 0 hr 0 min 46 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 12277621 heartbeat IPC: 1.1392 cumulative IPC: 1.1392 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18630614 heartbeat IPC: 1.57406 cumulative IPC: 1.32178 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 24739304 heartbeat IPC: 1.63701 cumulative IPC: 1.41244 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 31331779 heartbeat IPC: 1.51688 cumulative IPC: 1.43718 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 39061935 heartbeat IPC: 1.29364 cumulative IPC: 1.40598 (Simulation time: 0 hr 4 min 51 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45128095 heartbeat IPC: 1.64849 cumulative IPC: 1.44132 (Simulation time: 0 hr 5 min 52 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 51047078 heartbeat IPC: 1.68948 cumulative IPC: 1.47221 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 57763740 heartbeat IPC: 1.48883 cumulative IPC: 1.47427 (Simulation time: 0 hr 7 min 32 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 65169429 heartbeat IPC: 1.35031 cumulative IPC: 1.45938 (Simulation time: 0 hr 8 min 18 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 71227432 heartbeat IPC: 1.65071 cumulative IPC: 1.4765 (Simulation time: 0 hr 9 min 17 sec) 
Finished CPU 0 instructions: 100000003 cycles: 67727926 cumulative IPC: 1.4765 (Simulation time: 0 hr 9 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.4765 instructions: 100000003 cycles: 67727926
cpu0_DTLB TOTAL     ACCESS:   22000891  HIT:   21965001  MISS:      35890
cpu0_DTLB LOAD      ACCESS:   18624185  HIT:   18591402  MISS:      32783
cpu0_DTLB RFO       ACCESS:    3376706  HIT:    3373599  MISS:       3107
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.2164 cycles
cpu0_ITLB TOTAL     ACCESS:    6613892  HIT:    6613432  MISS:        460
cpu0_ITLB LOAD      ACCESS:    6613892  HIT:    6613432  MISS:        460
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 25.863 cycles
cpu0_L1I TOTAL     ACCESS:    4924957  HIT:    4899543  MISS:      25414
cpu0_L1I LOAD      ACCESS:    4924957  HIT:    4899543  MISS:      25414
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 37.2125 cycles
cpu0_STLB TOTAL     ACCESS:      36350  HIT:      35218  MISS:       1132
cpu0_STLB LOAD      ACCESS:      33243  HIT:      32343  MISS:        900
cpu0_STLB RFO       ACCESS:       3107  HIT:       2875  MISS:        232
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 108.004 cycles
cpu0_L1D TOTAL     ACCESS:   23789823  HIT:   23475490  MISS:     314333
cpu0_L1D LOAD      ACCESS:   17654617  HIT:   17427728  MISS:     226889
cpu0_L1D RFO       ACCESS:    6134110  HIT:    6046908  MISS:      87202
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1096  HIT:        854  MISS:        242
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 64.9912 cycles
cpu0_L2C TOTAL     ACCESS:     428273  HIT:     237314  MISS:     190959
cpu0_L2C LOAD      ACCESS:     252303  HIT:     142294  MISS:     110009
cpu0_L2C RFO       ACCESS:      87202  HIT:       6443  MISS:      80759
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      88526  HIT:      88367  MISS:        159
cpu0_L2C TRANSLATION ACCESS:        242  HIT:        210  MISS:         32
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 92.2895 cycles
LLC TOTAL     ACCESS:     266260  HIT:     182514  MISS:      83746
LLC LOAD      ACCESS:     110009  HIT:      63106  MISS:      46903
LLC RFO       ACCESS:      80759  HIT:      53153  MISS:      27606
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      75460  HIT:      66229  MISS:       9231
LLC TRANSLATION ACCESS:         32  HIT:         26  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162.591 cycles
Insertion Distribution: 
	LOAD 0 0 36509 23344 
	RFO 0 0 23405 10272 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 9231 
	 0 0 17 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      28989  ROW_BUFFER_MISS:      45515
 DBUS AVG_CONGESTED_CYCLE:     3.8843
 WQ ROW_BUFFER_HIT:       2938  ROW_BUFFER_MISS:      18769  FULL:         38


CPU 0 Branch Prediction Accuracy: 92.8368% MPKI: 5.81059 Average ROB Occupancy at Mispredict: 122.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0.00314
BRANCH_CONDITIONAL: 5.80098
BRANCH_DIRECT_CALL: 0.00111
BRANCH_INDIRECT_CALL: 0.00157
BRANCH_RETURN: 0.00207

