
:set impdef "0 or 1" = '0'
:set impdef "FPEXC.EN value when TGE==1 and RW==0" = '0'
:set impdef "reset vector address" = Zeros(32)
:set impdef "Condition valid for trapped T32" = TRUE
:set impdef "Has 128-bit form of PMULL instructions" = TRUE
:set impdef "Has AArch32 BFloat16 extension" = TRUE
:set impdef "Has AArch32 Int8 Mat Mul extension" = TRUE
:set impdef "Has AArch64 BFloat16 extension" = TRUE
:set impdef "Has AArch64 DGH extension" = TRUE
:set impdef "Has AArch64 Int8 Mat Mul extension" = TRUE
:set impdef "Has AES Crypto instructions" = TRUE
:set impdef "Has DoPD extension" = TRUE
:set impdef "Has Dot Product extension" = TRUE
:set impdef "Has FPAC Combined functionality" = TRUE
:set impdef "Has FPAC functionality" = TRUE
:set impdef "Has Implicit Error Synchronization Barrier" = TRUE
:set impdef "Has MPAM extension" = TRUE
:set impdef "Has MTE extension" = FALSE
:set impdef "Has Nested Virtualization" = TRUE
:set impdef "Has RAS extension" = TRUE
:set impdef "Has RNG extension" = TRUE
:set impdef "Has SB extension" = TRUE
:set impdef "Has SHA1 Crypto instructions" = TRUE
:set impdef "Has SHA256 Crypto instructions" = TRUE
:set impdef "Has SHA3 Crypto instructions" = TRUE
:set impdef "Has SHA512 Crypto instructions" = TRUE
:set impdef "Has SM3 Crypto instructions" = TRUE
:set impdef "Has SM4 Crypto instructions" = TRUE
:set impdef "Has SSBS extension" = TRUE
:set impdef "Has Small Page Table extension" = TRUE
:set impdef "Has Trace Architecture functionality" = TRUE
:set impdef "Has accumulate FP16 product into FP32 extension" = TRUE
:set impdef "Has enhanced MPAM extension" = TRUE
:set impdef "Has enhanced PAC 2 functionality" = TRUE
:set impdef "Has enhanced PAC functionality"  = TRUE
:set impdef "Has large 52-bit PA/IPA support" = TRUE
:set impdef "Has large 52-bit VA support" = TRUE
:set impdef "Has support for Enhanced Nested Virtualization" = TRUE
:set impdef "Have CRC extension" = TRUE
:set impdef "Have SVE FP32 Matrix Multiply extension" = TRUE
:set impdef "Have SVE FP64 Matrix Multiply extension" = TRUE
:set impdef "Have SVE ISA" = TRUE
:set impdef "OS Double Lock is implemented" = TRUE
:set impdef "Report I-cache maintenance fault in IFSR" = TRUE
:set impdef "Secure-only implementation" = TRUE
:set impdef "Secure-only implementation" = TRUE
:set impdef "Translation fault on misprogrammed contiguous bit" = TRUE
:set impdef "vector instructions set TFV to 1" = TRUE
:set impdef "Maximum Physical Address Size" = 52
:set impdef "Maximum Virtual Address Size"  = 56
:set impdef "Reserved Intermediate Physical Address size value" = 52

__TakeColdReset();

:elf tests/test_O2.elf
_PC  = 0x400168[63:0];
SP[] = 0x100000[63:0];

:set -trace:instr
:set -trace:fun
:set -trace:prim
:set -trace:write

:run

