{"vcs1":{"timestamp_begin":1700245963.083683759, "rt":8.95, "ut":7.98, "st":0.52}}
{"vcselab":{"timestamp_begin":1700245972.101721721, "rt":1.32, "ut":0.35, "st":0.18}}
{"link":{"timestamp_begin":1700245973.478355821, "rt":0.45, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700245962.541481440}
{"VCS_COMP_START_TIME": 1700245962.541481440}
{"VCS_COMP_END_TIME": 1700245976.004636880}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370180}}
{"stitch_vcselab": {"peak_mem": 240016}}
