<?xml version="1.0" encoding="utf-8"?>
<!-- File naming: <vendor>_<part/series name>.svd -->
<!--
  Copyright (C) 2012 ARM Limited. All rights reserved.

  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
		   for demonstration purposes only.
 -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
  <vendor>Renesas Electronics Corporation</vendor>
  <!-- device vendor name -->
  <vendorID>RENESAS</vendorID>
  <!-- device vendor short name -->
  <name>RIN32M4_CL2</name>
  <!-- name of part-->
  <series>RIN32M4</series>
  <!-- device series the device belongs to -->
  <version>0.1</version>
  <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M4F Microcontroller based device, CPU clock up to 100MHz, etc. </description>
  <licenseText>
    <!-- this license text will appear in header file. \n force line breaks -->
    Copyright (C) 2014-2015 Renesas Electronics Corporation\n
    \n
    This is a sample program.\n
    Renesas Electronics assumes no responsibility for any losses incurred.\n
  </licenseText>
  <cpu>
    <!-- details about the cpu embedded in the device -->
    <name>CM4</name>
    <revision>r0p1</revision>
    <endian>little</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>true</fpuPresent>
    <nvicPrioBits>4</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <headerSystemFilename>system_RIN32M4</headerSystemFilename>
  <headerDefinitionsPrefix>RIN_</headerDefinitionsPrefix>
  <addressUnitBits>8</addressUnitBits>
  <!-- byte addressable memory -->
  <width>32</width>
  <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>
  <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>
  <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>
  <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>
  <!-- by default all 32Bits of the registers are used -->
  <peripherals>
    <!--
      ===================================
       Timer0
      ===================================
    -->
    <peripheral>
      <name>TAUJ2</name>
      <version>1.0</version>
      <description>Timer array unit(TAUJ2)</description>
      <groupName>Timer0</groupName>
      <baseAddress>0x40000000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>TAUJ2I0</name>
        <description>TAUJ2 channel 0 interrupt</description>
        <value>0</value>
      </interrupt>
      <interrupt>
        <name>TAUJ2I1</name>
        <description>TAUJ2 channel 1 interrupt</description>
        <value>1</value>
      </interrupt>
      <interrupt>
        <name>TAUJ2I2</name>
        <description>TAUJ2 channel 2 interrupt</description>
        <value>2</value>
      </interrupt>
      <interrupt>
        <name>TAUJ2I3</name>
        <description>TAUJ2 channel 3 interrupt</description>
        <value>3</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- TAUJ2CDRm : channel data register m -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TAUJ2CDR%s</name>
          <description>channel data register m</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TAUJ2CNTm : channel counter register m -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TAUJ2CNT%s</name>
          <description>channel counter register m</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TAUJ2CMURm : channel mode user register m -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TAUJ2CMUR%s</name>
          <description>channel mode user register m</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2CSRm : channel status register m -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TAUJ2CSR%s</name>
          <description>channel status register m</description>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2CSCm : channel status clear trigger register m -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TAUJ2CSC%s</name>
          <description>channel status clear trigger register m</description>
          <addressOffset>0x40</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TE : channel enable status register -->
        <register>
          <name>TAUJ2TE</name>
          <description>channel enable status register</description>
          <addressOffset>0x50</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TS : channel start trigger register -->
        <register>
          <name>TAUJ2TS</name>
          <description>channel start trigger register</description>
          <addressOffset>0x54</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TT : channel stop trigger register -->
        <register>
          <name>TAUJ2TT</name>
          <description>channel stop trigger register</description>
          <addressOffset>0x58</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TO : channel output register -->
        <register>
          <name>TAUJ2TO</name>
          <description>channel output register</description>
          <addressOffset>0x5C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TOE : channel output enable register -->
        <register>
          <name>TAUJ2TOE</name>
          <description>channel output enable register</description>
          <addressOffset>0x60</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TOL : channel output active level register -->
        <register>
          <name>TAUJ2TOL</name>
          <description>channel output active level register</description>
          <addressOffset>0x64</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2RDT : channel reload data trigger register -->
        <register>
          <name>TAUJ2RDT</name>
          <description>channel reload data trigger register</description>
          <addressOffset>0x68</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2RSF : channel reload status register -->
        <register>
          <name>TAUJ2RSF</name>
          <description>channel reload status register</description>
          <addressOffset>0x6C</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2CMORm : channel mode OS register m -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TAUJ2CMOR%s</name>
          <description>channel mode OS register m</description>
          <addressOffset>0x80</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUJ2TPS : prescaler clock select register -->
        <register>
          <name>TAUJ2TPS</name>
          <description>prescaler clock select register</description>
          <addressOffset>0x90</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUJ2BRS : prescaler baud rate setting register -->
        <register>
          <name>TAUJ2BRS</name>
          <description>prescaler baud rate setting register</description>
          <addressOffset>0x94</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TOM : channel output mode register -->
        <register>
          <name>TAUJ2TOM</name>
          <description>channel output mode register</description>
          <addressOffset>0x98</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2TOC : channel output configuration register -->
        <register>
          <name>TAUJ2TOC</name>
          <description>channel output configuration register</description>
          <addressOffset>0x9C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2RDE : channel reload data enable register -->
        <register>
          <name>TAUJ2RDE</name>
          <description>channel reload data enable register</description>
          <addressOffset>0xA0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUJ2RDM : channel reload data mode register -->
        <register>
          <name>TAUJ2RDM</name>
          <description>channel reload data mode register</description>
          <addressOffset>0xA4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       CSI
      ===================================
    -->
    <!--
      *************************
       CSI 0
      *************************
    -->
    <peripheral>
      <name>CSI0</name>
      <version>1.0</version>
      <description>CSI</description>
      <groupName>CSI</groupName>
      <baseAddress>0x40000100</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>CSIH0IC</name>
        <description>CSIH0 communication status interrupt</description>
        <value>8</value>
      </interrupt>
      <interrupt>
        <name>CSIH0IR</name>
        <description>CSIH0 reception status interrupt</description>
        <value>9</value>
      </interrupt>
      <interrupt>
        <name>CSIH0IJC</name>
        <description>CSIH0 job completion interrupt</description>
        <value>10</value>
      </interrupt>
      <interrupt>
        <name>CSIH0IRE</name>
        <description>CSIH0 communication error interrupt</description>
        <value>84</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- CSIHnCTL0 : Control register 0 -->
        <register>
          <name>CSIHnCTL0</name>
          <description>Control register 0</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnSTR0 : Status register 0 -->
        <register>
          <name>CSIHnSTR0</name>
          <description>Status register 0</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnSTCR0 : Status clear register 0 -->
        <register>
          <name>CSIHnSTCR0</name>
          <description>Status clear register 0</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnCTL1 : Control register 1 -->
        <register>
          <name>CSIHnCTL1</name>
          <description>Control register 1</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnCTL2 : Control register 2 -->
        <register>
          <name>CSIHnCTL2</name>
          <description>Control register 2</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000E000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnMCTL0 : Memory control register 0 -->
        <register>
          <name>CSIHnMCTL0</name>
          <description>Memory control register 0</description>
          <addressOffset>0xC0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000001F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnMCTL1 : Memory control register 1 -->
        <register>
          <name>CSIHnMCTL1</name>
          <description>Memory control register 1</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnMCTL2 : Memory control register 2 -->
        <register>
          <name>CSIHnMCTL2</name>
          <description>Memory control register 2</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnTX0W : Transmit data register 0 for word access -->
        <register>
          <name>CSIHnTX0W</name>
          <description>Transmit data register 0 for word access</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue--> <!-- 0xXXXXXXXX throws error. There is no ignore value available -->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnTX0H : Transmit data register 0 for half word access -->
        <register>
          <name>CSIHnTX0H</name>
          <description>Transmit data register 0 for half word access</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnRX0W : Receive data register 0 for word access -->
        <register>
          <name>CSIHnRX0W</name>
          <description>Receive data register 0 for word access</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnRX0H : Receive data register 0 for half word access -->
        <register>
          <name>CSIHnRX0H</name>
          <description>Receive data register 0 for half word access</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnMRWP0 : Memory read/write pointerregister 0 -->
        <register>
          <name>CSIHnMRWP0</name>
          <description>Memory read/write pointerregister 0</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnCFG0 : Configuration register 0 -->
        <register>
          <name>CSIHnCFG0</name>
          <description>Configuration register 0</description>
          <addressOffset>0xC4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CSIHnCFG1 : Configuration register 1 -->
        <register>
          <name>CSIHnCFG1</name>
          <description>Configuration register 1</description>
          <addressOffset>0xC8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       CSI 1
      *************************
    -->
    <peripheral derivedFrom="CSI0">
      <name>CSI1</name>
      <baseAddress>0x40000200</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>CSIH1IC</name>
        <description>CSIH1 communication status interrupt</description>
        <value>11</value>
      </interrupt>
      <interrupt>
        <name>CSIH1IR</name>
        <description>CSIH1 reception status interrupt</description>
        <value>12</value>
      </interrupt>
      <interrupt>
        <name>CSIH1IJC</name>
        <description>CSIH1 job completion interrupt</description>
        <value>13</value>
      </interrupt>
      <interrupt>
        <name>CSIH1IRE</name>
        <description>CSIH1 communication error interrupt</description>
        <value>85</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      ===================================
       UART
      ===================================
    -->
    <!--
      *************************
       UART 0
      *************************
    -->
    <peripheral>
      <name>UART0</name>
      <version>1.0</version>
      <description>UART</description>
      <groupName>UART</groupName>
      <baseAddress>0x40000300</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>UAJ0TIT</name>
        <description>UARTJ0 transmission interrupt</description>
        <value>4</value>
      </interrupt>
      <interrupt>
        <name>UAJ0TIR</name>
        <description>UARTJ0 reception interrupt</description>
        <value>5</value>
      </interrupt>
      <interrupt>
        <name>UAJ0TIS</name>
        <description>UARTJ0 status interrupt</description>
        <value>82</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- URTJnCTL0 : Control Register 0 -->
        <register>
          <name>URTJnCTL0</name>
          <description>Control Register 0</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnTRG : Triger Register -->
        <register>
          <name>URTJnTRG</name>
          <description>Triger Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnSTR0 : Status Register 0 -->
        <register>
          <name>URTJnSTR0</name>
          <description>Status Register 0</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnSTR1 : Status Register 1 -->
        <register>
          <name>URTJnSTR1</name>
          <description>Status Register 1</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnSTC : Status Clear Register -->
        <register>
          <name>URTJnSTC</name>
          <description>Status Clear Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnCTL1 : Control Register 1 -->
        <register>
          <name>URTJnCTL1</name>
          <description>Control Register 1</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00005002</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnCTL2 : Control Register 2 -->
        <register>
          <name>URTJnCTL2</name>
          <description>Control Register 2</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000EFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnFCTL0 : FIFO Control Register 0 -->
        <register>
          <name>URTJnFCTL0</name>
          <description>FIFO Control Register 0</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000F00</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnFSTR0 : FIFO Status Register 0 -->
        <register>
          <name>URTJnFSTR0</name>
          <description>FIFO Status Register 0</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnFSTR1 : FIFO Status Register 1 -->
        <register>
          <name>URTJnFSTR1</name>
          <description>FIFO Status Register 1</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000005</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnFSTC : FIFO Status Clear Register -->
        <register>
          <name>URTJnFSTC</name>
          <description>FIFO Status Clear Register</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnFRX : FIFO Recieve Data Register -->
        <register>
          <name>URTJnFRX</name>
          <description>FIFO Recieve Data Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- URTJnFTX : FIFO Transmit Data Register -->
        <register>
          <name>URTJnFTX</name>
          <description>FIFO Transmit Data Register</description>
          <addressOffset>0x94</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- URTJnFCTL1 : FIFO Control Register 1 -->
        <register>
          <name>URTJnFCTL1</name>
          <description>FIFO Control Register 1</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       UART 1
      *************************
    -->
    <peripheral derivedFrom="UART0">
      <name>UART1</name>
      <baseAddress>0x40000400</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>UAJ1TIT</name>
        <description>UARTJ1 transmission interrupt</description>
        <value>6</value>
      </interrupt>
      <interrupt>
        <name>UAJ1TIR</name>
        <description>UARTJ1 reception interrupt</description>
        <value>7</value>
      </interrupt>
      <interrupt>
        <name>UAJ1TIS</name>
        <description>UARTJ1 status interrupt</description>
        <value>83</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      ===================================
       IIC
      ===================================
    -->
    <!--
      *************************
       IIC 0
      *************************
    -->
    <peripheral>
      <name>IIC0</name>
      <version>1.0</version>
      <description>IIC</description>
      <groupName>IIC</groupName>
      <baseAddress>0x40000500</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>IICB0TIA</name>
        <description>IICB0 data transmission/reception interrupt</description>
        <value>14</value>
      </interrupt>
      <interrupt>
        <name>IICB0TIS</name>
        <description>IICB0 status interrupt</description>
        <value>78</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- IICBnDAT : Data register -->
        <register>
          <name>IICBnDAT</name>
          <description>Data register</description>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnSVA : Slave address register -->
        <register>
          <name>IICBnSVA</name>
          <description>Slave address register</description>
          <addressOffset>0x04</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnCTL0 : Control Register 0 -->
        <register>
          <name>IICBnCTL0</name>
          <description>Control Register 0</description>
          <addressOffset>0x08</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnTRG : Trigger register -->
        <register>
          <name>IICBnTRG</name>
          <description>Trigger register</description>
          <addressOffset>0x0C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnSTR0 : Status Register 0 -->
        <register>
          <name>IICBnSTR0</name>
          <description>Status Register 0</description>
          <addressOffset>0x10</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- IICBnSTR1 : Status Register 1 -->
        <register>
          <name>IICBnSTR1</name>
          <description>Status Register 1</description>
          <addressOffset>0x14</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnSTRC : Status clear register -->
        <register>
          <name>IICBnSTRC</name>
          <description>Status clear register</description>
          <addressOffset>0x18</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnCTL1 : Control Register 1 -->
        <register>
          <name>IICBnCTL1</name>
          <description>Control Register 1</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- IICBnWL : Low level width setting register -->
        <register>
          <name>IICBnWL</name>
          <description>Low level width setting register</description>
          <addressOffset>0x24</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x03FF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- IICBnWH : High level width setting register -->
        <register>
          <name>IICBnWH</name>
          <description>High level width setting register</description>
          <addressOffset>0x28</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x03FF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       IIC 1
      *************************
    -->
    <peripheral derivedFrom="IIC0">
      <name>IIC1</name>
      <baseAddress>0x40000600</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>IICB1TIA</name>
        <description>IICB1 data transmission/reception interrupt</description>
        <value>15</value>
      </interrupt>
      <interrupt>
        <name>IICB1TIS</name>
        <description>IICB1 status interrupt</description>
        <value>79</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      ===================================
       Watchdog Timer
      ===================================
    -->
    <peripheral>
      <name>WDT</name>
      <version>1.0</version>
      <description>Watchdog Timer</description>
      <groupName>WDT</groupName>
      <baseAddress>0x40000700</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>WDTA</name>
        <description>WDT alarm interrupt</description>
        <value>80</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- WDTA0WDTE : Watchdog Timer Enable register -->
        <register>
          <name>WDTA0WDTE</name>
          <description>Watchdog Timer Enable register</description>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x2C</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- WDTA0MD : Watchdog Timer Mode register -->
        <register>
          <name>WDTA0MD</name>
          <description>Watchdog Timer Mode register</description>
          <addressOffset>0x0C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x0F</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       TAUD
      ===================================
    -->
    <peripheral>
      <name>TAUD</name>
      <version>1.0</version>
      <description>Timer Array Unit D</description>
      <groupName>TAUD</groupName>
      <baseAddress>0x40000800</baseAddress>
      <!-- ======== Default type ======== -->
      <size>16</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>TAUDI0</name>
        <description>TAUD channel 0 interrupt</description>
        <value>27</value>
      </interrupt>
      <interrupt>
        <name>TAUDI1</name>
        <description>TAUD channel 1 interrupt</description>
        <value>28</value>
      </interrupt>
      <interrupt>
        <name>TAUDI2</name>
        <description>TAUD channel 2 interrupt</description>
        <value>29</value>
      </interrupt>
      <interrupt>
        <name>TAUDI3</name>
        <description>TAUD channel 3 interrupt</description>
        <value>30</value>
      </interrupt>
      <interrupt>
        <name>TAUDI4</name>
        <description>TAUD channel 4 interrupt</description>
        <value>31</value>
      </interrupt>
      <interrupt>
        <name>INTPZ11</name>
        <description>INTPZ11 input / TAUD channel 5 interrupt</description>
        <value>58</value>
      </interrupt>
      <interrupt>
        <name>INTPZ12</name>
        <description>INTPZ12 input / TAUD channel 6 interrupt</description>
        <value>59</value>
      </interrupt>
      <interrupt>
        <name>INTPZ13</name>
        <description>INTPZ13 input / TAUD channel 7 interrupt</description>
        <value>60</value>
      </interrupt>
      <interrupt>
        <name>INTPZ14</name>
        <description>INTPZ14 input / TAUD channel 8 interrupt</description>
        <value>61</value>
      </interrupt>
      <interrupt>
        <name>INTPZ15</name>
        <description>INTPZ15 input / TAUD channel 9 interrupt</description>
        <value>62</value>
      </interrupt>
      <interrupt>
        <name>INTPZ16</name>
        <description>INTPZ16 input / TAUD channel 10 interrupt</description>
        <value>63</value>
      </interrupt>
      <interrupt>
        <name>INTPZ17</name>
        <description>INTPZ17 input / TAUD channel 11 interrupt</description>
        <value>64</value>
      </interrupt>
      <interrupt>
        <name>INTPZ18</name>
        <description>INTPZ18 input / TAUD channel 12 interrupt</description>
        <value>65</value>
      </interrupt>
      <interrupt>
        <name>INTPZ19</name>
        <description>INTPZ19 input / TAUD channel 13 interrupt</description>
        <value>66</value>
      </interrupt>
      <interrupt>
        <name>INTPZ20</name>
        <description>INTPZ20 input / TAUD channel 14 interrupt</description>
        <value>67</value>
      </interrupt>
      <interrupt>
        <name>INTPZ21</name>
        <description>INTPZ21 input / TAUD channel 15 interrupt</description>
        <value>68</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- TAUDCDRm : Channel Data Register m -->
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-15</dimIndex>
          <name>TAUDCDR%s</name>
          <description>Channel Data Register m</description>
          <addressOffset>0x00</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTOL : Channel Output Active Level Register -->
        <register>
          <name>TAUDTOL</name>
          <description>Channel Output Active Level Register</description>
          <addressOffset>0x040</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDRDT : Channel Reload data Trigger Register -->
        <register>
          <name>TAUDRDT</name>
          <description>Channel Reload data Trigger Register</description>
          <addressOffset>0x044</addressOffset>
          <size>16</size>
          <access>write-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDRSF : Channel Reload Status Register -->
        <register>
          <name>TAUDRSF</name>
          <description>Channel Reload Status Register</description>
          <addressOffset>0x048</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTRO : Channel Real Time Output Register -->
        <register>
          <name>TAUDTRO</name>
          <description>Channel Real Time Output Register</description>
          <addressOffset>0x04C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTME : Channel Modulation Output Authorized Register -->
        <register>
          <name>TAUDTME</name>
          <description>Channel Modulation Output Authorized Register</description>
          <addressOffset>0x050</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTDL : Channel Dead Time Output Level Register -->
        <register>
          <name>TAUDTDL</name>
          <description>Channel Dead Time Output Level Register</description>
          <addressOffset>0x054</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTO : Channel Output Register -->
        <register>
          <name>TAUDTO</name>
          <description>Channel Output Register</description>
          <addressOffset>0x058</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTOE : Channel Output Authorized Register -->
        <register>
          <name>TAUDTOE</name>
          <description>Channel Output Authorized Register</description>
          <addressOffset>0x05C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDCNTm : Channel Counter Register m -->
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-15</dimIndex>
          <name>TAUDCNT%s</name>
          <description>Channel Counter Register m</description>
          <addressOffset>0x80</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDCMURm : Channel Mode User Register m -->
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-15</dimIndex>
          <name>TAUDCMUR%s</name>
          <description>Channel Mode User Register m</description>
          <addressOffset>0xC0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUDCSRm : Channel Status Register m -->
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-15</dimIndex>
          <name>TAUDCSR%s</name>
          <description>Channel Status Register m</description>
          <addressOffset>0x140</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUDCSCm : Channel Status Clear Trigger Register m -->
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-15</dimIndex>
          <name>TAUDCSC%s</name>
          <description>Channel Status Clear Trigger Register m</description>
          <addressOffset>0x180</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUDTE : Channel Authorized Status Register -->
        <register>
          <name>TAUDTE</name>
          <description>Channel Authorized Status Register</description>
          <addressOffset>0x1C0</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTS : Channel Start Trigger Register -->
        <register>
          <name>TAUDTS</name>
          <description>Channel Start Trigger Register</description>
          <addressOffset>0x1C4</addressOffset>
          <size>16</size>
          <access>write-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTT : Channel Stop Trigger Register -->
        <register>
          <name>TAUDTT</name>
          <description>Channel Stop Trigger Register</description>
          <addressOffset>0x1C8</addressOffset>
          <size>16</size>
          <access>write-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDCMORm : Channel Mode OS Register m -->
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-15</dimIndex>
          <name>TAUDCMOR%s</name>
          <description>Channel Mode OS Register m</description>
          <addressOffset>0x200</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTPS : Prescaler Clock Selected Register -->
        <register>
          <name>TAUDTPS</name>
          <description>Prescaler Clock Selected Register</description>
          <addressOffset>0x240</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDBRS : Prescaler Baudrate setting Register -->
        <register>
          <name>TAUDBRS</name>
          <description>Prescaler Baudrate setting Register</description>
          <addressOffset>0x244</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAUDTOM : Channel Output Mode Register -->
        <register>
          <name>TAUDTOM</name>
          <description>Channel Output Mode Register</description>
          <addressOffset>0x248</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTOC : Channel Output Configuration Register -->
        <register>
          <name>TAUDTOC</name>
          <description>Channel Output Configuration Register</description>
          <addressOffset>0x24C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTDE : Channel Dead Time Output Authorized Register -->
        <register>
          <name>TAUDTDE</name>
          <description>Channel Dead Time Output Authorized Register</description>
          <addressOffset>0x250</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTDM : Channel Dead Time Output Mode Register -->
        <register>
          <name>TAUDTDM</name>
          <description>Channel Dead Time Output Mode Register</description>
          <addressOffset>0x254</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTRE : Channel Real Time Output Authorized Register -->
        <register>
          <name>TAUDTRE</name>
          <description>Channel Real Time Output Authorized Register</description>
          <addressOffset>0x258</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDTRC : Channel Real Time Output Control Register -->
        <register>
          <name>TAUDTRC</name>
          <description>Channel Real Time Output Control Register</description>
          <addressOffset>0x25C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDRDE : Channel Reload data Authorized Register -->
        <register>
          <name>TAUDRDE</name>
          <description>Channel Reload data Authorized Register</description>
          <addressOffset>0x260</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDRDM : Channel Reload data Mode Register -->
        <register>
          <name>TAUDRDM</name>
          <description>Channel Reload data Mode Register</description>
          <addressOffset>0x264</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDRDS : Channel Reload data Control CH Selected Register -->
        <register>
          <name>TAUDRDS</name>
          <description>Channel Reload data Control CH Selected Register</description>
          <addressOffset>0x268</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDRDC : Channel Reload data Control Register -->
        <register>
          <name>TAUDRDC</name>
          <description>Channel Reload data Control Register</description>
          <addressOffset>0x26C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAUDEMU : Emulation Register -->
        <register>
          <name>TAUDEMU</name>
          <description>Emulation Register</description>
          <addressOffset>0x290</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       TAPA
      ===================================
    -->
    <peripheral>
      <name>TAPA</name>
      <version>1.0</version>
      <description>motor control unit</description>
      <groupName>TAPA</groupName>
      <baseAddress>0x40000C00</baseAddress>
      <!-- ======== Default type ======== -->
      <size>16</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>INTPZ22</name>
        <description>INTPZ22 input / peak interrupt (TAPA)</description>
        <value>69</value>
      </interrupt>
      <interrupt>
        <name>INTPZ23</name>
        <description>INTPZ23 input / trough interrupt (TAPA)</description>
        <value>70</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- TAPAFLG : TAPA FLAG Register -->
        <register>
          <name>TAPAFLG</name>
          <description>TAPA FLAG Register</description>
          <addressOffset>0x00</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAPAACWE : Asynchronous Hi-Z Start Trigger Register -->
        <register>
          <name>TAPAACWE</name>
          <description>Asynchronous Hi-Z Start Trigger Register</description>
          <addressOffset>0x004</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAPAACTS : Asynchronous Hi-Z Stop Trigger Register -->
        <register>
          <name>TAPAACTS</name>
          <description>Asynchronous Hi-Z Stop Trigger Register</description>
          <addressOffset>0x008</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAPAACTT : Asynchronous Hi-Z Stop Trigger Register -->
        <register>
          <name>TAPAACTT</name>
          <description>Asynchronous Hi-Z Stop Trigger Register</description>
          <addressOffset>0x00C</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAPAOPHS : Hi-Z Start Trigger Register -->
        <register>
          <name>TAPAOPHS</name>
          <description>Hi-Z Start Trigger Register</description>
          <addressOffset>0x014</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAPAOPHT : Hi-Z Stop Trigger Register -->
        <register>
          <name>TAPAOPHT</name>
          <description>Hi-Z Stop Trigger Register</description>
          <addressOffset>0x018</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAPACTL0 : Control Register 0 -->
        <register>
          <name>TAPACTLO</name>
          <description>Control Register 0</description>
          <addressOffset>0x020</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- TAPACTL1 : Control Register 1 -->
        <register>
          <name>TAPACTL1</name>
          <description>Control Register 1</description>
          <addressOffset>0x024</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- TAPAEMU : Emulation Register -->
        <register>
          <name>TAPAEMU</name>
          <description>Emulation Register</description>
          <addressOffset>0x028</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       PIC
      ===================================
    -->
    <peripheral>
      <name>PIC</name>
      <version>1.0</version>
      <description>Peripheral Inter Connection</description>
      <groupName>PIC</groupName>
      <baseAddress>0x40000D00</baseAddress>
      <!-- ======== Default type ======== -->
      <size>8</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Register ======== -->
      <registers>
        <!-- PICSST : Concurrency Start Trigger Control Register -->
        <register>
          <name>PICSST</name>
          <description>Concurrency Start Trigger Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PICSSER0 : Concurrency Start Control Register 0 -->
        <register>
          <name>PICSSER0</name>
          <description>Concurrency Start Control Register 0</description>
          <addressOffset>0x10</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- PICSSER2 : Concurrency Start Control Register 2 -->
        <register>
          <name>PICSSER2</name>
          <description>Concurrency Start Control Register 2</description>
          <addressOffset>0x18</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- PICHIZCEN0 : Hi-Z Output Control Register 0 -->
        <register>
          <name>PICHIZCEN0</name>
          <description>Hi-Z Output Control Register 0</description>
          <addressOffset>0x80</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PICADTEN400 : A/D Conversion Trigger Output Control Register 400 -->
        <register>
          <name>PICADTEN400</name>
          <description>A/D Conversion Trigger Output Control Register 400</description>
          <addressOffset>0x90</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- PICADTEN401 : A/D Conversion Trigger Output Control Register 401 -->
        <register>
          <name>PICADTEN401</name>
          <description>A/D Conversion Trigger Output Control Register 401</description>
          <addressOffset>0x94</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- PICADTEN402 : A/D Conversion Trigger Output Control Register 402 -->
        <register>
          <name>PICADTEN402</name>
          <description>A/D Conversion Trigger Output Control Register 402</description>
          <addressOffset>0x98</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- PICREG200 : Timmer I/O Control Register 200 -->
        <register>
          <name>PICREG200</name>
          <description>Timmer I/O Control Register 200</description>
          <addressOffset>0xC0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PICREG201 : Timmer I/O Control Register 201 -->
        <register>
          <name>PICREG201</name>
          <description>Timmer I/O Control Register 201</description>
          <addressOffset>0xC4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PICREG202 : Timmer I/O Control Register 202 -->
        <register>
          <name>PICREG202</name>
          <description>Timmer I/O Control Register 202</description>
          <addressOffset>0xC8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PICREG203 : Timmer I/O Control Register 203 -->
        <register>
          <name>PICREG203</name>
          <description>Timmer I/O Control Register 203</description>
          <addressOffset>0xCC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       ADC
      ===================================
    -->
    <peripheral>
      <name>ADC</name>
      <version>1.0</version>
      <description>A/D Converter</description>
      <groupName>ADC</groupName>
      <baseAddress>0x40000E00</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x80</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>ADC</name>
        <description>AD completion interrupt</description>
        <value>127</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- ADMn : A/D Converter Mode Register n -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>ADM%s</name>
          <description>A/D Converter Mode Register n</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ADINT : A/D Converter Interrupt Control Register -->
        <register>
          <name>ADINT</name>
          <description>A/D Converter Interrupt Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ADSTS : A/D Converter Status Register -->
        <register>
          <name>ADSTS</name>
          <description>A/D Converter Status Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ADIVC : A/D Converter Clock Division Setting Register -->
        <register>
          <name>ADIVC</name>
          <description>A/D Converter Clock Division Setting Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ADCRn : A/D Converter Result Register n -->
        <register>
          <dim>8</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-7</dimIndex>
          <name>ADCR%s</name>
          <description>A/D Converter Result Register n</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       System
      ===================================
    -->
    <peripheral>
      <name>SYS</name>
      <version>1.0</version>
      <description>System</description>
      <groupName>SYS</groupName>
      <baseAddress>0x40010000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Register ======== -->
      <registers>
        <!-- MDMNT : Mode monitor register -->
        <register>
          <name>MDMNT</name>
          <description>Mode monitor register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- IDCODE : ID code register -->
        <register>
          <name>IDCODE</name>
          <description>ID code register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x52494E32</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RINVER : Version register -->
        <register>
          <name>RINVER</name>
          <description>Version register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000011</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- WREN : Write enable register -->
        <register>
          <name>WREN</name>
          <description>Write enable register</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- WAITZSEL : WAITZ select -->
        <register>
          <name>WAITZSEL</name>
          <description>WAITZ select</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMADSEL0 : External memory I/F select 0 -->
        <register>
          <name>SMADSEL0</name>
          <description>External memory I/F select 0</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x100000FC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMADSEL1 : External memory I/F select 1 -->
        <register>
          <name>SMADSEL1</name>
          <description>External memory I/F select 1</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x140000FC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMADSEL2 : External memory I/F select 2 -->
        <register>
          <name>SMADSEL2</name>
          <description>External memory I/F select 2</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x180000FC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMADSEL3 : External memory I/F select 3 -->
        <register>
          <name>SMADSEL3</name>
          <description>External memory I/F select 3</description>
          <addressOffset>0x11C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x1C0000FC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- BCLKSEL : BUSCLK devide -->
        <register>
          <name>BCLKSEL</name>
          <description>BUSCLK devide</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000004</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMC352MD : SMC352 mode -->
        <register>
          <name>SMC352MD</name>
          <description>SMC mode</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMCBUFMD : SMC352 buffer control -->
        <register>
          <name>SMCBUFMD</name>
          <description>SMC352 buffer control</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- WDTCLKCFG : WDT input clock selection register -->
        <register>
          <name>WDTCLKCFG</name>
          <description>WDT input clock selection register</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CLKGTD0 : Clock control 0 -->
        <register>
          <name>CLKGTD0</name>
          <description>Clock control 0</description>
          <addressOffset>0x1A0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CLKGTD1 : Clock control 1 -->
        <register>
          <name>CLKGTD1</name>
          <description>Clock control 1</description>
          <addressOffset>0x1A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00006FDF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SYSRESET : System reset register -->
        <register>
          <name>SYSRESET</name>
          <description>System reset register</description>
          <addressOffset>0x1C0</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0001</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CPURESET : CPU reset -->
        <register>
          <name>CPURESET</name>
          <description>CPU reset</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0x0000000X</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP0L : Port 0 buffer select Lo -->
        <register>
          <name>DRCTLP0L</name>
          <description>Port 0 buffer select Lo</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP0H : Port 0 buffer select Hi -->
        <register>
          <name>DRCTLP0H</name>
          <description>Port 0 buffer select Hi</description>
          <addressOffset>0x224</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP1L : Port 1 buffer select Lo -->
        <register>
          <name>DRCTLP1L</name>
          <description>Port 1 buffer select Lo</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP1H : Port 1 buffer select Hi -->
        <register>
          <name>DRCTLP1H</name>
          <description>Port 1 buffer select Hi</description>
          <addressOffset>0x22C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP2L : Port 2 buffer select Lo -->
        <register>
          <name>DRCTLP2L</name>
          <description>Port 2 buffer select Lo</description>
          <addressOffset>0x230</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP2H : Port 2 buffer select Hi -->
        <register>
          <name>DRCTLP2H</name>
          <description>Port 2 buffer select Hi</description>
          <addressOffset>0x234</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP3L : Port 3 buffer select Lo -->
        <register>
          <name>DRCTLP3L</name>
          <description>Port 3 buffer select Lo</description>
          <addressOffset>0x238</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP3H : Port 3 buffer select Hi -->
        <register>
          <name>DRCTLP3H</name>
          <description>Port 3 buffer select Hi</description>
          <addressOffset>0x23C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00005959</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP4L : Port 4 buffer select Lo -->
        <register>
          <name>DRCTLP4L</name>
          <description>Port 4 buffer select Lo</description>
          <addressOffset>0x240</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP4H : Port 4 buffer select Hi -->
        <register>
          <name>DRCTLP4H</name>
          <description>Port 4 buffer select Hi</description>
          <addressOffset>0x244</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP5L : Port 5 buffer select Lo -->
        <register>
          <name>DRCTLP5L</name>
          <description>Port 5 buffer select Lo</description>
          <addressOffset>0x248</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000959</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP5H : Port 5 buffer select Hi -->
        <register>
          <name>DRCTLP5H</name>
          <description>Port 5 buffer select Hi</description>
          <addressOffset>0x24C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP6L : Port 6 buffer select Lo -->
        <register>
          <name>DRCTLP6L</name>
          <description>Port 6 buffer select Lo</description>
          <addressOffset>0x250</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP6H : Port 6 buffer select Hi -->
        <register>
          <name>DRCTLP6H</name>
          <description>Port 6 buffer select Hi</description>
          <addressOffset>0x254</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP7L : Port 7 buffer select Lo -->
        <register>
          <name>DRCTLP7L</name>
          <description>Port 7 buffer select Lo</description>
          <addressOffset>0x258</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLP7H : Port 7 buffer select Hi -->
        <register>
          <name>DRCTLP7H</name>
          <description>Port 7 buffer select Hi</description>
          <addressOffset>0x25C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLRPnL : Realtime Port n buffer select Lo -->
        <register>
          <dim>4</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>DRCTLRP%sL</name>
          <description>Realtime Port n buffer select Lo</description>
          <addressOffset>0x260</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLRPnH : Realtime Port n buffer select Hi -->
        <register>
          <dim>4</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>DRCTLRP%sH</name>
          <description>Realtime Port n buffer select Hi</description>
          <addressOffset>0x264</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLEXTP0L : EXT Port 0 buffer select Lo -->
        <register>
          <name>DRCTLEXTP0L</name>
          <description>EXT Port 0 buffer select Lo</description>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009999</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLEXTP0H : EXT Port 0 buffer select Hi -->
        <register>
          <name>DRCTLEXTP0H</name>
          <description>EXT Port 0 buffer select Hi</description>
          <addressOffset>0x284</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00009599</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DRCTLEXTP1L : EXT Port 1 buffer select Lo -->
        <register>
          <name>DRCTLEXTP1L</name>
          <description>EXT Port 1 buffer select Lo</description>
          <addressOffset>0x288</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000099</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SYSPCMD : System protect command -->
        <register>
          <name>SYSPCMD</name>
          <description>System protect command</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RTOS_SOFTRST : HW-RTOS reset register -->
        <register>
          <name>RTOS_SOFTRST</name>
          <description>HW-RTOS reset register</description>
          <addressOffset>0x400</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SELCNT : Timer input select -->
        <register>
          <name>SELCNT</name>
          <description>Timer input select</description>
          <addressOffset>0x500</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SELCNTD : Timer input select (TAUD) -->
        <register>
          <name>SELCNTD</name>
          <description>Timer input select (TAUD)</description>
          <addressOffset>0x504</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TMTFRn : Timer trigger factor n -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TMTFR%s</name>
          <description>Timer trigger factor n</description>
          <addressOffset>0x530</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MACSEL : MAC select -->
        <register>
          <name>MACSEL</name>
          <description>MAC select</description>
          <addressOffset>0x600</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MDCCFG : MDC clock select -->
        <register>
          <name>MDCCFG</name>
          <description>MDC clock select</description>
          <addressOffset>0x604</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ETHSWMTC : EtherSW management TAG -->
        <register>
          <name>ETHSWMTC</name>
          <description>EtherSW management TAG</description>
          <addressOffset>0x680</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000E001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ETHSWMD : EtherSW mode control -->
        <register>
          <name>ETHSWMD</name>
          <description>EtherSW mode control</description>
          <addressOffset>0x684</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- NFCn : Noise filter control n -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>NFC%s</name>
          <description>Noise filter control n</description>
          <addressOffset>0x700</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- INTM0 : External interrupt mode 0 -->
        <register>
          <name>INTM0</name>
          <description>External interrupt mode 0</description>
          <addressOffset>0x710</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00400002</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- INTM1 : External interrupt mode 1 -->
        <register>
          <name>INTM1</name>
          <description>External interrupt mode 1</description>
          <addressOffset>0x714</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- INTM2 : External interrupt mode 2 -->
        <register>
          <name>INTM2</name>
          <description>External interrupt mode 2</description>
          <addressOffset>0x718</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DMAIFC0 : DMA transfer interface signal 0 -->
        <register>
          <name>DMAIFC0</name>
          <description>DMA transfer interface signal 0</description>
          <addressOffset>0x720</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DMAIFC1 : DMA transfer interface signal 1 -->
        <register>
          <name>DMAIFC1</name>
          <description>DMA transfer interface signal 1</description>
          <addressOffset>0x724</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RTDMAIFC : DMA transfer interface signal RT -->
        <register>
          <name>RTDMAIFC</name>
          <description>DMA transfer interface signal RT</description>
          <addressOffset>0x728</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DTFRn : DMA trigger factor n -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>DTFR%s</name>
          <description>DMA trigger factor n</description>
          <addressOffset>0x730</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RTDTFR : DMA trigger factor RT -->
        <register>
          <name>RTDTFR</name>
          <description>DMA trigger factor RT</description>
          <addressOffset>0x740</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SRAMBRSEL : SRAM bridge select -->
        <register>
          <name>SRAMBRSEL</name>
          <description>SRAM bridge select</description>
          <addressOffset>0x804</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0x0000000X</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSMON : CC-Link slave monitor -->
        <register>
          <name>CCSMON</name>
          <description>CC-Link slave monitor</description>
          <addressOffset>0x80C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSRUN : CC-Link slave RUN LED control -->
        <register>
          <name>CCSRUN</name>
          <description>CC-Link slave RUN LED control</description>
          <addressOffset>0x810</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCRES : CC-Link reset register -->
        <register>
          <name>CCRES</name>
          <description>CC-Link reset register</description>
          <addressOffset>0x814</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSMD : CC-Link mode register -->
        <register>
          <name>CCSMD</name>
          <description>CC-Link mode register</description>
          <addressOffset>0x818</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSINTMD : CC-Link slave REFSTB interrupt detection mode -->
        <register>
          <name>CCSINTMD</name>
          <description>CC-Link slave REFSTB interrupt detection mode</description>
          <addressOffset>0x824</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSREFMON : CC-Link slave REFSTB monitor -->
        <register>
          <name>CCSREFMON</name>
          <description>CC-Link slave REFSTB monitor</description>
          <addressOffset>0x828</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SCRATCHn : Scratch n -->
        <register>
          <dim>13</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0,1,2,3,4,5,6,7,8,9,A,B,C</dimIndex>
          <name>SCRATCH%s</name>
          <description>Scratch n</description>
          <addressOffset>0x900</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CIECLKGTD : CC-Link IE Clock Gate register -->
        <register>
          <name>CIECLKGTD</name>
          <description>CC-Link IE Clock Gate register</description>
          <addressOffset>0x938</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RPTRGMD : Trigger sync port control -->
        <register>
          <name>RPTRGMD</name>
          <description>Trigger sync port control</description>
          <addressOffset>0xA00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RPnTFR : Trigger sync port factor n -->
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>RP%sTFR</name>
          <description>Trigger sync port factor n</description>
          <addressOffset>0xA30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TMDTFRm : Timer trigger factor m (TAUD) -->
        <register>
          <dim>8</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-7</dimIndex>
          <name>TMDTFR%s</name>
          <description>Timer trigger factor m (TAUD)</description>
          <addressOffset>0xD00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MDIOSEL : GMII/MII management I/F select -->
        <register>
          <name>MDIOSEL</name>
          <description>GMII/MII management I/F select</description>
          <addressOffset>0xE00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMEN : Ether switch timer output control -->
        <register>
          <name>SWTMEN</name>
          <description>Ether switch timer output control</description>
          <addressOffset>0x1100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMSTSECL : Ether switch timer start setting (sec) 0 -->
        <register>
          <name>SWTMSTSECL</name>
          <description>Ether switch timer start setting (sec) 0</description>
          <addressOffset>0x1110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMSTSECH : Ether switch timer start setting (sec) 1 -->
        <register>
          <name>SWTMSTSECH</name>
          <description>Ether switch timer start setting (sec) 1</description>
          <addressOffset>0x1114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMSTNSL : Ether switch timer start setting (ns) 0 -->
        <register>
          <name>SWTMSTNSL</name>
          <description>Ether switch timer start setting (ns) 0</description>
          <addressOffset>0x1118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMSTNSH : Ether switch timer start setting (ns) 1 -->
        <register>
          <name>SWTMSTNSH</name>
          <description>Ether switch timer start setting (ns) 1</description>
          <addressOffset>0x111C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMPSECL : Ether switch timer period setting (sec) 0 -->
        <register>
          <name>SWTMPSECL</name>
          <description>Ether switch timer period setting (sec) 0</description>
          <addressOffset>0x1120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMPSECH : Ether switch timer period setting (sec) 1 -->
        <register>
          <name>SWTMPSECH</name>
          <description>Ether switch timer period setting (sec) 1</description>
          <addressOffset>0x1124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMPNSL : Ether switch timer period setting (ns) 0 -->
        <register>
          <name>SWTMPNSL</name>
          <description>Ether switch timer period setting (ns) 0</description>
          <addressOffset>0x1128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000CA00</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMPNSH : Ether switch timer period setting (ns) 1 -->
        <register>
          <name>SWTMPNSH</name>
          <description>Ether switch timer period setting (ns) 1</description>
          <addressOffset>0x112C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00003B9A</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMWTH : Ether switch timer pulse width setting -->
        <register>
          <name>SWTMWTH</name>
          <description>Ether switch timer pulse width setting</description>
          <addressOffset>0x1130</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMMAXPL : Ether switch timer max count setting 0 -->
        <register>
          <name>SWTMMAXPL</name>
          <description>Ether switch timer max count setting 0</description>
          <addressOffset>0x1134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMMAXPH : Ether switch timer max count setting 1 -->
        <register>
          <name>SWTMMAXPH</name>
          <description>Ether switch timer max count setting 1</description>
          <addressOffset>0x1138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMLATSEC : Ether switch timer latch setting (sec) -->
        <register>
          <name>SWTMLATSEC</name>
          <description>Ether switch timer latch setting (sec)</description>
          <addressOffset>0x1140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SWTMLATNS : Ether switch timer latch setting (ns) -->
        <register>
          <name>SWTMLATNS</name>
          <description>Ether switch timer latch setting (ns)</description>
          <addressOffset>0x1144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PHYRST : PHY reset -->
        <register>
          <name>PHYRST</name>
          <description>PHY reset</description>
          <addressOffset>0x1220</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PHYRSTCH : PHY reset select -->
        <register>
          <name>PHYRSTCH</name>
          <description>PHY reset select</description>
          <addressOffset>0x1224</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- WDTISEL : WDT input filter select -->
        <register>
          <name>WDTISEL</name>
          <description>WDT input filter select</description>
          <addressOffset>0x1230</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TMISEL : Timer I/F select -->
        <register>
          <name>TMISEL</name>
          <description>Timer I/F select</description>
          <addressOffset>0x1240</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- INTSEL : INTPZ/Timer interrupt select -->
        <register>
          <name>INTSEL</name>
          <description>INTPZ/Timer interrupt select</description>
          <addressOffset>0x1244</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- NFC4 : Noise filter control 4 -->
        <register>
          <name>NFC4</name>
          <description>Noise filter control 4</description>
          <addressOffset>0x1250</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- STOP_TOUTD : TOUTD output control -->
        <register>
          <name>STOP_TOUTD</name>
          <description>TOUTD output control</description>
          <addressOffset>0x1260</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TOUTD_SEL : TOUTD output select -->
        <register>
          <name>TOUTD_SEL</name>
          <description>TOUTD output select</description>
          <addressOffset>0x1264</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ERRDETSEL0 : Error detection signal select 0 -->
        <register>
          <name>ERRDETSEL0</name>
          <description>Error detection signal select 0</description>
          <addressOffset>0x1268</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ERRDETSEL1 : Error detection signal select 1 -->
        <register>
          <name>ERRDETSEL1</name>
          <description>Error detection signal select 1</description>
          <addressOffset>0x126C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       CAN
      ===================================
    -->
    <!--
      *************************
       CAN 0
      *************************
    -->
    <peripheral>
      <name>CAN0</name>
      <version>1.0</version>
      <description>CAN</description>
      <groupName>CAN</groupName>
      <baseAddress>0x40020000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x20000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>FCN0REC</name>
        <description>FCN0 reception completion interrupt</description>
        <value>16</value>
      </interrupt>
      <interrupt>
        <name>FCN0TRX</name>
        <description>FCN0 transmission completion interrupt</description>
        <value>17</value>
      </interrupt>
      <interrupt>
        <name>FCN0WUP</name>
        <description>FCN0 sleep and wakeup/transmission suspension interrupt</description>
        <value>18</value>
      </interrupt>
      <interrupt>
        <name>FCN0ERR</name>
        <description>FCN0 error detection interrupt</description>
        <value>86</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- FCNnMmDATaB : Message buffer register a (Byte data) -->
        <register>
          <dim>8</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-7</dimIndex>
          <name>FCNnMmDAT%sB</name>
          <description>Message buffer register a (Byte data)</description>
          <addressOffset>0x1000</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnMmDTLGB : Message data length register -->
        <register>
          <name>FCNnMmDTLGB</name>
          <description>Message data length register</description>
          <addressOffset>0x1020</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnMmSTRB : Message configuration register -->
        <register>
          <name>FCNnMmSTRB</name>
          <description>Message configuration register</description>
          <addressOffset>0x1024</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnMmDATaH : Message buffer register a (Half word data) -->
        <register>
          <dim>4</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0,2,4,6</dimIndex>
          <name>FCNnMmDAT%sH</name>
          <description>Message buffer register a (Half word data)</description>
          <addressOffset>0x9000</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnMmMIDaH : Message ID register a (Half word data) -->
        <register>
          <dim>2</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>FCNnMmMID%sH</name>
          <description>Message ID register a (Half word data)</description>
          <addressOffset>0x9028</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnMmCTL : Message control register -->
        <register>
          <name>FCNnMmCTL</name>
          <description>Message control register</description>
          <addressOffset>0x9038</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnMmDATaW : Message buffer register a (Word data) -->
        <register>
          <dim>2</dim>
          <dimIncrement>16</dimIncrement>
          <dimIndex>0,4</dimIndex>
          <name>FCNnMmDAT%sW</name>
          <description>Message buffer register a (Word data)</description>
          <addressOffset>0x11000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnMmMID0W : Message ID register 0 (Word data) -->
        <register>
          <name>FCNnMmMID0W</name>
          <description>Message ID register 0 (Word data)</description>
          <addressOffset>0x11028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnGMCSPRE : global clock selection register -->
        <register>
          <name>FCNnGMCSPRE</name>
          <description>global clock selection register</description>
          <addressOffset>0x0008</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x0F</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnGMADCTL : global automatic block transmission delay setting register -->
        <register>
          <name>FCNnGMADCTL</name>
          <description>global automatic block transmission delay setting register</description>
          <addressOffset>0x0020</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnGMCLCTL : global control register -->
        <register>
          <name>FCNnGMCLCTL</name>
          <description>global control register</description>
          <addressOffset>0x8000</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0x00X0</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnGMABCTL : global automatic block transmission control register -->
        <register>
          <name>FCNnGMABCTL</name>
          <description>global automatic block transmission control register</description>
          <addressOffset>0x8018</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnDNBMRX0 : global data update bit monitor register 0 -->
        <register>
          <name>FCNnDNBMRX0</name>
          <description>global data update bit monitor register 0</description>
          <addressOffset>0x100C0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnDNBMRX1 : global data update bit monitor register 1 -->
        <register>
          <name>FCNnDNBMRX1</name>
          <description>global data update bit monitor register 1</description>
          <addressOffset>0x100D0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMLCSTR : module last error information register -->
        <register>
          <name>FCNnCMLCSTR</name>
          <description>module last error information register</description>
          <addressOffset>0x0248</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnCMINSTR : module information register -->
        <register>
          <name>FCNnCMINSTR</name>
          <description>module information register</description>
          <addressOffset>0x024C</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnCMBRPRS : module bit-rate prescaler and clock selector register -->
        <register>
          <name>FCNnCMBRPRS</name>
          <description>module bit-rate prescaler and clock selector register</description>
          <addressOffset>0x0268</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnCMLISTR : module last receive pointer register -->
        <register>
          <name>FCNnCMLISTR</name>
          <description>module last receive pointer register</description>
          <addressOffset>0x0278</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnCMLOSTR : module last transmit pointer register -->
        <register>
          <name>FCNnCMLOSTR</name>
          <description>module last transmit pointer register</description>
          <addressOffset>0x0288</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- FCNnCMCLCTL : module control register -->
        <register>
          <name>FCNnCMCLCTL</name>
          <description>module control register</description>
          <addressOffset>0x8240</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMERCNT : module error counter register -->
        <register>
          <name>FCNnCMERCNT</name>
          <description>module error counter register</description>
          <addressOffset>0x8250</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMIECTL : module interrupt enable register -->
        <register>
          <name>FCNnCMIECTL</name>
          <description>module interrupt enable register</description>
          <addressOffset>0x8258</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMISCTL : module interrupt status register -->
        <register>
          <name>FCNnCMISCTL</name>
          <description>module interrupt status register</description>
          <addressOffset>0x8260</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMBTCTL : module bit-rate register -->
        <register>
          <name>FCNnCMBTCTL</name>
          <description>module bit-rate register</description>
          <addressOffset>0x8270</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x370F</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMRGRX : module receive history list register -->
        <register>
          <name>FCNnCMRGRX</name>
          <description>module receive history list register</description>
          <addressOffset>0x8280</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXX02</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMTGTX : module transmit history list register -->
        <register>
          <name>FCNnCMTGTX</name>
          <description>module transmit history list register</description>
          <addressOffset>0x8290</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXX02</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMTSCTL : module time stamp register -->
        <register>
          <name>FCNnCMTSCTL</name>
          <description>module time stamp register</description>
          <addressOffset>0x8298</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL01H : module mask 1 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL01H</name>
          <description>module mask 1 register [15 to 0]</description>
          <addressOffset>0x8300</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL02H : module mask 1 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL02H</name>
          <description>module mask 1 register [28 to 16]</description>
          <addressOffset>0x8308</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL03H : module mask 2 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL03H</name>
          <description>module mask 2 register [15 to 0]</description>
          <addressOffset>0x8310</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL04H : module mask 2 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL04H</name>
          <description>module mask 2 register [28 to 16]</description>
          <addressOffset>0x8318</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL05H : module mask 3 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL05H</name>
          <description>module mask 3 register [15 to 0]</description>
          <addressOffset>0x8320</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL06H : module mask 3 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL06H</name>
          <description>module mask 3 register [28 to 16]</description>
          <addressOffset>0x8328</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL07H : module mask 4 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL07H</name>
          <description>module mask 4 register [15 to 0]</description>
          <addressOffset>0x8330</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL08H : module mask 4 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL08H</name>
          <description>module mask 4 register [28 to 16]</description>
          <addressOffset>0x8338</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL09H : module mask 5 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL09H</name>
          <description>module mask 5 register [15 to 0]</description>
          <addressOffset>0x8340</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL10H : module mask 5 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL10H</name>
          <description>module mask 5 register [28 to 16]</description>
          <addressOffset>0x8348</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL11H : module mask 6 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL11H</name>
          <description>module mask 6 register [15 to 0]</description>
          <addressOffset>0x8350</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL12H : module mask 6 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL12H</name>
          <description>module mask 6 register [28 to 16]</description>
          <addressOffset>0x8358</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL13H : module mask 7 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL13H</name>
          <description>module mask 7 register [15 to 0]</description>
          <addressOffset>0x8360</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL14H : module mask 7 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL14H</name>
          <description>module mask 7 register [28 to 16]</description>
          <addressOffset>0x8368</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL15H : module mask 8 register [15 to 0] -->
        <register>
          <name>FCNnCMMKCTL15H</name>
          <description>module mask 8 register [15 to 0]</description>
          <addressOffset>0x8370</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL16H : module mask 8 register [28 to 16] -->
        <register>
          <name>FCNnCMMKCTL16H</name>
          <description>module mask 8 register [28 to 16]</description>
          <addressOffset>0x8378</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL01W : module mask 1 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL01W</name>
          <description>module mask 1 register [28 to 0]</description>
          <addressOffset>0x10300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL03W : module mask 2 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL03W</name>
          <description>module mask 2 register [28 to 0]</description>
          <addressOffset>0x10310</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL05W : module mask 3 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL05W</name>
          <description>module mask 3 register [28 to 0]</description>
          <addressOffset>0x10320</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL07W : module mask 4 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL07W</name>
          <description>module mask 4 register [28 to 0]</description>
          <addressOffset>0x10330</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL09W : module mask 5 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL09W</name>
          <description>module mask 5 register [28 to 0]</description>
          <addressOffset>0x10340</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL11W : module mask 6 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL11W</name>
          <description>module mask 6 register [28 to 0]</description>
          <addressOffset>0x10350</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL13W : module mask 7 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL13W</name>
          <description>module mask 7 register [28 to 0]</description>
          <addressOffset>0x10360</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FCNnCMMKCTL15W : module mask 8 register [28 to 0] -->
        <register>
          <name>FCNnCMMKCTL15W</name>
          <description>module mask 8 register [28 to 0]</description>
          <addressOffset>0x10370</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       CAN 1
      *************************
    -->
    <peripheral derivedFrom="CAN0">
      <name>CAN1</name>
      <baseAddress>0x40040000</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>FCN1REC</name>
        <description>FCN1 reception completion interrupt</description>
        <value>19</value>
      </interrupt>
      <interrupt>
        <name>FCN1TRX</name>
        <description>FCN1 transmission completion interrupt</description>
        <value>20</value>
      </interrupt>
      <interrupt>
        <name>FCN1WUP</name>
        <description>FCN1 sleep and wakeup/transmission suspension interrupt</description>
        <value>21</value>
      </interrupt>
      <interrupt>
        <name>FCN1ERR</name>
        <description>FCN1 error detection interrupt</description>
        <value>87</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      ===================================
       Ethernet Switch
      ===================================
    -->
    <peripheral>
      <name>ETHSW</name>
      <version>1.0</version>
      <description>Ethernet Switch</description>
      <groupName>ETHSW</groupName>
      <baseAddress>0x40070000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>ETHSW</name>
        <description>Ethernet SWITCH interrupt</description>
        <value>38</value>
      </interrupt>
      <interrupt>
        <name>ETHSWDLR</name>
        <description>Ethernet SWITCH DLR interrupt</description>
        <value>39</value>
      </interrupt>
      <interrupt>
        <name>ETHSWSYNC</name>
        <description>Ethernet SWITCH SYNC interrupt</description>
        <value>40</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- PORT_ENA : Port Enable Bits -->
        <register>
          <name>PORT_ENA</name>
          <description>Port Enable Bits</description>
          <addressOffset>0x008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- UCAST_DEFAULT_MASK : Default unicast flooding resolution -->
        <register>
          <name>UCAST_DEFAULT_MASK</name>
          <description>Default unicast flooding resolution</description>
          <addressOffset>0x00C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000007</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- BCAST_DEFAULT_MASK : Default broadcast resolution -->
        <register>
          <name>BCAST_DEFAULT_MASK</name>
          <description>Default broadcast resolution</description>
          <addressOffset>0x014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MCAST_DEFAULT_MASK : Default multicast resolution -->
        <register>
          <name>MCAST_DEFAULT_MASK</name>
          <description>Default multicast resolution</description>
          <addressOffset>0x018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- INPUT_LEARN_BLOCK : Define port in blocking state and enable or disable learning -->
        <register>
          <name>INPUT_LEARN_BLOCK</name>
          <description>Define port in blocking state and enable or disable learning</description>
          <addressOffset>0x01C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MGMT_CONFIG : Bridge Management Port Config -->
        <register>
          <name>MGMT_CONFIG</name>
          <description>Bridge Management Port Config</description>
          <addressOffset>0x020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MODE_CONFIG : Define global config settings -->
        <register>
          <name>MODE_CONFIG</name>
          <description>Define global config settings</description>
          <addressOffset>0x024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- VLAN_TAG_ID : VLAN type field value -->
        <register>
          <name>VLAN_TAG_ID</name>
          <description>VLAN type field value</description>
          <addressOffset>0x034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00008100</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- OQMGR_STATUS : OQMGR status info -->
        <register>
          <name>OQMGR_STATUS</name>
          <description>OQMGR status info</description>
          <addressOffset>0x080</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0020004A</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- QMGR_MINCELLS : OQMGR Low memory threshold -->
        <register>
          <name>QMGR_MINCELLS</name>
          <description>OQMGR Low memory threshold</description>
          <addressOffset>0x084</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000009</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- QMGR_ST_MINCELLS : OQMGR Statistic lowest free cells -->
        <register>
          <name>QMGR_ST_MINCELLS</name>
          <description>OQMGR Statistic lowest free cells</description>
          <addressOffset>0x088</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- QMGR_CGS_STAT : OQMGR Congestion Status -->
        <register>
          <name>QMGR_CGS_STAT</name>
          <description>OQMGR Congestion Status</description>
          <addressOffset>0x08C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- QMGR_IFACE_STAT : OQMGR Internal I/F handshaking -->
        <register>
          <name>QMGR_IFACE_STAT</name>
          <description>OQMGR Internal I/F handshaking</description>
          <addressOffset>0x090</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000007</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- QMGR_WEIGHTS : OQMGR weights -->
        <register>
          <name>QMGR_WEIGHTS</name>
          <description>OQMGR weights</description>
          <addressOffset>0x094</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- VLAN_PRIORITYn : VLAN priority resolution map -->
        <register>
          <dim>3</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-2</dimIndex>
          <name>VLAN_PRIORITY%s</name>
          <description>VLAN priority resolution map</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- IP_PRIORITYn : IPv4 priority resolution -->
        <register>
          <dim>3</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-2</dimIndex>
          <name>IP_PRIORITY%s</name>
          <description>IPv4 priority resolution</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PRIORITY_CFGn : priority resolution config -->
        <register>
          <dim>3</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-2</dimIndex>
          <name>PRIORITY_CFG%s</name>
          <description>priority resolution config</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- HUB_CONTROL : HUB Control register -->
        <register>
          <name>HUB_CONTROL</name>
          <description>HUB Control register</description>
          <addressOffset>0x1C0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000A0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- HUB_STATS : HUB status -->
        <register>
          <name>HUB_STATS</name>
          <description>HUB status</description>
          <addressOffset>0x1C4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- HUB_FLT_MACnlo : first 4 octets of MAC address n -->
        <register>
          <dim>6</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-5</dimIndex>
          <name>HUB_FLT_MAC%slo</name>
          <description>first 4 octets of MAC address n</description>
          <addressOffset>0x1C8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- HUB_FLT_MACnhi : last 2 octets of MAC address n -->
        <register>
          <dim>6</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-5</dimIndex>
          <name>HUB_FLT_MAC%shi</name>
          <description>last 2 octets of MAC address n</description>
          <addressOffset>0x1CC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- HUB_FLT_MAC6lo : first 4 octets of MAC address 6 -->
        <register>
          <name>HUB_FLT_MAC6lo</name>
          <description>first 4 octets of MAC address 6</description>
          <addressOffset>0x1F8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x006C2101</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- HUB_FLT_MAC6hi : last 2 octets of MAC address 6 -->
        <register>
          <name>HUB_FLT_MAC6hi</name>
          <description>last 2 octets of MAC address 6</description>
          <addressOffset>0x1FC</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x01FF0100</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TOTAL_BYT_FRM : Sum of bytes of frames in TOTAL_FRM -->
        <register>
          <name>TOTAL_BYT_FRM</name>
          <description>Sum of bytes of frames in TOTAL_FRM</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TOTAL_BYT_DISC : Sum of bytes of frames in TOTAL_DISC -->
        <register>
          <name>TOTAL_BYT_DISC</name>
          <description>Sum of bytes of frames in TOTAL_DISC</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TOTAL_FRM : Total number of incoming frames -->
        <register>
          <name>TOTAL_FRM</name>
          <description>Total number of incoming frames</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TOTAL_DISC : Total number of incoming frames discarded in SW -->
        <register>
          <name>TOTAL_DISC</name>
          <description>Total number of incoming frames discarded in SW</description>
          <addressOffset>0x30C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ODISCn : Port n outgoing frames discarded -->
        <register>
          <dim>3</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-2</dimIndex>
          <name>ODISC%s</name>
          <description>Port n outgoing frames discarded</description>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- IDISC_BLOCKEDn : Port n incoming frames discarded -->
        <register>
          <dim>3</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-2</dimIndex>
          <name>IDISC_BLOCKED%s</name>
          <description>Port n incoming frames discarded</description>
          <addressOffset>0x314</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- LRN_REC_A : Learning Records A -->
        <register>
          <name>LRN_REC_A</name>
          <description>Learning Records A</description>
          <addressOffset>0x500</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- LRN_REC_B : Learning Records B -->
        <register>
          <name>LRN_REC_B</name>
          <description>Learning Records B</description>
          <addressOffset>0x504</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- LRN_STATUS : Learning data available status -->
        <register>
          <name>LRN_STATUS</name>
          <description>Learning data available status</description>
          <addressOffset>0x508</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- COMMAND_CONFIGn : Command Register -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>COMMAND_CONFIG%s</name>
          <description>Command Register</description>
          <addressOffset>0x8008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FRM_LENGTHn : Max frame length -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>FRM_LENGTH%s</name>
          <description>Max frame length</description>
          <addressOffset>0x8014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000005F2</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RX_SECTION_EMPTYn : receive FIFO section empty threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>RX_SECTION_EMPTY%s</name>
          <description>receive FIFO section empty threshold</description>
          <addressOffset>0x801C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RX_SECTION_FULLn : receive FIFO section full threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>RX_SECTION_FULL%s</name>
          <description>receive FIFO section full threshold</description>
          <addressOffset>0x8020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TX_SECTION_EMPTYn : transmit FIFO section empty threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TX_SECTION_EMPTY%s</name>
          <description>transmit FIFO section empty threshold</description>
          <addressOffset>0x8024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000048</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TX_SECTION_FULLn : transmit FIFO section full threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TX_SECTION_FULL%s</name>
          <description>transmit FIFO section full threshold</description>
          <addressOffset>0x8028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000014</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RX_ALMOST_EMPTYn : receive FIFO almost empty threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>RX_ALMOST_EMPTY%s</name>
          <description>receive FIFO almost empty threshold</description>
          <addressOffset>0x802C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000008</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RX_ALMOST_FULLn : receive FIFO almost full threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>RX_ALMOST_FULL%s</name>
          <description>receive FIFO almost full threshold</description>
          <addressOffset>0x8030</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000005</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TX_ALMOST_EMPTYn : transmit FIFO almost empty threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TX_ALMOST_EMPTY%s</name>
          <description>transmit FIFO almost empty threshold</description>
          <addressOffset>0x8034</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000004</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TX_ALMOST_FULLn : transmit FIFO almost full threshold -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TX_ALMOST_FULL%s</name>
          <description>transmit FIFO almost full threshold</description>
          <addressOffset>0x8038</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- MAC_STATUSn : informal status info for both MACs -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>MAC_STATUS%s</name>
          <description>informal status info for both MACs</description>
          <addressOffset>0x8058</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TX_IPG_LENGTHn : Programmable Inter-Packet Gap -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TX_IPG_LENGTH%s</name>
          <description>Programmable Inter-Packet Gap</description>
          <addressOffset>0x805C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000C</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsOctets_n : total octets, good and bad frames -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsOctets_%s</name>
          <description>total octets, good and bad frames</description>
          <addressOffset>0x8100</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- OctetsOK_n : total octets, good frames only -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>OctetsOK_%s</name>
          <description>total octets, good frames only</description>
          <addressOffset>0x8104</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aAlignmentErrors_n : Counts when mii_rx_dv deasserted but no SFD (0xd5) was -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aAlignmentErrors_%s</name>
          <description>Counts when mii_rx_dv deasserted but no SFD (0xd5) was</description>
          <addressOffset>0x8108</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aPAUSEMACCtrlFrames_n : PAUSEMACCtrlFrames good pause frames received -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aPAUSEMACCtrlFrames_%s</name>
          <description>PAUSEMACCtrlFrames good pause frames received</description>
          <addressOffset>0x810C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- FramesOK_n : good frames received -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>FramesOK_%s</name>
          <description>good frames received</description>
          <addressOffset>0x8110</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CRCErrors_n : wrong CRC but good length (64..MTU) -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>CRCErrors_%s</name>
          <description>wrong CRC but good length (64..MTU)</description>
          <addressOffset>0x8114</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- VLANOK_n : good,VLAN tagged -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>VLANOK_%s</name>
          <description>good,VLAN tagged</description>
          <addressOffset>0x8118</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifInErrors_n : Counts for any receive errors -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifInErrors_%s</name>
          <description>Counts for any receive errors</description>
          <addressOffset>0x811C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifInUcastPkts_n : ifInUcastPkts Good Unicast -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifInUcastPkts_%s</name>
          <description>ifInUcastPkts Good Unicast</description>
          <addressOffset>0x8120</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifInMulticastPkts_n : Good Multicast -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifInMulticastPkts_%s</name>
          <description>Good Multicast</description>
          <addressOffset>0x8124</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifInBroadcastPkts_n : Good Broadcast -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifInBroadcastPkts_%s</name>
          <description>Good Broadcast</description>
          <addressOffset>0x8128</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsDropEvents_n : Increments when frames are dropped -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsDropEvents_%s</name>
          <description>Increments when frames are dropped</description>
          <addressOffset>0x812C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts_n : total frames, good and bad -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts_%s</name>
          <description>total frames, good and bad</description>
          <addressOffset>0x8130</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsUndersizePkts_n : frames with length less 64 bytes and good CRC -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsUndersizePkts_%s</name>
          <description>frames with length less 64 bytes and good CRC</description>
          <addressOffset>0x8134</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts64Octets_n : frames with length of 64 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts64Octets_%s</name>
          <description>frames with length of 64 bytes</description>
          <addressOffset>0x8138</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts65to127Octets_n : frames with length from 65 .. 127 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts65to127Octets_%s</name>
          <description>frames with length from 65 .. 127 bytes</description>
          <addressOffset>0x813C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts128to255Octets_n : frames with length from 128 .. 255 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts128to255Octets_%s</name>
          <description>frames with length from 128 .. 255 bytes</description>
          <addressOffset>0x8140</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts256to511Octets_n : frames with length from 256 .. 511 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts256to511Octets_%s</name>
          <description>frames with length from 256 .. 511 bytes</description>
          <addressOffset>0x8144</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts512to1023Octets_n : frames with length from 512 .. 1023 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts512to1023Octets_%s</name>
          <description>frames with length from 512 .. 1023 bytes</description>
          <addressOffset>0x8148</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts1024to1518Octets_n : frames with length from 1024 .. 1518 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts1024to1518Octets_%s</name>
          <description>frames with length from 1024 .. 1518 bytes</description>
          <addressOffset>0x814C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsPkts1519toMax_n : frames with length from 1519 .. value in FRM_LENGTH register -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsPkts1519toMax_%s</name>
          <description>frames with length from 1519 .. value in FRM_LENGTH register</description>
          <addressOffset>0x8150</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsOversizePkts_n : frames with length exceeding FRM_LENGTH, good CRC -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsOversizePkts_%s</name>
          <description>frames with length exceeding FRM_LENGTH, good CRC</description>
          <addressOffset>0x8154</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsJabbers_n : frames with length exceeding FRM_LENGTH, bad CRC -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsJabbers_%s</name>
          <description>frames with length exceeding FRM_LENGTH, bad CRC</description>
          <addressOffset>0x8158</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- etherStatsFragments_n : rames with length less 64 and bad CRC -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>etherStatsFragments_%s</name>
          <description>rames with length less 64 and bad CRC</description>
          <addressOffset>0x815C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aMACControlFramesReceived_n : Good Frames with type 0x8808 (incl. Pause) -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aMACControlFramesReceived_%s</name>
          <description>Good Frames with type 0x8808 (incl. Pause)</description>
          <addressOffset>0x8160</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aFrameTooLong_n : total frames exceeding FRAME_LENGTH, good and bad -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aFrameTooLong_%s</name>
          <description>total frames exceeding FRAME_LENGTH, good and bad</description>
          <addressOffset>0x8164</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- StackedVLANOK_n : Good with stacked VLAN (two VLAN tags) -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>StackedVLANOK_%s</name>
          <description>Good with stacked VLAN (two VLAN tags)</description>
          <addressOffset>0x816C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsOctets_n : total octets, good and bad frames -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsOctets_%s</name>
          <description>total octets, good and bad frames</description>
          <addressOffset>0x8180</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TxOctetsOK_n : total octets, good frames only -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TxOctetsOK_%s</name>
          <description>total octets, good frames only</description>
          <addressOffset>0x8184</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXaPAUSEMACCtrlFrames_n : good pause transmitted -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXaPAUSEMACCtrlFrames_%s</name>
          <description>good pause transmitted</description>
          <addressOffset>0x818C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TxFramesOK_n : good transmitted -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TxFramesOK_%s</name>
          <description>good transmitted</description>
          <addressOffset>0x8190</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TxCRCErrors_n : transmitted with error but good length (ff_tx_err) -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TxCRCErrors_%s</name>
          <description>transmitted with error but good length (ff_tx_err)</description>
          <addressOffset>0x8194</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TxVLANOK_n : good,VLAN tagged -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TxVLANOK_%s</name>
          <description>good,VLAN tagged</description>
          <addressOffset>0x8198</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifOutErrors_n : any error (ff_tx_err, toolong, but not counting undersized) -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifOutErrors_%s</name>
          <description>any error (ff_tx_err, toolong, but not counting undersized)</description>
          <addressOffset>0x819C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifUcastPkts_n : Good Unicast -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifUcastPkts_%s</name>
          <description>Good Unicast</description>
          <addressOffset>0x81A0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifMulticastPkts_n : Good Multicast -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifMulticastPkts_%s</name>
          <description>Good Multicast</description>
          <addressOffset>0x81A4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ifBroadcastPkts_n : Good Broadcast -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>ifBroadcastPkts_%s</name>
          <description>Good Broadcast</description>
          <addressOffset>0x81A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsDropEvents_n : Counts undersized frames transmitted -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsDropEvents_%s</name>
          <description>Counts undersized frames transmitted</description>
          <addressOffset>0x81AC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts_n : total frames, good and bad -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts_%s</name>
          <description>total frames, good and bad</description>
          <addressOffset>0x81B0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsUndersizePkts_n : frames with length less 64 bytes and good CRC -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsUndersizePkts_%s</name>
          <description>frames with length less 64 bytes and good CRC</description>
          <addressOffset>0x81B4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts64Octets_n : frames with length of 64 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts64Octets_%s</name>
          <description>frames with length of 64 bytes</description>
          <addressOffset>0x81B8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts65to127Octets_n : frames with length from 65 .. 127 bytes -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts65to127Octets_%s</name>
          <description>frames with length from 65 .. 127 bytes</description>
          <addressOffset>0x81BC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts128to255Octets_n : frames with length from 128 .. 255 byte -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts128to255Octets_%s</name>
          <description>frames with length from 128 .. 255 byte</description>
          <addressOffset>0x81C0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts256to511Octets_n : frames with length from 256 .. 511 byte -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts256to511Octets_%s</name>
          <description>frames with length from 256 .. 511 byte</description>
          <addressOffset>0x81C4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts512to1023Octets_n : frames with length from 512 .. 1023 byte -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts512to1023Octets_%s</name>
          <description>frames with length from 512 .. 1023 byte</description>
          <addressOffset>0x81C8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts1024to1518Octets_n : frames with length from 1024 .. 1518 byte -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts1024to1518Octets_%s</name>
          <description>frames with length from 1024 .. 1518 byte</description>
          <addressOffset>0x81CC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsPkts1519toMax_n : frames with length from 1519 .. value in FRM_LENGTH register -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsPkts1519toMax_%s</name>
          <description>frames with length from 1519 .. value in FRM_LENGTH register</description>
          <addressOffset>0x81D0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsOversizePkts_n : frames with length exceeding FRM_LENGTH, good -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsOversizePkts_%s</name>
          <description>frames with length exceeding FRM_LENGTH, good</description>
          <addressOffset>0x81D4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsJabbers_n : frames with length exceeding FRM_LENGTH, bad -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsJabbers_%s</name>
          <description>frames with length exceeding FRM_LENGTH, bad</description>
          <addressOffset>0x81D8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXetherStatsFragments_n : frames with length less 64 bytes and marked erronenousyte -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXetherStatsFragments_%s</name>
          <description>frames with length less 64 bytes and marked erronenousyte</description>
          <addressOffset>0x81DC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aMACControlFrames_n : Good frames with type 0x8808 (incl. Pause) -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aMACControlFrames_%s</name>
          <description>Good frames with type 0x8808 (incl. Pause)</description>
          <addressOffset>0x81E0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TXaFrameTooLong_n : total frames exceeding FRAME_LENGTH, good and bad -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TXaFrameTooLong_%s</name>
          <description>total frames exceeding FRAME_LENGTH, good and bad</description>
          <addressOffset>0x81E4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aMultipleCollisions_n : Successful transmissions after multiple collisions -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aMultipleCollisions_%s</name>
          <description>Successful transmissions after multiple collisions</description>
          <addressOffset>0x81EC</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aSingleCollisions_n : Successful transmissions after one collisions -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aSingleCollisions_%s</name>
          <description>Successful transmissions after one collisions</description>
          <addressOffset>0x81F0</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aLateCollisions_n : Frames transmitted in error due to late collisions -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aLateCollisions_%s</name>
          <description>Frames transmitted in error due to late collisions</description>
          <addressOffset>0x81F4</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- aExcessCollisions_n : aExcessCollisions Frames dropped due to excessive collisions -->
        <register>
          <dim>2</dim>
          <dimIncrement>0x2000</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>aExcessCollisions_%s</name>
          <description>aExcessCollisions Frames dropped due to excessive collisions</description>
          <addressOffset>0x81F8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TSM_CONFIG : TSM Module config -->
        <register>
          <name>TSM_CONFIG</name>
          <description>TSM Module config</description>
          <addressOffset>0xC004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TSM_IRQ_STAT_ACK : TSM Interrupt Status/Ack -->
        <register>
          <name>TSM_IRQ_STAT_ACK</name>
          <description>TSM Interrupt Status/Ack</description>
          <addressOffset>0xC008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PORTn_CTRL : TSM Port n timestamp control/status -->
        <register>
          <dim>2</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>PORT%s_CTRL</name>
          <description>TSM Port n timestamp control/status</description>
          <addressOffset>0xC020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PORTn_TIME : TSM Port n memorized timestamp -->
        <register>
          <dim>2</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>PORT%s_TIME</name>
          <description>TSM Port n memorized timestamp</description>
          <addressOffset>0xC024</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_CTRL : TSM Time control -->
        <register>
          <name>ATIME_CTRL</name>
          <description>TSM Time control</description>
          <addressOffset>0xC120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME : TSM Time value -->
        <register>
          <name>ATIME</name>
          <description>TSM Time value</description>
          <addressOffset>0xC124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_OFFSET : TSM offset corrections -->
        <register>
          <name>ATIME_OFFSET</name>
          <description>TSM offset corrections</description>
          <addressOffset>0xC128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_EVT_PERIOD : TSM periodic events -->
        <register>
          <name>ATIME_EVT_PERIOD</name>
          <description>TSM periodic events</description>
          <addressOffset>0xC12C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3B9ACA00</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_CORR : TSM correction value -->
        <register>
          <name>ATIME_CORR</name>
          <description>TSM correction value</description>
          <addressOffset>0xC130</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_INC : TSM correction increment value -->
        <register>
          <name>ATIME_INC</name>
          <description>TSM correction increment value</description>
          <addressOffset>0xC134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_SEC : TSM second time value -->
        <register>
          <name>ATIME_SEC</name>
          <description>TSM second time value</description>
          <addressOffset>0xC138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ATIME_OFFS_CORR : TSM offset correction counter -->
        <register>
          <name>ATIME_OFFS_CORR</name>
          <description>TSM offset correction counter</description>
          <addressOffset>0xC13C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DLR_CONTROL : DLR Control register -->
        <register>
          <name>DLR_CONTROL</name>
          <description>DLR Control register</description>
          <addressOffset>0xE000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00003200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DLR_STATUS : DLR Status register -->
        <register>
          <name>DLR_STATUS</name>
          <description>DLR Status register</description>
          <addressOffset>0xE004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00030000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DLR_ETH_TYP : Ethernet Type to compare for DLR frame -->
        <register>
          <name>DLR_ETH_TYP</name>
          <description>Ethernet Type to compare for DLR frame</description>
          <addressOffset>0xE008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000080E1</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DLR_IRQ_CTRL : Interrupt Control -->
        <register>
          <name>DLR_IRQ_CTRL</name>
          <description>Interrupt Control</description>
          <addressOffset>0xE00C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DLR_IRQ_STAT_ACK : Interrupt Status Acknowledgement -->
        <register>
          <name>DLR_IRQ_STAT_ACK</name>
          <description>Interrupt Status Acknowledgement</description>
          <addressOffset>0xE010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000180</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- LOC_MAClo : Local MAC address -->
        <register>
          <name>LOC_MAClo</name>
          <description>Local MAC address</description>
          <addressOffset>0xE014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- LOC_MAChi : Local MAC address -->
        <register>
          <name>LOC_MAChi</name>
          <description>Local MAC address</description>
          <addressOffset>0xE018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SUPR_MAClo : Active ring supervisor's MAC address -->
        <register>
          <name>SUPR_MAClo</name>
          <description>Active ring supervisor's MAC address</description>
          <addressOffset>0xE020</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SUPR_MAChi : Active ring supervisor's MAC address -->
        <register>
          <name>SUPR_MAChi</name>
          <description>Active ring supervisor's MAC address</description>
          <addressOffset>0xE024</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- STATE_VLAN : DLR Ring state -->
        <register>
          <name>STATE_VLAN</name>
          <description>DLR Ring state</description>
          <addressOffset>0xE028</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- BEC_TMOUT : Beacon timeout timer value -->
        <register>
          <name>BEC_TMOUT</name>
          <description>Beacon timeout timer value</description>
          <addressOffset>0xE02C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- BEC_INTRVL : Beacon interval -->
        <register>
          <name>BEC_INTRVL</name>
          <description>Beacon interval</description>
          <addressOffset>0xE030</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SUPR_IPADR : Ring supervisor's IP address -->
        <register>
          <name>SUPR_IPADR</name>
          <description>Ring supervisor's IP address</description>
          <addressOffset>0xE034</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- ETH_STYP_VER : DLR Ring Ether sub Type and Protocol Version -->
        <register>
          <name>ETH_STYP_VER</name>
          <description>DLR Ring Ether sub Type and Protocol Version</description>
          <addressOffset>0xE038</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- INV_TMOUT : Last out of range Beacon timeout timer value -->
        <register>
          <name>INV_TMOUT</name>
          <description>Last out of range Beacon timeout timer value</description>
          <addressOffset>0xE03C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SEQ_ID : Sequence ID of the last Beacon frame -->
        <register>
          <name>SEQ_ID</name>
          <description>Sequence ID of the last Beacon frame</description>
          <addressOffset>0xE040</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RX_STATn : Number of Beacon frames received on port n -->
        <register>
          <dim>2</dim>
          <dimIncrement>16</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>RX_STAT%s</name>
          <description>Number of Beacon frames received on port n</description>
          <addressOffset>0xE060</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- RX_ERR_STATn : Number of Beacon frames received with crc error on port n -->
        <register>
          <dim>2</dim>
          <dimIncrement>16</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>RX_ERR_STAT%s</name>
          <description>Number of Beacon frames received with crc error on port n</description>
          <addressOffset>0xE064</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- TX_STATn : Number of Beacon frames forwarded through the HUB from port n to port m -->
        <register>
          <dim>2</dim>
          <dimIncrement>16</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TX_STAT%s</name>
          <description>Number of Beacon frames forwarded through the HUB from port n to port m</description>
          <addressOffset>0xE068</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       HW-RTOS                           
      ===================================
    -->
    <peripheral>
      <name>HWOS</name>
      <version>1.0</version>
      <description>Hardware Real Time OS</description>
      <groupName>HWOS</groupName>
      <baseAddress>0x40080000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>BUFDMA</name>
        <description>Inter-buffer DMA transfer completion interrupt</description>
        <value>32</value>
      </interrupt>
      <interrupt>
        <name>HWRTOS</name>
        <description>HW-RTOS interrupt</description>
        <value>76</value>
      </interrupt>
      <interrupt>
        <name>BRAMERR</name>
        <description>Buffer RAM area access error interrupt</description>
        <value>77</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- SYSC : CPU I/F SYSC -->
        <register>
          <name>SYSC</name>
          <description>CPU I/F SYSC</description>
          <addressOffset>0xF000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- R4 : CPU I/F R4 -->
        <register>
          <name>R4_</name>
          <description>CPU I/F R4</description>
          <addressOffset>0xF004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- R5 : CPU I/F R5 -->
        <register>
          <name>R5_</name>
          <description>CPU I/F R5</description>
          <addressOffset>0xF008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- R6 : CPU I/F R6 -->
        <register>
          <name>R6_</name>
          <description>CPU I/F R6</description>
          <addressOffset>0xF00C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- R7 : CPU I/F R7 -->
        <register>
          <name>R7_</name>
          <description>CPU I/F R7</description>
          <addressOffset>0xF010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CMD : CPU I/F CMD -->
        <register>
          <name>CMD</name>
          <description>CPU I/F R7</description>
          <addressOffset>0xF014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- R0 : CPU I/F R0 -->
        <register>
          <name>R0_</name>
          <description>CPU I/F R0</description>
          <addressOffset>0xF020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- R1 : CPU I/F R1 -->
        <register>
          <name>R1_</name>
          <description>CPU I/F R1</description>
          <addressOffset>0xF024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       EtherMAC
      ===================================
    -->
    <peripheral>
      <name>ETH</name>
      <version>1.0</version>
      <description>Ethernet MAC</description>
      <groupName>ETH</groupName>
      <baseAddress>0x40090000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>ETHPHY0</name>
        <description>Gigabit Ethernet PHY Port0 interrupt</description>
        <value>33</value>
      </interrupt>
      <interrupt>
        <name>ETHPHY1</name>
        <description>Gigabit Ethernet PHY Port1 interrupt</description>
        <value>34</value>
      </interrupt>
      <interrupt>
        <name>ETHMIICMP</name>
        <description>Ethernet MII management access completion interrupt</description>
        <value>35</value>
      </interrupt>
      <interrupt>
        <name>ETHPAUSECMP</name>
        <description>Ethernet pause packet transmission completion interrupt</description>
        <value>36</value>
      </interrupt>
      <interrupt>
        <name>ETHTXCMP</name>
        <description>Ethernet transmission completion interrupt</description>
        <value>37</value>
      </interrupt>
      <interrupt>
        <name>ETHRXFIFO</name>
        <description>RX FIFO overflow interrupt</description>
        <value>41</value>
      </interrupt>
      <interrupt>
        <name>ETHTXFIFO</name>
        <description>TX FIFO underflow interrupt</description>
        <value>42</value>
      </interrupt>
      <interrupt>
        <name>ETHRXDMA</name>
        <description>Ethernet MACDMA reception completion interrupt</description>
        <value>43</value>
      </interrupt>
      <interrupt>
        <name>ETHTXDMA</name>
        <description>Ethernet MACDMA transmission completion interrupt</description>
        <value>44</value>
      </interrupt>
      <interrupt>
        <name>MACDMARXFRM</name>
        <description>Receive frame successful interrupt</description>
        <value>45</value>
      </interrupt>
      <interrupt>
        <name>ETHTXFIFOERR</name>
        <description>Ethernet TX-FIFO error interrupt</description>
        <value>90</value>
      </interrupt>
      <interrupt>
        <name>ETHRXERR</name>
        <description>Ethernet reception frame error interrupt</description>
        <value>91</value>
      </interrupt>
      <interrupt>
        <name>ETHRXDERR</name>
        <description>MACDMA reception error interrupt</description>
        <value>92</value>
      </interrupt>
      <interrupt>
        <name>ETHTXDERR</name>
        <description>MACDMA transmission error interrupt</description>
        <value>93</value>
      </interrupt>
      <interrupt>
        <name>BUFDMAERR</name>
        <description>Internal buffer DMA error interrupt</description>
        <value>94</value>
      </interrupt>
      <interrupt>
        <name>LED0PHY0</name>
        <description>Gigabit Ethernet PHY LED0_PHY0 input interrupt</description>
        <value>95</value>
      </interrupt>
      <interrupt>
        <name>LED0PHY1</name>
        <description>Gigabit Ethernet PHY LED0_PHY1 input interrupt</description>
        <value>96</value>
      </interrupt>
      <interrupt>
        <name>GBEPHYFLF</name>
        <description>Gigabit Ethernet PHY FASTLINK_FAIL interrupt</description>
        <value>121</value>
      </interrupt>
      <interrupt>
        <name>LED1PHY0</name>
        <description>Gigabit Ethernet PHY LED1_PHY0 input interrupt</description>
        <value>122</value>
      </interrupt>
      <interrupt>
        <name>LED1PHY1</name>
        <description>Gigabit Ethernet PHY LED1_PHY1 input interrupt</description>
        <value>123</value>
      </interrupt>
      <interrupt>
        <name>LED2PHY0</name>
        <description>Gigabit Ethernet PHY LED2_PHY0 input interrupt</description>
        <value>124</value>
      </interrupt>
      <interrupt>
        <name>LED2PHY1</name>
        <description>Gigabit Ethernet PHY LED2_PHY1 input interrupt</description>
        <value>125</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- GMAC_TXID : TXID -->
        <register>
          <name>GMAC_TXID</name>
          <description>TXID</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_TXRESULT : TX Result -->
        <register>
          <name>GMAC_TXRESULT</name>
          <description>TX Result</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_MODE : MODE -->
        <register>
          <name>GMAC_MODE</name>
          <description>MODE</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_RXMODE : RX MODE -->
        <register>
          <name>GMAC_RXMODE</name>
          <description>RX MODE</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_TXMODE : TX MODE -->
        <register>
          <name>GMAC_TXMODE</name>
          <description>TX MODE</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_RESET : RESET -->
        <register>
          <name>GMAC_RESET</name>
          <description>RESET</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_PAUSE1 : Pause Packet 1 -->
        <register>
          <name>GMAC_PAUSE1</name>
          <description>Pause Packet 1</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_PAUSE2 : Pause Packet 2 -->
        <register>
          <name>GMAC_PAUSE2</name>
          <description>Pause Packet 2</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_PAUSE3 : Pause Packet 3 -->
        <register>
          <name>GMAC_PAUSE3</name>
          <description>Pause Packet 3</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_PAUSE4 : Pause Packet 4 -->
        <register>
          <name>GMAC_PAUSE4</name>
          <description>Pause Packet 4</description>
          <addressOffset>0x8C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_PAUSE5 : Pause Packet 5 -->
        <register>
          <name>GMAC_PAUSE5</name>
          <description>Pause Packet 5</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_FLWCTL : RX Flow Control -->
        <register>
          <name>GMAC_FLWCTL</name>
          <description>RX Flow Control</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_PAUSPKT : Pause PKT -->
        <register>
          <name>GMAC_PAUSPKT</name>
          <description>Pause PKT</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_MIIM : MIIM -->
        <register>
          <name>GMAC_MIIM</name>
          <description>MIIM</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x04000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR0A : MAC Address 0A -->
        <register>
          <name>GMAC_ADR0A</name>
          <description>MAC Address 0A</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR0B : MAC Address 0B -->
        <register>
          <name>GMAC_ADR0B</name>
          <description>MAC Address 0B</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR1A : MAC Address 1A -->
        <register>
          <name>GMAC_ADR1A</name>
          <description>MAC Address 1A</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR1B : MAC Address 1B -->
        <register>
          <name>GMAC_ADR1B</name>
          <description>MAC Address 1B</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR2A : MAC Address 2A -->
        <register>
          <name>GMAC_ADR2A</name>
          <description>MAC Address 2A</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR2B : MAC Address 2B -->
        <register>
          <name>GMAC_ADR2B</name>
          <description>MAC Address 2B</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR3A : MAC Address 3A -->
        <register>
          <name>GMAC_ADR3A</name>
          <description>MAC Address 3A</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR3B : MAC Address 3B -->
        <register>
          <name>GMAC_ADR3B</name>
          <description>MAC Address 3B</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR4A : MAC Address 4A -->
        <register>
          <name>GMAC_ADR4A</name>
          <description>MAC Address 4A</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR4B : MAC Address 4B -->
        <register>
          <name>GMAC_ADR4B</name>
          <description>MAC Address 4B</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR5A : MAC Address 5A -->
        <register>
          <name>GMAC_ADR5A</name>
          <description>MAC Address 5A</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR5B : MAC Address 5B -->
        <register>
          <name>GMAC_ADR5B</name>
          <description>MAC Address 5B</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR6A : MAC Address 6A -->
        <register>
          <name>GMAC_ADR6A</name>
          <description>MAC Address 6A</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR6B : MAC Address 6B -->
        <register>
          <name>GMAC_ADR6B</name>
          <description>MAC Address 6B</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR7A : MAC Address 7A -->
        <register>
          <name>GMAC_ADR7A</name>
          <description>MAC Address 7A</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR7B : MAC Address 7B -->
        <register>
          <name>GMAC_ADR7B</name>
          <description>MAC Address 7B</description>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR8A : MAC Address 8A -->
        <register>
          <name>GMAC_ADR8A</name>
          <description>MAC Address 8A</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR8B : MAC Address 8B -->
        <register>
          <name>GMAC_ADR8B</name>
          <description>MAC Address 8B</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR9A : MAC Address 9A -->
        <register>
          <name>GMAC_ADR9A</name>
          <description>MAC Address 9A</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR9B : MAC Address 9B -->
        <register>
          <name>GMAC_ADR9B</name>
          <description>MAC Address 9B</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR10A : MAC Address 10A -->
        <register>
          <name>GMAC_ADR10A</name>
          <description>MAC Address 10A</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR10B : MAC Address 10B -->
        <register>
          <name>GMAC_ADR10B</name>
          <description>MAC Address 10B</description>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR11A : MAC Address 11A -->
        <register>
          <name>GMAC_ADR11A</name>
          <description>MAC Address 11A</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR11B : MAC Address 11B -->
        <register>
          <name>GMAC_ADR11B</name>
          <description>MAC Address 11B</description>
          <addressOffset>0x15c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR12A : MAC Address 12A -->
        <register>
          <name>GMAC_ADR12A</name>
          <description>MAC Address 12A</description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR12B : MAC Address 12B -->
        <register>
          <name>GMAC_ADR12B</name>
          <description>MAC Address 12B</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR13A : MAC Address 13A -->
        <register>
          <name>GMAC_ADR13A</name>
          <description>MAC Address 13A</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR13B : MAC Address 13B -->
        <register>
          <name>GMAC_ADR13B</name>
          <description>MAC Address 13B</description>
          <addressOffset>0x16c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR14A : MAC Address 14A -->
        <register>
          <name>GMAC_ADR14A</name>
          <description>MAC Address 14A</description>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR14B : MAC Address 14B -->
        <register>
          <name>GMAC_ADR14B</name>
          <description>MAC Address 14B</description>
          <addressOffset>0x174</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR15A : MAC Address 15A -->
        <register>
          <name>GMAC_ADR15A</name>
          <description>MAC Address 15A</description>
          <addressOffset>0x178</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ADR15B : MAC Address 15B -->
        <register>
          <name>GMAC_ADR15B</name>
          <description>MAC Address 15B</description>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_RXFIFO : RX FIFO -->
        <register>
          <name>GMAC_RXFIFO</name>
          <description>RX FIFO</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x40000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_TXFIFO : TX FIFO -->
        <register>
          <name>GMAC_TXFIFO</name>
          <description>TX FIFO</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x60000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_ACC : TCPIP Acc -->
        <register>
          <name>GMAC_ACC</name>
          <description>TCPIP Acc</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_RXMAC_ENA : RXMAC Enable -->
        <register>
          <name>GMAC_RXMAC_ENA</name>
          <description>RXMAC Enable</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_LPI_MODE : LPI Mode -->
        <register>
          <name>GMAC_LPI_MODE</name>
          <description>LPI Mode</description>
          <addressOffset>0x224</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- GMAC_LPI_TIMING : LPI Timing -->
        <register>
          <name>GMAC_LPI_TIMING</name>
          <description>LPI Timing</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000080F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       QINT BUFID
      ===================================
    -->
    <peripheral>
      <name>QINT_BUFID</name>
      <version>1.0</version>
      <description>Receive Buffer Information</description>
      <groupName>QINT_BUFID</groupName>
      <baseAddress>0x40091000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- BUFID : BUFID register -->
        <register>
          <name>BUFID</name>
          <description>BUFID</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       Memory controller (ROM/SRAM)
      ===================================
    -->
    <peripheral>
      <name>MEMC</name>
      <version>1.0</version>
      <description>Memory controller (ROM/SRAM)</description>
      <groupName>MEMC</groupName>
      <baseAddress>0x400A2000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- BSC : Bus Size Control register -->
        <register>
          <name>BSC</name>
          <description>Bus Size Control register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00005555</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMC0 : Static Memory Control register 0 -->
        <register>
          <name>SMC0</name>
          <description>Static Memory Control register 0</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMC1 : Static Memory Control register 1 -->
        <register>
          <name>SMC1</name>
          <description>Static Memory Control register 1</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMC2 : Static Memory Control register 2 -->
        <register>
          <name>SMC2</name>
          <description>Static Memory Control register 2</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SMC3 : Static Memory Control register 3 -->
        <register>
          <name>SMC3</name>
          <description>Static Memory Control register 3</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- PRC : Page Rom Control register -->
        <register>
          <name>PRC</name>
          <description>Page Rom Control register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xF0000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       Serial flash ROM memory controller
      ===================================
    -->
    <peripheral>
      <name>SROM</name>
      <version>1.0</version>
      <description>Serial flash ROM memory controller</description>
      <groupName>SROM</groupName>
      <baseAddress>0x400A2400</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>SFLASH</name>
        <description>Serial flash ROM controller error interrupt</description>
        <value>81</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- SFMSMD : Transfer mode control register -->
        <register>
          <name>SFMSMD</name>
          <description>Transfer mode control register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000110</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSSC : Chip select control register -->
        <register>
          <name>SFMSSC</name>
          <description>Chip select control register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000037</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSKC : Clock control register -->
        <register>
          <name>SFMSKC</name>
          <description>Clock control register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000008</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSST : Status register -->
        <register>
          <name>SFMSST</name>
          <description>Status register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMCOM : Communication port register -->
        <register>
          <name>SFMCOM</name>
          <description>Communication port register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMCMD : Communication mode control register -->
        <register>
          <name>SFMCMD</name>
          <description>Communication mode control register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMCST : Communication status register -->
        <register>
          <name>SFMCST</name>
          <description>Communication status register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSIC : Command code register -->
        <register>
          <name>SFMSIC</name>
          <description>Command code register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSAC : Address mode control register -->
        <register>
          <name>SFMSAC</name>
          <description>Address mode control register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000002</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSDC : Dummy Cycle control register -->
        <register>
          <name>SFMSDC</name>
          <description>Dummy Cycle control register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FF00</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMSPC : SPI Protocol control register -->
        <register>
          <name>SFMSPC</name>
          <description>SPI Protocol control register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMPMD : Port mode control register -->
        <register>
          <name>SFMPMD</name>
          <description>Port mode control register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMDTC : Data Input Timing register -->
        <register>
          <name>SFMDTC</name>
          <description>Data Input Timing register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SFMVER : Version register -->
        <register>
          <name>SFMVER</name>
          <description>Version register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000300</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       DMAC
      ===================================
    -->
    <!--
      *************************
       DMAC 0
      *************************
    -->
    <peripheral>
      <name>DMAC0</name>
      <version>1.0</version>
      <description>DMA controller</description>
      <groupName>DMAC</groupName>
      <baseAddress>0x400A2800</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>DMA00</name>
        <description>General DMAC channel 0 transfer completion interrupt</description>
        <value>22</value>
      </interrupt>
      <interrupt>
        <name>DERR0</name>
        <description>General DMAC error response interrupt</description>
        <value>88</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- N0SAn : Source address register [Next0] -->
        <register>
          <name>N0SAn</name>
          <description>Source address register [Next0]</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- N0DAn : Destination address register [Next0] -->
        <register>
          <name>N0DAn</name>
          <description>Destination address register [Next0]</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- N0TBn : Transaction byte register [Next0] -->
        <register>
          <name>N0TBn</name>
          <description>Transaction byte register [Next0]</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- N1SAn : Source address register [Next1] -->
        <register>
          <name>N1SAn</name>
          <description>Source address register [Next1]</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- N1DAn : Destination address register [Next1] -->
        <register>
          <name>N1DAn</name>
          <description>Destination address register [Next1]</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- N1TBn : Transaction byte register [Next1] -->
        <register>
          <name>N1TBn</name>
          <description>Transaction byte register [Next1]</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CRSAn : Source address register [Current] -->
        <register>
          <name>CRSAn</name>
          <description>Source address register [Current]</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CRDAn : Destination address register [Current] -->
        <register>
          <name>CRDAn</name>
          <description>Destination address register [Current]</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CRTBn : Transaction byte register [Current] -->
        <register>
          <name>CRTBn</name>
          <description>Transaction byte register [Current]</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CHSTATn : Channel status register -->
        <register>
          <name>CHSTATn</name>
          <description>Channel status register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CHCTRLn : Channel control register -->
        <register>
          <name>CHCTRLn</name>
          <description>Channel control register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CHCFGn : Channel configulation register -->
        <register>
          <name>CHCFGn</name>
          <description>Channel configulation register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CHITVLn : Channel intereval register -->
        <register>
          <name>CHITVLn</name>
          <description>Channel intereval register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- NXLAn : Link address register [Next] -->
        <register>
          <name>NXLAn</name>
          <description>Link address register [Next]</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CRLAn : Link address register [Current] -->
        <register>
          <name>CRLAn</name>
          <description>Link address register [Current]</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       DMAC 1
      *************************
    -->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC1</name>
      <baseAddress>0x400A2840</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>DMA01</name>
        <description>General DMAC channel 1 transfer completion interrupt</description>
        <value>23</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       DMAC 2
      *************************
    -->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC2</name>
      <baseAddress>0x400A2880</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>DMA02</name>
        <description>General DMAC channel 2 transfer completion interrupt</description>
        <value>24</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       DMAC 3
      *************************
    -->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC3</name>
      <baseAddress>0x400A28C0</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>DMA03</name>
        <description>General DMAC channel 3 transfer completion interrupt</description>
        <value>25</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       DMAC Space source size 0
      *************************
    -->
    <peripheral>
      <name>DSS0</name>
      <version>1.0</version>
      <description>DMAC space source size</description>
      <groupName>DMACSS</groupName>
      <baseAddress>0x400A2A00</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- SCNTn : Continuous space source size register -->
        <register>
          <name>SCNTn</name>
          <description>Continuous space source size register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SSKPn : Skip space source size register -->
        <register>
          <name>SSKPn</name>
          <description>Skip space source size register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DCNTn : Continuous space destination size register -->
        <register>
          <name>DCNTn</name>
          <description>Continuous space destination size register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSKPn : Skip space destination size register -->
        <register>
          <name>DSKPn</name>
          <description>Skip space destination size register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       DMAC Space source size 1
      *************************
    -->
    <peripheral derivedFrom="DSS0">
      <name>DSS1</name>
      <baseAddress>0x400A2A20</baseAddress>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       DMAC Space source size 2
      *************************
    -->
    <peripheral derivedFrom="DSS0">
      <name>DSS2</name>
      <baseAddress>0x400A2A40</baseAddress>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       DMAC Space source size 3
      *************************
    -->
    <peripheral derivedFrom="DSS0">
      <name>DSS3</name>
      <baseAddress>0x400A2A60</baseAddress>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       DMA Control
      *************************
    -->
    <peripheral>
      <name>DCTL</name>
      <version>1.0</version>
      <description>DMA control</description>
      <groupName>DMACCTL</groupName>
      <baseAddress>0x400A2B00</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x24</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- DCTRL : DMAC control register -->
        <register>
          <name>DCTRL</name>
          <description>DMAC control register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSCITVL : DMAC descriptor interval register -->
        <register>
          <name>DSCITVL</name>
          <description>DMAC descriptor interval register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSTEN : DMAC enable status register  -->
        <register>
          <name>DSTEN</name>
          <description>DMAC enable status register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSTER : DMAC error status register  -->
        <register>
          <name>DSTER</name>
          <description>DMAC error status register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSTEND : DMAC end status register  -->
        <register>
          <name>DSTEND</name>
          <description>DMAC end status register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSTTC : DMAC terminal count status register  -->
        <register>
          <name>DSTTC</name>
          <description>DMAC terminal count status register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- DSTSUS : DMAC suspend status register  -->
        <register>
          <name>DSTSUS</name>
          <description>DMAC suspend status register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      *************************
       RTDMAC
      *************************
    -->
    <peripheral derivedFrom="DMAC0">
      <name>RTDMAC</name>
      <baseAddress>0x400A2C00</baseAddress>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>RTDMA</name>
        <description>Real-time port DMAC transfer completion interrupt</description>
        <value>26</value>
      </interrupt>
      <interrupt>
        <name>DERR1</name>
        <description>Real-time port DMAC error response interrupt</description>
        <value>89</value>
      </interrupt>
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       RTDMAC Space source size
      *************************
    -->
    <peripheral derivedFrom="DSS0">
      <name>RTDSS</name>
      <baseAddress>0x400A2E00</baseAddress>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      *************************
       RTDMAC Control
      *************************
    -->
    <peripheral derivedFrom="DCTL">
      <name>RTDCTL</name>
      <baseAddress>0x400A2F00</baseAddress>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
    </peripheral>
    <!--
      ===================================
       Port (GPIO)
      ===================================
    -->
    <peripheral>
      <name>GPIO</name>
      <version>1.0</version>
      <description>Port (GPIO)</description>
      <groupName>GPIO</groupName>
      <baseAddress>0x400A3000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>INTPZ0</name>
        <description>INTPZ0 input</description>
        <value>47</value>
      </interrupt>
      <interrupt>
        <name>INTPZ1</name>
        <description>INTPZ1 input</description>
        <value>48</value>
      </interrupt>
      <interrupt>
        <name>INTPZ2</name>
        <description>INTPZ2 input</description>
        <value>49</value>
      </interrupt>
      <interrupt>
        <name>INTPZ3</name>
        <description>INTPZ3 input</description>
        <value>50</value>
      </interrupt>
      <interrupt>
        <name>INTPZ4</name>
        <description>INTPZ4 input</description>
        <value>51</value>
      </interrupt>
      <interrupt>
        <name>INTPZ5</name>
        <description>INTPZ5 input</description>
        <value>52</value>
      </interrupt>
      <interrupt>
        <name>INTPZ6</name>
        <description>INTPZ6 input</description>
        <value>53</value>
      </interrupt>
      <interrupt>
        <name>INTPZ7</name>
        <description>INTPZ7 input</description>
        <value>54</value>
      </interrupt>
      <interrupt>
        <name>INTPZ8</name>
        <description>INTPZ8 input</description>
        <value>55</value>
      </interrupt>
      <interrupt>
        <name>INTPZ9</name>
        <description>INTPZ9 input</description>
        <value>56</value>
      </interrupt>
      <interrupt>
        <name>INTPZ10</name>
        <description>INTPZ10 input</description>
        <value>57</value>
      </interrupt>
      <interrupt>
        <name>INTPZ11</name>
        <description>INTPZ11 input / TAUD channel 5 interrupt</description>
        <value>58</value>
      </interrupt>
      <interrupt>
        <name>INTPZ12</name>
        <description>INTPZ12 input / TAUD channel 6 interrupt</description>
        <value>59</value>
      </interrupt>
      <interrupt>
        <name>INTPZ13</name>
        <description>INTPZ13 input / TAUD channel 7 interrupt</description>
        <value>60</value>
      </interrupt>
      <interrupt>
        <name>INTPZ14</name>
        <description>INTPZ14 input / TAUD channel 8 interrupt</description>
        <value>61</value>
      </interrupt>
      <interrupt>
        <name>INTPZ15</name>
        <description>INTPZ15 input / TAUD channel 9 interrupt</description>
        <value>62</value>
      </interrupt>
      <interrupt>
        <name>INTPZ16</name>
        <description>INTPZ16 input / TAUD channel 10 interrupt</description>
        <value>63</value>
      </interrupt>
      <interrupt>
        <name>INTPZ17</name>
        <description>INTPZ17 input / TAUD channel 11 interrupt</description>
        <value>64</value>
      </interrupt>
      <interrupt>
        <name>INTPZ18</name>
        <description>INTPZ18 input / TAUD channel 12 interrupt</description>
        <value>65</value>
      </interrupt>
      <interrupt>
        <name>INTPZ19</name>
        <description>INTPZ19 input / TAUD channel 13 interrupt</description>
        <value>66</value>
      </interrupt>
      <interrupt>
        <name>INTPZ20</name>
        <description>INTPZ20 input / TAUD channel 14 interrupt</description>
        <value>67</value>
      </interrupt>
      <interrupt>
        <name>INTPZ21</name>
        <description>INTPZ21 input / TAUD channel 15 interrupt</description>
        <value>68</value>
      </interrupt>
      <interrupt>
        <name>INTPZ22</name>
        <description>INTPZ22 input / peak interrupt (TAPA)</description>
        <value>69</value>
      </interrupt>
      <interrupt>
        <name>INTPZ23</name>
        <description>INTPZ23 input / trough interrupt (TAPA)</description>
        <value>70</value>
      </interrupt>
      <interrupt>
        <name>INTPZ24</name>
        <description>INTPZ24 input</description>
        <value>71</value>
      </interrupt>
      <interrupt>
        <name>INTPZ25</name>
        <description>INTPZ25 input</description>
        <value>72</value>
      </interrupt>
      <interrupt>
        <name>INTPZ26</name>
        <description>INTPZ26 input</description>
        <value>73</value>
      </interrupt>
      <interrupt>
        <name>INTPZ27</name>
        <description>INTPZ27 input</description>
        <value>74</value>
      </interrupt>
      <interrupt>
        <name>INTPZ28</name>
        <description>INTPZ28 input</description>
        <value>75</value>
      </interrupt>
      <!-- ======== Register ======== -->
      <registers>
        <!-- P0W : Port register 0 ( 32 bit) -->
        <register>
          <name>P0W</name>
          <description>Port register 0 ( 32 bit)</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P4W : Port register 4 ( 32 bit) -->
        <register>
          <name>P4W</name>
          <description>Port register 4 ( 32 bit)</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM0W : Port mode register 0 ( 32 bit) -->
        <register>
          <name>PM0W</name>
          <description>Port mode register 0 ( 32 bit)</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM4W : Port mode register 4 ( 32 bit) -->
        <register>
          <name>PM4W</name>
          <description>Port mode register 4 ( 32 bit)</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC0W : Port mode control register 0 ( 32 bit) -->
        <register>
          <name>PMC0W</name>
          <description>Port mode control register 0 ( 32 bit)</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC4W : Port mode control register 4 ( 32 bit) -->
        <register>
          <name>PMC4W</name>
          <description>Port mode control register 4 ( 32 bit)</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC0W : Port function control register 0 ( 32 bit) -->
        <register>
          <name>PFC0W</name>
          <description>Port function control register 0 ( 32 bit)</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC4W : Port function control register 4 ( 32 bit) -->
        <register>
          <name>PFC4W</name>
          <description>Port function control register 4 ( 32 bit)</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE0W : Port function control ext.register 0 ( 32 bit) -->
        <register>
          <name>PFCE0W</name>
          <description>Port function control ext.register 0 ( 32 bit)</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE4W : Port function control ext.register 4 ( 32 bit) -->
        <register>
          <name>PFCE4W</name>
          <description>Port function control ext.register 4 ( 32 bit)</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN0W : Port input level register 0 ( 32 bit) -->
        <register>
          <name>PIN0W</name>
          <description>Port input level register 0 ( 32 bit)</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN4W : Port input level register 4 ( 32 bit) -->
        <register>
          <name>PIN4W</name>
          <description>Port input level register 4 ( 32 bit)</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P0H : Port register 0 ( 16 bit) -->
        <register>
          <name>P0H</name>
          <description>Port register 0 ( 16 bit)</description>
          <alternateRegister>P0W</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P2H : Port register 2 ( 16 bit) -->
        <register>
          <name>P2H</name>
          <description>Port register 2 ( 16 bit)</description>
          <alternateRegister>P0W</alternateRegister>
          <addressOffset>0x02</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P4H : Port register 4 ( 16 bit) -->
        <register>
          <name>P4H</name>
          <description>Port register 4 ( 16 bit)</description>
          <alternateRegister>P4W</alternateRegister>
          <addressOffset>0x04</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P6H : Port register 6 ( 16 bit) -->
        <register>
          <name>P6H</name>
          <description>Port register 6 ( 16 bit)</description>
          <alternateRegister>P4W</alternateRegister>
          <addressOffset>0x06</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM0H : Port mode register 0 ( 16 bit) -->
        <register>
          <name>PM0H</name>
          <description>Port mode register 0 ( 16 bit)</description>
          <alternateRegister>PM0W</alternateRegister>
          <addressOffset>0x10</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM2H : Port mode register 2 ( 16 bit) -->
        <register>
          <name>PM2H</name>
          <description>Port mode register 2 ( 16 bit)</description>
          <alternateRegister>PM0W</alternateRegister>
          <addressOffset>0x12</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM4H : Port mode register 4 ( 16 bit) -->
        <register>
          <name>PM4H</name>
          <description>Port mode register 4 ( 16 bit)</description>
          <alternateRegister>PM4W</alternateRegister>
          <addressOffset>0x14</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM6H : Port mode register 6 ( 16 bit) -->
        <register>
          <name>PM6H</name>
          <description>Port mode register 6 ( 16 bit)</description>
          <alternateRegister>PM4W</alternateRegister>
          <addressOffset>0x16</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC0H : Port mode control register 0 ( 16 bit) -->
        <register>
          <name>PMC0H</name>
          <description>Port mode control register 0 ( 16 bit)</description>
          <alternateRegister>PMC0W</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC2H : Port mode control register 2 ( 16 bit) -->
        <register>
          <name>PMC2H</name>
          <description>Port mode control register 2 ( 16 bit)</description>
          <alternateRegister>PMC0W</alternateRegister>
          <addressOffset>0x22</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC4H : Port mode control register 4 ( 16 bit) -->
        <register>
          <name>PMC4H</name>
          <description>Port mode control register 4 ( 16 bit)</description>
          <alternateRegister>PMC4W</alternateRegister>
          <addressOffset>0x24</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC6H : Port mode control register 6 ( 16 bit) -->
        <register>
          <name>PMC6H</name>
          <description>Port mode control register 6 ( 16 bit)</description>
          <alternateRegister>PMC4W</alternateRegister>
          <addressOffset>0x26</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC0H : Port function control register 0 ( 16 bit) -->
        <register>
          <name>PFC0H</name>
          <description>Port function control register 0 ( 16 bit)</description>
          <alternateRegister>PFC0W</alternateRegister>
          <addressOffset>0x30</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC2H : Port function control register 2 ( 16 bit) -->
        <register>
          <name>PFC2H</name>
          <description>Port function control register 2 ( 16 bit)</description>
          <alternateRegister>PFC0W</alternateRegister>
          <addressOffset>0x32</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC4H : Port function control register 4 ( 16 bit) -->
        <register>
          <name>PFC4H</name>
          <description>Port function control register 4 ( 16 bit)</description>
          <alternateRegister>PFC4W</alternateRegister>
          <addressOffset>0x34</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC6H : Port function control register 6 ( 16 bit) -->
        <register>
          <name>PFC6H</name>
          <description>Port function control register 6 ( 16 bit)</description>
          <alternateRegister>PFC4W</alternateRegister>
          <addressOffset>0x36</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE0H : Port function control ext.register 0 ( 16 bit) -->
        <register>
          <name>PFCE0H</name>
          <description>Port function control ext.register 0 ( 16 bit)</description>
          <alternateRegister>PFCE0W</alternateRegister>
          <addressOffset>0x40</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE2H : Port function control ext.register 2 ( 16 bit) -->
        <register>
          <name>PFCE2H</name>
          <description>Port function control ext.register 2 ( 16 bit)</description>
          <alternateRegister>PFCE0W</alternateRegister>
          <addressOffset>0x42</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE4H : Port function control ext.register 4 ( 16 bit) -->
        <register>
          <name>PFCE4H</name>
          <description>Port function control ext.register 4 ( 16 bit)</description>
          <alternateRegister>PFCE4W</alternateRegister>
          <addressOffset>0x44</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE6H : Port function control ext.register 6 ( 16 bit) -->
        <register>
          <name>PFCE6H</name>
          <description>Port function control ext.register 6 ( 16 bit)</description>
          <alternateRegister>PFCE4W</alternateRegister>
          <addressOffset>0x46</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN0H : Port input level register 0 ( 16 bit) -->
        <register>
          <name>PIN0H</name>
          <description>Port input level register 0 ( 16 bit)</description>
          <alternateRegister>PIN0W</alternateRegister>
          <addressOffset>0x50</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN2H : Port input level register 2 ( 16 bit) -->
        <register>
          <name>PIN2H</name>
          <description>Port input level register 2 ( 16 bit)</description>
          <alternateRegister>PIN0W</alternateRegister>
          <addressOffset>0x52</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN4H : Port input level register 4 ( 16 bit) -->
        <register>
          <name>PIN4H</name>
          <description>Port input level register 4 ( 16 bit)</description>
          <alternateRegister>PIN4W</alternateRegister>
          <addressOffset>0x54</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN6H : Port input level register 6 ( 16 bit) -->
        <register>
          <name>PIN6H</name>
          <description>Port input level register 6 ( 16 bit)</description>
          <alternateRegister>PIN4W</alternateRegister>
          <addressOffset>0x56</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P0B : Port register 0 ( 8 bit) -->
        <register>
          <name>P0B</name>
          <description>Port register 0 ( 8 bit)</description>
          <alternateRegister>P0W</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P1B : Port register 1 ( 8 bit) -->
        <register>
          <name>P1B</name>
          <description>Port register 1 ( 8 bit)</description>
          <alternateRegister>P0W</alternateRegister>
          <addressOffset>0x01</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P2B : Port register 2 ( 8 bit) -->
        <register>
          <name>P2B</name>
          <description>Port register 2 ( 8 bit)</description>
          <alternateRegister>P0W</alternateRegister>
          <addressOffset>0x02</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P3B : Port register 3 ( 8 bit) -->
        <register>
          <name>P3B</name>
          <description>Port register 3 ( 8 bit)</description>
          <alternateRegister>P0W</alternateRegister>
          <addressOffset>0x03</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P4B : Port register 4 ( 8 bit) -->
        <register>
          <name>P4B</name>
          <description>Port register 4 ( 8 bit)</description>
          <alternateRegister>P4W</alternateRegister>
          <addressOffset>0x04</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P5B : Port register 5 ( 8 bit) -->
        <register>
          <name>P5B</name>
          <description>Port register 5 ( 8 bit)</description>
          <alternateRegister>P4W</alternateRegister>
          <addressOffset>0x05</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P6B : Port register 6 ( 8 bit) -->
        <register>
          <name>P6B</name>
          <description>Port register 6 ( 8 bit)</description>
          <alternateRegister>P4W</alternateRegister>
          <addressOffset>0x06</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- P7B : Port register 7 ( 8 bit) -->
        <register>
          <name>P7B</name>
          <description>Port register 7 ( 8 bit)</description>
          <alternateRegister>P4W</alternateRegister>
          <addressOffset>0x07</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM0B : Port mode register 0 ( 8 bit) -->
        <register>
          <name>PM0B</name>
          <description>Port mode register 0 ( 8 bit)</description>
          <alternateRegister>PM0W</alternateRegister>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM1B : Port mode register 1 ( 8 bit) -->
        <register>
          <name>PM1B</name>
          <description>Port mode register 1 ( 8 bit)</description>
          <alternateRegister>PM0W</alternateRegister>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM2B : Port mode register 2 ( 8 bit) -->
        <register>
          <name>PM2B</name>
          <description>Port mode register 2 ( 8 bit)</description>
          <alternateRegister>PM0W</alternateRegister>
          <addressOffset>0x12</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM3B : Port mode register 3 ( 8 bit) -->
        <register>
          <name>PM3B</name>
          <description>Port mode register 3 ( 8 bit)</description>
          <alternateRegister>PM0W</alternateRegister>
          <addressOffset>0x13</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM4B : Port mode register 4 ( 8 bit) -->
        <register>
          <name>PM4B</name>
          <description>Port mode register 4 ( 8 bit)</description>
          <alternateRegister>PM4W</alternateRegister>
          <addressOffset>0x14</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM5B : Port mode register 5 ( 8 bit) -->
        <register>
          <name>PM5B</name>
          <description>Port mode register 5 ( 8 bit)</description>
          <alternateRegister>PM4W</alternateRegister>
          <addressOffset>0x15</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM6B : Port mode register 6 ( 8 bit) -->
        <register>
          <name>PM6B</name>
          <description>Port mode register 6 ( 8 bit)</description>
          <alternateRegister>PM4W</alternateRegister>
          <addressOffset>0x16</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PM7B : Port mode register 7 ( 8 bit) -->
        <register>
          <name>PM7B</name>
          <description>Port mode register 7 ( 8 bit)</description>
          <alternateRegister>PM4W</alternateRegister>
          <addressOffset>0x17</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC0B : Port mode control register 0 ( 8 bit) -->
        <register>
          <name>PMC0B</name>
          <description>Port mode control register 0 ( 8 bit)</description>
          <alternateRegister>PMC0W</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC1B : Port mode control register 1 ( 8 bit) -->
        <register>
          <name>PMC1B</name>
          <description>Port mode control register 1 ( 8 bit)</description>
          <alternateRegister>PMC0W</alternateRegister>
          <addressOffset>0x21</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC2B : Port mode control register 2 ( 8 bit) -->
        <register>
          <name>PMC2B</name>
          <description>Port mode control register 2 ( 8 bit)</description>
          <alternateRegister>PMC0W</alternateRegister>
          <addressOffset>0x22</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC3B : Port mode control register 3 ( 8 bit) -->
        <register>
          <name>PMC3B</name>
          <description>Port mode control register 3 ( 8 bit)</description>
          <alternateRegister>PMC0W</alternateRegister>
          <addressOffset>0x23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC4B : Port mode control register 4 ( 8 bit) -->
        <register>
          <name>PMC4B</name>
          <description>Port mode control register 4 ( 8 bit)</description>
          <alternateRegister>PMC4W</alternateRegister>
          <addressOffset>0x24</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC5B : Port mode control register 5 ( 8 bit) -->
        <register>
          <name>PMC5B</name>
          <description>Port mode control register 5 ( 8 bit)</description>
          <alternateRegister>PMC4W</alternateRegister>
          <addressOffset>0x25</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC6B : Port mode control register 6 ( 8 bit) -->
        <register>
          <name>PMC6B</name>
          <description>Port mode control register 6 ( 8 bit)</description>
          <alternateRegister>PMC4W</alternateRegister>
          <addressOffset>0x26</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PMC7B : Port mode control register 7 ( 8 bit) -->
        <register>
          <name>PMC7B</name>
          <description>Port mode control register 7 ( 8 bit)</description>
          <alternateRegister>PMC4W</alternateRegister>
          <addressOffset>0x27</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC0B : Port function control register 0 ( 8 bit) -->
        <register>
          <name>PFC0B</name>
          <description>Port function control register 0 ( 8 bit)</description>
          <alternateRegister>PFC0W</alternateRegister>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC1B : Port function control register 1 ( 8 bit) -->
        <register>
          <name>PFC1B</name>
          <description>Port function control register 1 ( 8 bit)</description>
          <alternateRegister>PFC0W</alternateRegister>
          <addressOffset>0x31</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC2B : Port function control register 2 ( 8 bit) -->
        <register>
          <name>PFC2B</name>
          <description>Port function control register 2 ( 8 bit)</description>
          <alternateRegister>PFC0W</alternateRegister>
          <addressOffset>0x32</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC3B : Port function control register 3 ( 8 bit) -->
        <register>
          <name>PFC3B</name>
          <description>Port function control register 3 ( 8 bit)</description>
          <alternateRegister>PFC0W</alternateRegister>
          <addressOffset>0x33</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC4B : Port function control register 4 ( 8 bit) -->
        <register>
          <name>PFC4B</name>
          <description>Port function control register 4 ( 8 bit)</description>
          <alternateRegister>PFC4W</alternateRegister>
          <addressOffset>0x34</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC5B : Port function control register 5 ( 8 bit) -->
        <register>
          <name>PFC5B</name>
          <description>Port function control register 5 ( 8 bit)</description>
          <alternateRegister>PFC4W</alternateRegister>
          <addressOffset>0x35</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC6B : Port function control register 6 ( 8 bit) -->
        <register>
          <name>PFC6B</name>
          <description>Port function control register 6 ( 8 bit)</description>
          <alternateRegister>PFC4W</alternateRegister>
          <addressOffset>0x36</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFC7B : Port function control register 7 ( 8 bit) -->
        <register>
          <name>PFC7B</name>
          <description>Port function control register 7 ( 8 bit)</description>
          <alternateRegister>PFC4W</alternateRegister>
          <addressOffset>0x37</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE0B : Port function control ext.register 0 ( 8 bit) -->
        <register>
          <name>PFCE0B</name>
          <description>Port function control ext.register 0 ( 8 bit)</description>
          <alternateRegister>PFCE0W</alternateRegister>
          <addressOffset>0x40</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE1B : Port function control ext.register 1 ( 8 bit) -->
        <register>
          <name>PFCE1B</name>
          <description>Port function control ext.register 1 ( 8 bit)</description>
          <alternateRegister>PFCE0W</alternateRegister>
          <addressOffset>0x41</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE2B : Port function control ext.register 2 ( 8 bit) -->
        <register>
          <name>PFCE2B</name>
          <description>Port function control ext.register 2 ( 8 bit)</description>
          <alternateRegister>PFCE0W</alternateRegister>
          <addressOffset>0x42</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE3B : Port function control ext.register 3 ( 8 bit) -->
        <register>
          <name>PFCE3B</name>
          <description>Port function control ext.register 3 ( 8 bit)</description>
          <alternateRegister>PFCE0W</alternateRegister>
          <addressOffset>0x43</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE4B : Port function control ext.register 4 ( 8 bit) -->
        <register>
          <name>PFCE4B</name>
          <description>Port function control ext.register 4 ( 8 bit)</description>
          <alternateRegister>PFCE4W</alternateRegister>
          <addressOffset>0x44</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE5B : Port function control ext.register 5 ( 8 bit) -->
        <register>
          <name>PFCE5B</name>
          <description>Port function control ext.register 5 ( 8 bit)</description>
          <alternateRegister>PFCE4W</alternateRegister>
          <addressOffset>0x45</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE6B : Port function control ext.register 6 ( 8 bit) -->
        <register>
          <name>PFCE6B</name>
          <description>Port function control ext.register 6 ( 8 bit)</description>
          <alternateRegister>PFCE4W</alternateRegister>
          <addressOffset>0x46</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PFCE7B : Port function control ext.register 7 ( 8 bit) -->
        <register>
          <name>PFCE7B</name>
          <description>Port function control ext.register 7 ( 8 bit)</description>
          <alternateRegister>PFCE4W</alternateRegister>
          <addressOffset>0x47</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN0B : Port input level register 0 ( 8 bit) -->
        <register>
          <name>PIN0B</name>
          <description>Port input level register 0 ( 8 bit)</description>
          <alternateRegister>PIN0W</alternateRegister>
          <addressOffset>0x50</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN1B : Port input level register 1 ( 8 bit) -->
        <register>
          <name>PIN1B</name>
          <description>Port input level register 1 ( 8 bit)</description>
          <alternateRegister>PIN0W</alternateRegister>
          <addressOffset>0x51</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN2B : Port input level register 2 ( 8 bit) -->
        <register>
          <name>PIN2B</name>
          <description>Port input level register 2 ( 8 bit)</description>
          <alternateRegister>PIN0W</alternateRegister>
          <addressOffset>0x52</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN3B : Port input level register 3 ( 8 bit) -->
        <register>
          <name>PIN3B</name>
          <description>Port input level register 3 ( 8 bit)</description>
          <alternateRegister>PIN0W</alternateRegister>
          <addressOffset>0x53</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN4B : Port input level register 4 ( 8 bit) -->
        <register>
          <name>PIN4B</name>
          <description>Port input level register 4 ( 8 bit)</description>
          <alternateRegister>PIN4W</alternateRegister>
          <addressOffset>0x54</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN5B : Port input level register 5 ( 8 bit) -->
        <register>
          <name>PIN5B</name>
          <description>Port input level register 5 ( 8 bit)</description>
          <alternateRegister>PIN4W</alternateRegister>
          <addressOffset>0x55</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN6B : Port input level register 6 ( 8 bit) -->
        <register>
          <name>PIN6B</name>
          <description>Port input level register 6 ( 8 bit)</description>
          <alternateRegister>PIN4W</alternateRegister>
          <addressOffset>0x56</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- PIN7B : Port input level register 7 ( 8 bit) -->
        <register>
          <name>PIN7B</name>
          <description>Port input level register 7 ( 8 bit)</description>
          <alternateRegister>PIN4W</alternateRegister>
          <addressOffset>0x57</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       Port (RTPORT)
      ===================================
    -->
    <peripheral>
      <name>RTPORT</name>
      <version>1.0</version>
      <description>Port (RTPORT)</description>
      <groupName>RTPORT</groupName>
      <baseAddress>0x400A3400</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- RP0W : RT Port register 0 ( 32 bit) -->
        <register>
          <name>RP0W</name>
          <description>RT Port register 0 ( 32 bit)</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM0W : RT Port mode register 0 ( 32 bit) -->
        <register>
          <name>RPM0W</name>
          <description>RT Port mode register 0 ( 32 bit)</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC0W : RT Port mode control register 0 ( 32 bit) -->
        <register>
          <name>RPMC0W</name>
          <description>RT Port mode control register 0 ( 32 bit)</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC0W : RT Port funciton control register 0 ( 32 bit) -->
        <register>
          <name>RPFC0W</name>
          <description>RT Port function control register 0 ( 32 bit)</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE0W : RT Port function control ext.register 0 ( 32 bit) -->
        <register>
          <name>RPFCE0W</name>
          <description>RT Port function control ext.register 0 ( 32 bit)</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN0W : RT Port input level register 0 ( 32 bit) -->
        <register>
          <name>RPIN0W</name>
          <description>RT Port input level register 0 ( 32 bit)</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RP0H : RT Port register 0 ( 16 bit) -->
        <register>
          <name>RP0H</name>
          <description>RT Port register 0 ( 16 bit)</description>
          <alternateRegister>RP0W</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RP2H : RT Port register 2 ( 16 bit) -->
        <register>
          <name>RP2H</name>
          <description>RT Port register 2 ( 16 bit)</description>
          <alternateRegister>RP0W</alternateRegister>
          <addressOffset>0x02</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM0H : RT Port mode register 0 ( 16 bit) -->
        <register>
          <name>RPM0H</name>
          <description>RT Port mode register 0 ( 16 bit)</description>
          <alternateRegister>RPM0W</alternateRegister>
          <addressOffset>0x10</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM2H : RT Port mode register 2 ( 16 bit) -->
        <register>
          <name>RPM2H</name>
          <description>RT Port mode register 2 ( 16 bit)</description>
          <alternateRegister>RPM0W</alternateRegister>
          <addressOffset>0x12</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC0H : RT Port mode control register 0 ( 16 bit) -->
        <register>
          <name>RPMC0H</name>
          <description>RT Port mode control register 0 ( 16 bit)</description>
          <alternateRegister>RPMC0W</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC2H : RT Port mode control register 2 ( 16 bit) -->
        <register>
          <name>RPMC2H</name>
          <description>RT Port mode control register 2 ( 16 bit)</description>
          <alternateRegister>RPMC0W</alternateRegister>
          <addressOffset>0x22</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC0H : RT Port function control register 0 ( 16 bit) -->
        <register>
          <name>RPFC0H</name>
          <description>RT Port function control register 0 ( 16 bit)</description>
          <alternateRegister>RPFC0W</alternateRegister>
          <addressOffset>0x30</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC2H : RT Port function control register 2 ( 16 bit) -->
        <register>
          <name>RPFC2H</name>
          <description>RT Port function control register 2 ( 16 bit)</description>
          <alternateRegister>RPFC0W</alternateRegister>
          <addressOffset>0x32</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE0H : RT Port function control ext.register 0 ( 16 bit) -->
        <register>
          <name>RPFCE0H</name>
          <description>RT Port function control ext.register 0 ( 16 bit)</description>
          <alternateRegister>RPFCE0W</alternateRegister>
          <addressOffset>0x40</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE2H : RT Port function control ext.register 2 ( 16 bit) -->
        <register>
          <name>RPFCE2H</name>
          <description>RT Port function control ext.register 2 ( 16 bit)</description>
          <alternateRegister>RPFCE0W</alternateRegister>
          <addressOffset>0x42</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN0H : RT Port input level register 0 ( 16 bit) -->
        <register>
          <name>RPIN0H</name>
          <description>RT Port input level register 0 ( 16 bit)</description>
          <alternateRegister>RPIN0W</alternateRegister>
          <addressOffset>0x50</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN2H : RT Port input level register 2 ( 16 bit) -->
        <register>
          <name>RPIN2H</name>
          <description>RT Port input level register 2 ( 16 bit)</description>
          <alternateRegister>RPIN0W</alternateRegister>
          <addressOffset>0x52</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RP0B : RT Port register 0 ( 8 bit) -->
        <register>
          <name>RP0B</name>
          <description>RT Port register 0 ( 8 bit)</description>
          <alternateRegister>RP0W</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RP1B : RT Port register 1 ( 8 bit) -->
        <register>
          <name>RP1B</name>
          <description>RT Port register 1 ( 8 bit)</description>
          <alternateRegister>RP0W</alternateRegister>
          <addressOffset>0x01</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RP2B : RT Port register 2 ( 8 bit) -->
        <register>
          <name>RP2B</name>
          <description>RT Port register 2 ( 8 bit)</description>
          <alternateRegister>RP0W</alternateRegister>
          <addressOffset>0x02</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RP3B : RT Port register 3 ( 8 bit) -->
        <register>
          <name>RP3B</name>
          <description>RT Port register 3 ( 8 bit)</description>
          <alternateRegister>RP0W</alternateRegister>
          <addressOffset>0x03</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM0B : RT Port mode register 0 ( 8 bit) -->
        <register>
          <name>RPM0B</name>
          <description>RT Port mode register 0 ( 8 bit)</description>
          <alternateRegister>RPM0W</alternateRegister>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM1B : RT Port mode register 1 ( 8 bit) -->
        <register>
          <name>RPM1B</name>
          <description>RT Port mode register 1 ( 8 bit)</description>
          <alternateRegister>RPM0W</alternateRegister>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM2B : RT Port mode register 2 ( 8 bit) -->
        <register>
          <name>RPM2B</name>
          <description>RT Port mode register 2 ( 8 bit)</description>
          <alternateRegister>RPM0W</alternateRegister>
          <addressOffset>0x12</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPM3B : RT Port mode register 3 ( 8 bit) -->
        <register>
          <name>RPM3B</name>
          <description>RT Port mode register 3 ( 8 bit)</description>
          <alternateRegister>RPM0W</alternateRegister>
          <addressOffset>0x13</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC0B : RT Port mode control register 0 ( 8 bit) -->
        <register>
          <name>RPMC0B</name>
          <description>RT Port mode control register 0 ( 8 bit)</description>
          <alternateRegister>RPMC0W</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC1B : RT Port mode control register 1 ( 8 bit) -->
        <register>
          <name>RPMC1B</name>
          <description>RT Port mode control register 1 ( 8 bit)</description>
          <alternateRegister>RPMC0W</alternateRegister>
          <addressOffset>0x21</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC2B : RT Port mode control register 2 ( 8 bit) -->
        <register>
          <name>RPMC2B</name>
          <description>RT Port mode control register 2 ( 8 bit)</description>
          <alternateRegister>RPMC0W</alternateRegister>
          <addressOffset>0x22</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPMC3B : RT Port mode control register 3 ( 8 bit) -->
        <register>
          <name>RPMC3B</name>
          <description>RT Port mode control register 3 ( 8 bit)</description>
          <alternateRegister>RPMC0W</alternateRegister>
          <addressOffset>0x23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC0B : RT Port function control register 0 ( 8 bit) -->
        <register>
          <name>RPFC0B</name>
          <description>RT Port function control register 0 ( 8 bit)</description>
          <alternateRegister>RPFC0W</alternateRegister>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC1B : RT Port function control register 1 ( 8 bit) -->
        <register>
          <name>RPFC1B</name>
          <description>RT Port function control register 1 ( 8 bit)</description>
          <alternateRegister>RPFC0W</alternateRegister>
          <addressOffset>0x31</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC2B : RT Port function control register 2 ( 8 bit) -->
        <register>
          <name>RPFC2B</name>
          <description>RT Port function control register 2 ( 8 bit)</description>
          <alternateRegister>RPFC0W</alternateRegister>
          <addressOffset>0x32</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFC3B : RT Port function control register 3 ( 8 bit) -->
        <register>
          <name>RPFC3B</name>
          <description>RT Port function control register 3 ( 8 bit)</description>
          <alternateRegister>RPFC0W</alternateRegister>
          <addressOffset>0x33</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE0B : RT Port function control ext.register 0 ( 8 bit) -->
        <register>
          <name>RPFCE0B</name>
          <description>RT Port function control ext.register 0 ( 8 bit)</description>
          <alternateRegister>RPFCE0W</alternateRegister>
          <addressOffset>0x40</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE1B : RT Port function control ext.register 1 ( 8 bit) -->
        <register>
          <name>RPFCE1B</name>
          <description>RT Port function control ext.register 1 ( 8 bit)</description>
          <alternateRegister>RPFCE0W</alternateRegister>
          <addressOffset>0x41</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE2B : RT Port function control ext.register 2 ( 8 bit) -->
        <register>
          <name>RPFCE2B</name>
          <description>RT Port function control ext.register 2 ( 8 bit)</description>
          <alternateRegister>RPFCE0W</alternateRegister>
          <addressOffset>0x42</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPFCE3B : RT Port function control ext.register 3 ( 8 bit) -->
        <register>
          <name>RPFCE3B</name>
          <description>RT Port function control ext.register 3 ( 8 bit)</description>
          <alternateRegister>RPFCE0W</alternateRegister>
          <addressOffset>0x43</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN0B : RT Port input level register 0 ( 8 bit) -->
        <register>
          <name>RPIN0B</name>
          <description>RT Port input level register 0 ( 8 bit)</description>
          <alternateRegister>RPIN0W</alternateRegister>
          <addressOffset>0x50</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN1B : RT Port input level register 1 ( 8 bit) -->
        <register>
          <name>RPIN1B</name>
          <description>RT Port input level register 1 ( 8 bit)</description>
          <alternateRegister>RPIN0W</alternateRegister>
          <addressOffset>0x51</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN2B : RT Port input level register 2 ( 8 bit) -->
        <register>
          <name>RPIN2B</name>
          <description>RT Port input level register 2 ( 8 bit)</description>
          <alternateRegister>RPIN0W</alternateRegister>
          <addressOffset>0x52</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- RPIN3B : RT Port input level register 3 ( 8 bit) -->
        <register>
          <name>RPIN3B</name>
          <description>RT Port input level register 3 ( 8 bit)</description>
          <alternateRegister>RPIN0W</alternateRegister>
          <addressOffset>0x53</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       Port (EXPORT)
      ===================================
    -->
    <peripheral>
      <name>EXTPORT</name>
      <version>1.0</version>
      <description>Port (EXTPORT)</description>
      <groupName>EXTPORT</groupName>
      <baseAddress>0x400A3800</baseAddress>
      <!-- ======== Default type ======== -->
      <size>8</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- EXTP0W : EXT Port register 0 ( 32 bit) -->
        <register>
          <name>EXTP0W</name>
          <description>EXT Port register 0 ( 32 bit) </description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPM0W : EXT Port mode register 0 ( 32 bit) -->
        <register>
          <name>EXTPM0W</name>
          <description>EXT Port mode register 0 ( 32 bit) </description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPMC0W : EXT Port mode control register 0 ( 32 bit) -->
        <register>
          <name>EXTPMC0W</name>
          <description>EXT Port mode control register 0 ( 32 bit) </description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFC0W : EXT Port function control register 0 ( 32 bit) -->
        <register>
          <name>EXTPFC0W</name>
          <description>EXT Port function control register 0 ( 32 bit) </description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFCE0W : EXT Port function control ext.register 0 ( 32 bit) -->
        <register>
          <name>EXTPFCE0W</name>
          <description>EXT Port function control ext.register 0 ( 32 bit) </description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPIN0W : EXT Port input register 0 ( 32 bit) -->
        <register>
          <name>EXTPIN0W</name>
          <description>EXT Port input register 0 ( 32 bit) </description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTP0H : EXT Port register 0 ( 16 bit) -->
        <register>
          <name>EXTP0H</name>
          <description>EXT Port register 0 ( 16 bit) </description>
          <alternateRegister>EXTP0W</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPM0H : EXT Port mode register 0 ( 16 bit) -->
        <register>
          <name>EXTPM0H</name>
          <description>EXT Port mode register 0 ( 16 bit) </description>
          <alternateRegister>EXTPM0W</alternateRegister>
          <addressOffset>0x10</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPMC0H : EXT Port mode control register 0 ( 16 bit) -->
        <register>
          <name>EXTPMC0H</name>
          <description>EXT Port mode control register 0 ( 16 bit) </description>
          <alternateRegister>EXTPMC0W</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFC0H : EXT Port function control register 0 ( 16 bit) -->
        <register>
          <name>EXTPFC0H</name>
          <description>EXT Port function control register 0 ( 16 bit) </description>
          <alternateRegister>EXTPFC0W</alternateRegister>
          <addressOffset>0x30</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFCE0H : EXT Port function control ext.register 0 ( 16 bit) -->
        <register>
          <name>EXTPFCE0H</name>
          <description>EXT Port function control ext.register 0 ( 16 bit) </description>
          <alternateRegister>EXTPFCE0W</alternateRegister>
          <addressOffset>0x40</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPIN0H : EXT Port input register 0 ( 16 bit) -->
        <register>
          <name>EXTPIN0H</name>
          <description>EXT Port input register 0 ( 16 bit) </description>
          <alternateRegister>EXTPIN0W</alternateRegister>
          <addressOffset>0x50</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTP0B : EXT Port register 0 ( 8 bit) -->
        <register>
          <name>EXTP0B</name>
          <description>EXT Port register 0 ( 8 bit)</description>
          <alternateRegister>EXTP0W</alternateRegister>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTP1B : EXT Port register 1 ( 8 bit) -->
        <register>
          <name>EXTP1B</name>
          <description>EXT Port register 1 ( 8 bit)</description>
          <alternateRegister>EXTP0W</alternateRegister>
          <addressOffset>0x01</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPM0B : EXT Port mode register 0 ( 8 bit) -->
        <register>
          <name>EXTPM0B</name>
          <description>EXT Port Mode register 0 ( 8 bit)</description>
          <alternateRegister>EXTPM0W</alternateRegister>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPM1B : EXT Port mode register 1 ( 8 bit) -->
        <register>
          <name>EXTPM1B</name>
          <description>EXT Port Mode register 1 ( 8 bit)</description>
          <alternateRegister>EXTPM0W</alternateRegister>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPMC0B : EXT Port mode control register 0 ( 8 bit) -->
        <register>
          <name>EXTPMC0B</name>
          <description>EXT Port mode control register 0 ( 8 bit)</description>
          <alternateRegister>EXTPMC0W</alternateRegister>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPMC1B : EXT Port mode control register 1 ( 8 bit) -->
        <register>
          <name>EXTPMC1B</name>
          <description>EXT Port mode control register 1 ( 8 bit)</description>
          <alternateRegister>EXTPMC0W</alternateRegister>
          <addressOffset>0x21</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFC0B : EXT function control register 0 ( 8 bit) -->
        <register>
          <name>EXTPFC0B</name>
          <description>EXT function control register 0 ( 8 bit)</description>
          <alternateRegister>EXTPFC0W</alternateRegister>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFC1B : EXT function control register 1 ( 8 bit) -->
        <register>
          <name>EXTPFC1B</name>
          <description>EXT function control register 1 ( 8 bit)</description>
          <alternateRegister>EXTPFC0W</alternateRegister>
          <addressOffset>0x31</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFCE0B : EXT function control expregister 0 ( 8 bit) -->
        <register>
          <name>EXTPFCE0B</name>
          <description>EXT function control expregister 0 ( 8 bit)</description>
          <alternateRegister>EXTPFCE0W</alternateRegister>
          <addressOffset>0x40</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPFCE1B : EXT function control expregister 1 ( 8 bit) -->
        <register>
          <name>EXTPFCE1B</name>
          <description>EXT function control expregister 1 ( 8 bit)</description>
          <alternateRegister>EXTPFCE0W</alternateRegister>
          <addressOffset>0x41</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPIN0B : EXT Port input register 0 ( 8 bit) -->
        <register>
          <name>EXTPIN0B</name>
          <description>EXT Port input register 0 ( 8 bit)</description>
          <alternateRegister>EXTPIN0W</alternateRegister>
          <addressOffset>0x50</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
        <!-- EXTPIN1B : EXT Port input register 0 ( 8 bit) -->
        <register>
          <name>EXTPIN1B</name>
          <description>EXT Port input register 0 ( 8 bit) </description>
          <alternateRegister>EXTPIN0W</alternateRegister>
          <addressOffset>0x51</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <!--resetValue>0xXX</resetValue-->
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       Burst memory controller
      ===================================
    -->
    <peripheral>
      <name>SMC</name>
      <version>1.0</version>
      <description>Burst memory controller</description>
      <groupName>SMC</groupName>
      <baseAddress>0x400A8000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- DIRECT_CMD : Direct Command Register -->
        <register>
          <name>DIRECT_CMD</name>
          <description>Direct Command Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SET_CYCLES : Set Cycles Register -->
        <register>
          <name>SET_CYCLES</name>
          <description>Set Cycles Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SET_OPMODE : Set Operating Mode Register -->
        <register>
          <name>SET_OPMODE</name>
          <description>Set Operating Mode Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- REF_PERIOD0 : Refresh Period 0 Register -->
        <register>
          <name>REF_PERIOD0</name>
          <description>Refresh Period 0 Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SRAM_CYCLES0_0 : CS0 cycle setting register -->
        <register>
          <name>SRAM_CYCLES0_0</name>
          <description>CS0 cycle setting register</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0002B3CC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- OPMODE0_0 : CS0 mode register -->
        <register>
          <name>OPMODE0_0</name>
          <description>CS0 mode register</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SRAM_CYCLES0_1 : CS1 cycle setting register -->
        <register>
          <name>SRAM_CYCLES0_1</name>
          <description>CS1 cycle setting register</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0002B3CC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- OPMODE0_1 : CS1 mode register -->
        <register>
          <name>OPMODE0_1</name>
          <description>CS1 mode register</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SRAM_CYCLES0_2 : CS2 cycle setting register -->
        <register>
          <name>SRAM_CYCLES0_2</name>
          <description>CS2 cycle setting register</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0002B3CC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- OPMODE0_2 : CS2 mode register -->
        <register>
          <name>OPMODE0_2</name>
          <description>CS2 mode register</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- SRAM_CYCLES0_3 : CS3 cycle setting register -->
        <register>
          <name>SRAM_CYCLES0_3</name>
          <description>CS3 cycle setting register</description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0002B3CC</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- OPMODE0_3 : CS 3 mode register -->
        <register>
          <name>OPMODE0_3</name>
          <description>CS3 mode register</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <!--resetValue>0xXXXXXXXX</resetValue-->
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       CC-Link
      ===================================
    -->
    <peripheral>
      <name>CC_Link</name>
      <version>1.0</version>
      <description>CC-Link</description>
      <groupName>CC_Link</groupName>
      <baseAddress>0x400F8000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <interrupt>
        <name>CCSIRZ</name>
        <description>CC-Link IRZ interrupt</description>
        <value>116</value>
      </interrupt>
      <interrupt>
        <name>CCSREFSTB</name>
        <description>CC-Link REFSTB interrupt</description>
        <value>117</value>
      </interrupt>
      <interrupt>
        <name>CCSMON3</name>
        <description>CC-Link MON3 interrupt</description>
        <value>118</value>
      </interrupt>
    </peripheral>
    <!--
      =========================================
       CC-Link IE Field BUS Control register
      =========================================
    -->
    <peripheral>
      <name>CC_Link_IEF_BR</name>
      <version>1.0</version>
      <description>CC-Link IE Field BUS Control </description>
      <groupName>CC_Link_IEF_BR</groupName>
      <baseAddress>0x400A4000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- CIEBSC : CC-Link IE Bus Size Control register -->
        <register>
          <name>CIEBSC</name>
          <description>CC-Link IE Bus Size Control register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CIESMC : CC-Link IE BUS Bridge Control register  -->
        <register>
          <name>CIESMC</name>
          <description>CC-Link IE BUS Bridge Control register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       CC-Link BUS Control register
      ===================================
    -->
    <peripheral>
      <name>CC_Link_BR</name>
      <version>1.0</version>
      <description>CC-Link BUS Control </description>
      <groupName>CC_Link_BR</groupName>
      <baseAddress>0x400A4400</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- CCBSC : Bus Size Control register -->
        <register>
          <name>CCBSC</name>
          <description>Bus Size Control register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00005555</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSMC0 : CC-Link BUS Control register 0 -->
        <register>
          <name>CCSMC0</name>
          <description>CC-Link BUS Control register 0</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <!-- CCSMC1 : CC-Link BUS Control register 1 -->
        <register>
          <name>CCSMC1</name>
          <description>CC-Link BUS Control register 1</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--
      ===================================
       CC-Link remote device station register
      ===================================
    -->
    <peripheral>
      <name>CC_Link_RMT</name>
      <version>1.0</version>
      <description>CC-Link Remote Device Station </description>
      <groupName>CC_Link_RMT</groupName>
      <baseAddress>0x400FB000</baseAddress>
      <!-- ======== Default type ======== -->
      <size>32</size>
      <access>read-write</access>
      <!-- ======== Address range ======== -->
      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <!-- ======== Interrupt ======== -->
      <!-- ======== Register ======== -->
      <registers>
        <!-- CCS_MWRENL_RCEX : Send data write enable information -->
        <register>
          <name>CCS_MWRENL_RCEX</name>
          <description>Send data write enable information register</description>
          <addressOffset>0x00</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3STNO_BSW_KYOKU : Station number and Baud rate switch information -->
        <register>
          <name>CCS_M3STNO_BSW_KYOKU</name>
          <description>Station number and Baud rate switch information register</description>
          <addressOffset>0x02</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3ERR1_ERR2 : Error information -->
        <register>
          <name>CCS_M3ERR1_ERR2</name>
          <description>Error information register</description>
          <addressOffset>0x04</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRST1_ST2 : M-R status information -->
        <register>
          <name>CCS_M3MRST1_ST2</name>
          <description>M-R status information register</description>
          <addressOffset>0x08</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY00_0F : M-R RY00-0F -->
        <register>
          <name>CCS_M3MRRY00_0F</name>
          <description>M-R RY00-0F register</description>
          <addressOffset>0x0A</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY10_1F : M-R RY10-1F -->
        <register>
          <name>CCS_M3MRRY10_1F</name>
          <description>M-R RY10-1F register</description>
          <addressOffset>0x0C</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY20_2F : M-R RY20-2F -->
        <register>
          <name>CCS_M3MRRY20_2F</name>
          <description>M-R RY20-2F register</description>
          <addressOffset>0x0E</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY30_3F : M-R RY30-3F -->
        <register>
          <name>CCS_M3MRRY30_3F</name>
          <description>M-R RY30-3F register</description>
          <addressOffset>0x10</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY40_4F : M-R RY40-4F -->
        <register>
          <name>CCS_M3MRRY40_4F</name>
          <description>M-R RY40-4F register</description>
          <addressOffset>0x12</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY50_5F : M-R RY50-5F -->
        <register>
          <name>CCS_M3MRRY50_5F</name>
          <description>M-R RY50-5F register</description>
          <addressOffset>0x14</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY60_6F : M-R RY60-6F -->
        <register>
          <name>CCS_M3MRRY60_6F</name>
          <description>M-R RY60-6F register</description>
          <addressOffset>0x16</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRY70_7F : M-R RY70-7F -->
        <register>
          <name>CCS_M3MRRY70_7F</name>
          <description>M-R RY70-7F register</description>
          <addressOffset>0x18</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW0 : M-R RWw0 -->
        <register>
          <name>CCS_M3MRRWW0</name>
          <description>M-R RWw0 register</description>
          <addressOffset>0x1A</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW1 : M-R RWw1 -->
        <register>
          <name>CCS_M3MRRWW1</name>
          <description>M-R RWw1 register</description>
          <addressOffset>0x1C</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW2 : M-R RWw2 -->
        <register>
          <name>CCS_M3MRRWW2</name>
          <description>M-R RWw2 register</description>
          <addressOffset>0x1E</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW3 : M-R RWw3 -->
        <register>
          <name>CCS_M3MRRWW3</name>
          <description>M-R RWw3 register</description>
          <addressOffset>0x20</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW4 : M-R RWw4 -->
        <register>
          <name>CCS_M3MRRWW4</name>
          <description>M-R RWw4 register</description>
          <addressOffset>0x22</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW5 : M-R RWw5 -->
        <register>
          <name>CCS_M3MRRWW5</name>
          <description>M-R RWw5 register</description>
          <addressOffset>0x24</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW6 : M-R RWw6 -->
        <register>
          <name>CCS_M3MRRWW6</name>
          <description>M-R RWw6 register</description>
          <addressOffset>0x26</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW7 : M-R RWw7 -->
        <register>
          <name>CCS_M3MRRWW7</name>
          <description>M-R RWw7 register</description>
          <addressOffset>0x28</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW8 : M-R RWw8 -->
        <register>
          <name>CCS_M3MRRWW8</name>
          <description>M-R RWw8 register</description>
          <addressOffset>0x2A</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW9 : M-R RWw9 -->
        <register>
          <name>CCS_M3MRRWW9</name>
          <description>M-R RWw9 register</description>
          <addressOffset>0x2C</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW10 : M-R RWw10 -->
        <register>
          <name>CCS_M3MRRWW10</name>
          <description>M-R RWw10 register</description>
          <addressOffset>0x2E</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW11 : M-R RWw11 -->
        <register>
          <name>CCS_M3MRRWW11</name>
          <description>M-R RWw11 register</description>
          <addressOffset>0x30</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW12 : M-R RWw12 -->
        <register>
          <name>CCS_M3MRRWW12</name>
          <description>M-R RWw12 register</description>
          <addressOffset>0x32</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW13 : M-R RWw13 -->
        <register>
          <name>CCS_M3MRRWW13</name>
          <description>M-R RWw13 register</description>
          <addressOffset>0x34</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW14 : M-R RWw14 -->
        <register>
          <name>CCS_M3MRRWW14</name>
          <description>M-R RWw14 register</description>
          <addressOffset>0x36</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MRRWW15 : M-R RWw15 -->
        <register>
          <name>CCS_M3MRRWW15</name>
          <description>M-R RWw15 register</description>
          <addressOffset>0x38</addressOffset>
          <size>16</size>
          <access>read-only</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3SDOK_RDRQ : Send data write complete flag and Receive data read request -->
        <register>
          <name>CCS_M3SDOK_RDRQ</name>
          <description>Send data write complete flag and Receive data read request register</description>
          <addressOffset>0x80</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3VENDORCODE : Vendor code -->
        <register>
          <name>CCS_M3VENDORCODE</name>
          <description>Vendor code register</description>
          <addressOffset>0x82</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3MODELCODE_VERSION : Model code and version -->
        <register>
          <name>CCS_M3MODELCODE_VERSION</name>
          <description>Model code and version register</description>
          <addressOffset>0x84</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3SDLED_TOVER : SDLED illumination time setting and Timeout time setting -->
        <register>
          <name>CCS_M3SDLED_TOVER</name>
          <description>SDLED illumination time setting and Timeout time setting register</description>
          <addressOffset>0x86</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMST1_ST2 : Cyclic Communication -->
        <register>
          <name>CCS_M3RMST1_ST2</name>
          <description>Cyclic Communication register</description>
          <addressOffset>0x88</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX00_0F : R-M RX00-0F -->
        <register>
          <name>CCS_M3RMRX00_0F</name>
          <description>R-M RX00-0F register</description>
          <addressOffset>0x8A</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX10_1F : R-M RX10-1F -->
        <register>
          <name>CCS_M3RMRX10_1F</name>
          <description>R-M RX10-1F register</description>
          <addressOffset>0x8C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX20_2F : R-M RX20-2F -->
        <register>
          <name>CCS_M3RMRX20_2F</name>
          <description>R-M RX20-2F register</description>
          <addressOffset>0x8E</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX30_3F : R-M RX30-3F -->
        <register>
          <name>CCS_M3RMRX30_3F</name>
          <description>R-M RX30-3F register</description>
          <addressOffset>0x90</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX40_4F : R-M RX40-4F -->
        <register>
          <name>CCS_M3RMRX40_4F</name>
          <description>R-M RX40-4F register</description>
          <addressOffset>0x92</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX50_5F : R-M RX50-5F -->
        <register>
          <name>CCS_M3RMRX50_5F</name>
          <description>R-M RX50-5F register</description>
          <addressOffset>0x94</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX60_6F : R-M RX60-6F -->
        <register>
          <name>CCS_M3RMRX60_6F</name>
          <description>R-M RX60-6F register</description>
          <addressOffset>0x96</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRX70_7F : R-M RX70-7F -->
        <register>
          <name>CCS_M3RMRX70_7F</name>
          <description>R-M RX70-7F register</description>
          <addressOffset>0x98</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR0 : M-R RWr0 -->
        <register>
          <name>CCS_M3RMRWR0</name>
          <description>M-R RWr0 register</description>
          <addressOffset>0x9A</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR1 : M-R RWr1 -->
        <register>
          <name>CCS_M3RMRWR1</name>
          <description>M-R RWr1 register</description>
          <addressOffset>0x9C</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR2 : M-R RWr2 -->
        <register>
          <name>CCS_M3RMRWR2</name>
          <description>M-R RWr2 register</description>
          <addressOffset>0x9E</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR3 : M-R RWr3 -->
        <register>
          <name>CCS_M3RMRWR3</name>
          <description>M-R RWr3 register</description>
          <addressOffset>0xA0</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR4 : M-R RWr4 -->
        <register>
          <name>CCS_M3RMRWR4</name>
          <description>M-R RWr4 register</description>
          <addressOffset>0xA2</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR5 : M-R RWr5 -->
        <register>
          <name>CCS_M3RMRWR5</name>
          <description>M-R RWr5 register</description>
          <addressOffset>0xA4</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR6 : M-R RWr6 -->
        <register>
          <name>CCS_M3RMRWR6</name>
          <description>M-R RWr6 register</description>
          <addressOffset>0xA6</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR7 : M-R RWr7 -->
        <register>
          <name>CCS_M3RMRWR7</name>
          <description>M-R RWr7 register</description>
          <addressOffset>0xA8</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR8 : M-R RWr8 -->
        <register>
          <name>CCS_M3RMRWR8</name>
          <description>M-R RWr8 register</description>
          <addressOffset>0xAA</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR9 : M-R RWr9 -->
        <register>
          <name>CCS_M3RMRWR9</name>
          <description>M-R RWr9 register</description>
          <addressOffset>0xAC</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR10 : M-R RWr10 -->
        <register>
          <name>CCS_M3RMRWR10</name>
          <description>M-R RWr10 register</description>
          <addressOffset>0xAE</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR11 : M-R RWr11 -->
        <register>
          <name>CCS_M3RMRWR11</name>
          <description>M-R RWr11 register</description>
          <addressOffset>0xB0</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR12 : M-R RWr12 -->
        <register>
          <name>CCS_M3RMRWR12</name>
          <description>M-R RWr12 register</description>
          <addressOffset>0xB2</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR13 : M-R RWr13 -->
        <register>
          <name>CCS_M3RMRWR13</name>
          <description>M-R RWr13 register</description>
          <addressOffset>0xB4</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR14 : M-R RWr14 -->
        <register>
          <name>CCS_M3RMRWR14</name>
          <description>M-R RWr14 register</description>
          <addressOffset>0xB6</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3RMRWR15 : M-R RWr15 -->
        <register>
          <name>CCS_M3RMRWR15</name>
          <description>M-R RWr15 register</description>
          <addressOffset>0xB8</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <!--resetValue>0xXXXX</resetValue-->
          <resetMask>0xFFFF</resetMask>
        </register>
        <!-- CCS_M3HOLDCLR : HOLD/CLR Information Setting -->
        <register>
          <name>CCS_M3HOLDCLR</name>
          <description>HOLD/CLR Information Setting register</description>
          <addressOffset>0xBA</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>