<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/hwpf/hwp/dimm_spd_attributes.xml $                    -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- COPYRIGHT International Business Machines Corp. 2012,2014              -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- $Id: dimm_spd_attributes.xml,v 1.34 2014/01/10 22:52:22 bellows Exp $ -->
<!-- XML file specifying DIMM SPD attributes used by HW Procedures. -->
<attributes>

<!--
*******************************************************************************
The following attributes can be queried from both DDR3 and DDR4 DIMMs
*******************************************************************************
-->

<attribute>
    <id>ATTR_SPD_DRAM_DEVICE_TYPE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        DRAM Device Type.
        Located in DDR3/DDR4 SPD byte 2.
    </description>
    <valueType>uint8</valueType>
    <enum>DDR3 = 0x0b, DDR4 = 0x0c</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_TYPE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Type.
        Located in DDR3/DDR4 SPD byte 3, bits 3-0.
        Note that CDIMM designation here is obsolete.  See ATTR_SPD_CUSTOM
    </description>
    <valueType>uint8</valueType>
    <enum>CDIMM = 0x00, RDIMM = 0x01, UDIMM = 0x02, SO_DIMM=0x03, LRDIMM = 0x0b</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CUSTOM</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Type is CUSTOM
        Located in DDR3/DDR4 SPD byte 3, bit 7. (Most significant bit)
        If bit 7 (reserved) is a '1' then this attribute value should be set to YES
    </description>
    <valueType>uint8</valueType>
    <enum>NO = 0x0, YES = 0x1</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_DENSITY</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        DRAM Density.
        Located in DDR3/DDR4 SPD byte 4, bits 3-0.
    </description>
    <valueType>uint8</valueType>
    <enum>
        D256MB = 0x00, D512Mb = 0x01, D1GB = 0x02, D2GB = 0x03, D4GB = 0x04,
        D8GB = 0x05, D16GB = 0x06, D32GB=0x07
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_BANKS</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of banks.
        Located in DDR3 SPD byte 4, bits 6-4.
        Located in DDR4 SPD byte 4, bits 5-4.
        The raw data has different meanings for DDR3 and DDR4.
        HWPs must use this DDR neutral enumeration to decode.
        Platform support must call an Accessor HWP.
    </description>
    <valueType>uint8</valueType>
    <enum>B8 = 0x00, B16 = 0x01, B32 = 0x02, B64 = 0x03, B4 = 0x04, UNKNOWN = 0xff</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_ROWS</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of Rows.
        Located in DDR3/DDR4 SPD byte 5, bits 5-3.
    </description>
    <valueType>uint8</valueType>
    <enum>R12 = 0x00, R13 = 0x01, R14 = 0x02, R15 = 0x03, 
          R16 = 0x04, R17 = 0x05, R18 = 0x06
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_COLUMNS</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of Columns.
        Located in DDR3/DDR4 SPD byte 5, bits 2-0.
    </description>
    <valueType>uint8</valueType>
    <enum>C9 = 0x00, C10 = 0x01, C11 = 0x02, C12 = 0x03</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_NOMINAL_VOLTAGE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Nominal voltage (bitmap).
        Located in DDR3 SPD byte 6, bits 2-0.
        Located in DDR4 SPD byte 11, bits 5-0.
        The raw data has different meanings for DDR3 and DDR4.
        HWPs must use this DDR neutral enumeration to decode.
        Platform support must call an Accessor HWP.
    </description>
    <valueType>uint8</valueType>
    <enum>
         NOTOP1_5 = 0x01,
         OP1_35 = 0x02,
         OP1_2X = 0x04,
         OP1_2V = 0x08,
         END1_2V = 0x10
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_NUM_RANKS</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of ranks.
        Located in DDR3 SPD byte 7, bits 5-3.
        Located in DDR4 SPD byte 12, bits 5-3.
    </description>
    <valueType>uint8</valueType>
    <enum>R1 = 0x00, R2 = 0x01, R3 = 0x02, R4 = 0x03</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_DRAM_WIDTH</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        DRAM Width.
        Located in DDR3 SPD byte 7, bits 2-0.
        Located in DDR4 SPD byte 12, bits 2-0.
    </description>
    <valueType>uint8</valueType>
    <enum>W4 = 0x00, W8 = 0x01, W16 = 0x02, W32 = 0x03</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_MEMORY_BUS_WIDTH</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Memory Bus Width.
        Located in DDR3 SPD byte 8, bits 4-0
        Located in DDR4 SPD byte 13, bits 4-0.
           Bits 4-3 contain the Bus Width Extension (ECC)
           Bits 2-0 contain the Primary Bus Width
    </description>
    <valueType>uint8</valueType>
    <enum>
        W8 = 0x00, W16 = 0x01, W32 = 0x02, W64 = 0x03,
        WE8 = 0x08, WE16 = 0x09, WE32 = 0x0a, WE64 = 0x0b
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TCKMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum cycle time (tCKmin).
        Located in DDR3 SPD byte 12.
        Located in DDR4 SPD byte 18.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CAS_LATENCIES_SUPPORTED</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        CAS Latencies supported (bitmap).
        Located in DDR3 SPD byte 14 (LSB) and byte 15.
        Located in DDR4 SPD byte 20 (LSB) through byte 23
        The raw data has different meanings for DDR3 and DDR4.
        HWPs must use this DDR neutral enumeration to decode.
        Platform support must call an Accessor HWP.
    </description>
    <valueType>uint32</valueType>
    <enum>
        CL_24 = 0x00100000,
        CL_23 = 0x00080000,
        CL_22 = 0x00040000,
        CL_21 = 0x00020000,
        CL_20 = 0x00010000,
        CL_19 = 0x00008000,
        CL_18 = 0x00004000,
        CL_17 = 0x00002000,
        CL_16 = 0x00001000,
        CL_15 = 0x00000800,
        CL_14 = 0x00000400,
        CL_13 = 0x00000200,
        CL_12 = 0x00000100,
        CL_11 = 0x00000080,
        CL_10 = 0x00000040,
        CL_9  = 0x00000020,
        CL_8  = 0x00000010,
        CL_7  = 0x00000008,
        CL_6  = 0x00000004,
        CL_5  = 0x00000002,
        CL_4  = 0x00000001
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TAAMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum CAS Latency Time (tAAmin).
        Located in DDR3 SPD byte 16.
        Located in DDR4 SPD byte 24.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRCDMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum RAS# to CAS# Delay Time (tRCDmin).
        Located in DDR3 SPD byte 18.
        Located in DDR4 SPD byte 25.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRPMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Row Precharge Delay Time (tRPmin).
        Located in DDR3 SPD byte 20.
        Located in DDR4 SPD byte 26.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRASMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Active to Precharge Delay Time (tRASmin).
        Located in DDR3 SPD byte 21, bits 3-0 and byte 22 (LSB).
        Located in DDR4 SPD byte 27, bits 3-0 and byte 28 (LSB)
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRCMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Active to Active/Refresh Delay Time (tRCmin).
        Located in DDR3 SPD byte 21, bits 7-4 and byte 23 (LSB).
        Located in DDR4 SPD byte 27, bits 7-4 and byte 29 (LSB)
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TFAWMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Four Activate Window Delay Time (tFAWmin).
        Located in DDR3 SPD byte 28, bits 3-0 and byte 29 (LSB).
        Located in DDR4 SPD byte 36, bits 3-0 and byte 37 (LSB).
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_OPTIONAL_FEATURES</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        SDRAM Optional Features (bitmap).
        Located in DDR3 SPD byte 30.
        Located in DDR4 SPD byte 7, will be reserved and set to 0x0.
    </description>
    <valueType>uint8</valueType>
    <enum>DLL_OFF = 0x80, RZQ7 = 0x02, RZQ6 = 0x01</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_THERMAL_AND_REFRESH_OPTIONS</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        SDRAM Thermal and Refresh Options (bitmap).
        Located in DDR3 SPD byte 31.
        Located in DDR4 SPD byte 8, will be reserved and set to 0x0.
    </description>
    <valueType>uint8</valueType>
    <enum>PASR = 0x80, ODTS = 0x08, ASR = 0x05, ETRR = 0x02, ETR = 0x01</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_THERMAL_SENSOR</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Thermal Sensor.
        Located in DDR3 SPD byte 32.
        Located in DDR4 SPD byte 14.
    </description>
    <valueType>uint8</valueType>
    <enum>PRESENT = 0x80, ACCURACY_MASK = 0x7F</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_DEVICE_TYPE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        SDRAM Device Type.
        Located in DDR3 SPD byte 33, bit 7.
        Located in DDR4 SPD byte 6, bit 7.
    </description>
    <valueType>uint8</valueType>
    <enum>STANDARD_MONOLITHIC = 0x00, NON_STANDARD = 0x01</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_DEVICE_TYPE_SIGNAL_LOADING</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        SDRAM Device Type Signal Loading for stacked DRAMs.
        Located in DDR3 SPD byte 33, bits 1-0.
        Located in DDR4 SPD byte 6, bit 1-0.
    </description>
    <valueType>uint8</valueType>
    <enum>NOT_SPECIFIED = 0x00, MULTI_LOAD_STACK = 0x01, SINGLE_LOAD_STACK = 0x02</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_SDRAM_DIE_COUNT</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        SDRAM Device Type Die Count.
        Located in DDR3 SPD byte 33, bits 6-4.
        Located in DDR4 SPD byte 6, bit 6-4.
    </description>
    <valueType>uint8</valueType>
    <enum>DIE1 = 0x00, DIE2 = 0x01, DIE4 = 0x02, DIE8 = 0x03</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TCKMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Offset for SDRAM Minimum Cycle Time (tCKmin).
        Located in DDR3 SPD byte 34.
        Located in DDR4 SPD byte 125.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TAAMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Offset for Minimum CAS Latency Time (tAAmin).
        Located in DDR3 SPD byte 35.
        Located in DDR4 SPD byte 123.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TRCDMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin).
        Located in DDR3 SPD byte 36.
        Located in DDR4 SPD byte 122.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TRPMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Offset for Minimum Row Precharge Delay Time (tRPmin).
        Located in DDR3 SPD byte 37.
        Located in DDR4 SPD byte 121.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TRCMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin).
        Located in DDR3 SPD byte 38.
        Located in DDR4 SPD byte 120.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_NUM_OF_REGISTERS_USED_ON_RDIMM</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of Registers used on RDIMM.
        Located in DDR3 SPD byte 63 bits 1-0.
    </description> 
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_SPECIFIC_SECTION</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Specific Section.
        Located in DDR3 SPD bytes 60d - 116d.
        Located in DDR4 SPD bytes 128 - 255d.
    </description>
    <valueType>uint8</valueType>
    <array>57</array>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_ID_MODULE_MANUFACTURERS_JEDEC_ID_CODE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module ID: Module Manufacturer's JEDEC ID Code.
        Located in DDR3 SPD bytes 117 (LSB) to 118.
        Located in DDR4 SPD bytes 320 (LSB) to 321.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_ID_MODULE_MANUFACTURING_LOCATION</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module ID: Module Manufacturing Location.
        Located in DDR3 SPD byte 119.
        Located in DDR4 SPD byte 322.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_ID_MODULE_MANUFACTURING_DATE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module ID: Module Manufacturing Date.
        Located in DDR3 SPD bytes 120 (BCD year) to byte 121 (BCD week) (LSB).
        Located in DDR4 SPD bytes 323 (BCD year) to byte 324 (BCD week) (LSB).
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_ID_MODULE_SERIAL_NUMBER</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module ID: Module Serial Number.
        Located in DDR3 SPD bytes 122 (LSB) to 125.
        Located in DDR4 SPD bytes 325 (LSB) to 328.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CYCLICAL_REDUNDANCY_CODE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Cyclical Redundancy Code.
        Located in DDR3 SPD bytes 126 (LSB) to 127.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_PART_NUMBER</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Part Number.
        Located in DDR3 SPD bytes 128 - 145.
        Located in DDR4 SPD bytes 329 - 348.
    </description>
    <valueType>uint8</valueType>
    <array>18</array>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_REVISION_CODE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Revision Code.
        Located in DDR3 SPD bytes 146 (LSB) to 147.
        Located in DDR4 SPD byte 349
        The raw data has a different size for DDR3 and DDR4.
        HWPs must use this DDR neutral attribute.
        Platform support must call an Accessor HWP.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_DRAM_MANUFACTURER_JEDEC_ID_CODE</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        DRAM Manufacturer JEDEC ID Code.
        Located in DDR3 SPD bytes 148 (LSB) to 149.
        Located in DDR4 SPD bytes 350 (LSB) to 351.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_BAD_DQ_DATA</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Bad DQ pin data stored in DIMM SPD. This data is in a special fomat.
        This must only be called by a firmware HWP that knows how to
        decode the data. HWP/PLAT firmware that needs to get/set the
        Bad DQ Bitmap from a Centaur DQ point of view must use the
        ATTR_BAD_DQ_BITMAP attribute.
    </description>
    <valueType>uint8</valueType>
    <array>80</array>
    <platInit/>
    <writeable/>
</attribute>

<!--
*******************************************************************************
The following attributes can be queried from DDR3 DIMMs only
Querying them from DDR4 DIMMs will result in an error
*******************************************************************************
-->

<attribute>
    <id>ATTR_SPD_FTB_DIVIDEND</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Timebase Dividend.
        Located in DDR3 SPD byte 9, bits 7-4.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FTB_DIVISOR</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Timebase Divisor.
        Located in DDR3 SPD byte 9, bits 3-0.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MTB_DIVIDEND</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Medium Timebase Dividend.
        Located in DDR3 SPD byte 10.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MTB_DIVISOR</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Medium Timebase Divisor.
        Located in DDR3 SPD byte 11.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TWRMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Write Recovery Time (tWRmin).
        Located in DDR3 SPD byte 17.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRRDMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Row Active to Row Active Delay Time (tRRDmin).
        Located in DDR3 SPD byte 19.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRFCMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Refresh Recovery Delay Time (tRFCmin).
        Located in DDR3 SPD byte 24 (LSB) and byte 25.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TWTRMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Internal Write to Read Command Delay Time (tWTRmin).
        Located in DDR3 SPD byte 26.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRTPMIN</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum Internal Read to Precharge Command Delay Time (tRTPmin).
        Located in DDR3 SPD byte 27.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_ADDR_MIRRORING</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced address mirroring attribute.
        Located in DDR3 SPD byte 63 bits 1-0.
    </description>
    <valueType>uint8</valueType>
    <enum>
        NO_RANKS = 0x00,
        ODD_RANKS = 0x01
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F0RC3_F0RC2</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F0RC3/F0RC2.
        Timing control AND Drive strength, Address/Command AND QxCS_n
        Located in DDR3 SPD byte 67.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F0RC5_F0RC4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F0RC5/F0RC4.
        Drive strength, QxODT AND QxCKE and Clock.
        Located in DDR3 SPD byte 68.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F1RC11_F1RC8</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F1RC11/F1RC8.
        Extended delay for clocks, QxCS_n and QxODT AND QxCKE.
        Located in DDR3 SPD byte 69.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F1RC13_F1RC12</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F1RC13/F1RC12.
        Additive delay for QxCS_n and QxCA.
        Located in DDR3 SPD byte 70.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F1RC15_F1RC14</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F1RC15/F1RC14.
        Additive delay for QxODT and QxCKE.
        Located in DDR3 SPD byte 71.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F3RC9_F3RC8_FOR_800_1066</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F3RC9/F3RC8 for 800 AND 1066.
        DRAM interface MDQ Termination and Drive strength.
        Located in DDR3 SPD byte 72.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F34RC11_F34RC10_FOR_800_1066</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[3,4]RC11/F[3,4]RC10 for 800 AND 1066.
        Rank 0AND1 Read and Write QxODT control.
        Located in DDR3 SPD byte 73.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F56RC11_F56RC10_FOR_800_1066</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[5,6]RC11/F[5,6]RC10 for 800 AND 1066.
        Rank 2AND3 Read and Write QxODT control.
        Located in DDR3 SPD byte 74.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F78RC11_F78RC10_FOR_800_1066</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[7,8]RC11/F[7,8]RC10 for 800 AND 1066.
        Rank 4AND5 Read and Write QxODT control.
        Located in DDR3 SPD byte 75.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F910RC11_F910RC10_FOR_800_1066</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[9,10]RC11/F[9,10]RC10 for 800 AND 1066.
        Rank 6AND7 Read and Write QxODT control.
        Located in DDR3 SPD byte 76.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_MR12_FOR_800_1066</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced MR1,2 registers for 800 AND 1066.
        DRAM Rtt_WR for all ranks, DRAM Rtt_Nom for ranks 0 and 1, DRAM driver impedance for all ranks.
        Located in DDR3 SPD byte 77.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F3RC9_F3RC8_FOR_1333_1600</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F3RC9/F3RC8 for 1333 AND 1600.
        DRAM interface MDQ Termination and Drive strength.
        Located in DDR3 SPD byte 78.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F34RC11_F34RC10_FOR_1333_1600</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[3,4]RC11/F[3,4]RC10 for 1333 AND 1600.
        Rank 0AND1 Read and Write QxODT control.
        Located in DDR3 SPD byte 79.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F56RC11_F56RC10_FOR_1333_1600</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[5,6]RC11/F[5,6]RC10 for 1333 AND 1600.
        Rank 2AND3 Read and Write QxODT control.
        Located in DDR3 SPD byte 80.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F78RC11_F78RC10_FOR_1333_1600</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[7,8]RC11/F[7,8]RC10 for 1333 AND 1600.
        Rank 4AND5 Read and Write QxODT control.
        Located in DDR3 SPD byte 81.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F910RC11_F910RC10_FOR_1333_1600</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[9,10]RC11/F[9,10]RC10 for 1333 AND 1600.
        Rank 6AND7 Read and Write QxODT control.
        Located in DDR3 SPD byte 82.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_MR12_FOR_1333_1600</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced MR1,2 registers for 1333 AND 1600.
        DRAM Rtt_WR for all ranks, DRAM Rtt_Nom for ranks 0 and 1, DRAM driver impedance for all ranks.
        Located in DDR3 SPD byte 83.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F3RC9_F3RC8_FOR_1866_2133</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F3RC9/F3RC8 for 1866 AND 2133.
        DRAM interface MDQ Termination and Drive strength.
        Located in DDR3 SPD byte 84.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F34RC11_F34RC10_FOR_1866_2133</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[3,4]RC11/F[3,4]RC10 for 1866 AND 2133.
        Rank 0AND1 Read and Write QxODT control.
        Located in DDR3 SPD byte 85.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F56RC11_F56RC10_FOR_1866_2133</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[5,6]RC11/F[5,6]RC10 for 1866 AND 2133.
        Rank 2AND3 Read and Write QxODT control.
        Located in DDR3 SPD byte 86.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F78RC11_F78RC10_FOR_1866_2133</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[7,8]RC11/F[7,8]RC10 for 1866 AND 2133.
        Rank 4AND5 Read and Write QxODT control.
        Located in DDR3 SPD byte 87.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_F910RC11_F910RC10_FOR_1866_2133</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced F[9,10]RC11/F[9,10]RC10 for 1866 AND 2133.
        Rank 6AND7 Read and Write QxODT control.
        Located in DDR3 SPD byte 88.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_LR_MR12_FOR_1866_2133</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Load Reduced MR1,2 registers for 1866 AND 2133.
        DRAM Rtt_WR for all ranks, DRAM Rtt_Nom for ranks 0 and 1, DRAM driver impedance for all ranks.
        Located in DDR3 SPD byte 89.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<!--
*******************************************************************************
The following attributes can be queried from DDR4 DIMMs only
Querying them from DDR3 DIMMs will result in an error
*******************************************************************************
-->
<attribute>
    <id>ATTR_SPD_SDRAM_BANKGROUPS_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of bank groups.
        Located in DDR4 SPD byte 4, bits 7-6.
    </description>
    <valueType>uint8</valueType>
    <enum>BG0 = 0x00, BG2 = 0x01, BG4 = 0x02</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TIMEBASE_MTB_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        defines a value in picoseconds that represents the fundamental timebase
        for medium grain timing calculations. This value is used as a multiplier
        for formulating subsequent timing parameters.
        Located in DDR4 SPD byte 17, bits 3-2.
    </description>
    <valueType>uint8</valueType>
    <enum>PS125 = 0x00</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TIMEBASE_FTB_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        defines a value in picoseconds that represents the fundamental timebase
        for fine grain timing calculations. This value is used as a multiplier
        for formulating subsequent timing parameters.
        Located in DDR4 SPD byte 17, bits 1-0.
    </description>
    <valueType>uint8</valueType>
    <enum>PS1 = 0x00</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TCKMAX_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Maximum cycle time (tCKmax).
        Located in DDR4 SPD byte 19.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRFC1MIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum SDRAM Refresh Recovery Time Delay in medium timebase (MTB) units
        Located in DDR4 SPD bytes 30(MSB) and 31(LSB).
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRFC2MIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum SDRAM Refresh Recovery Time Delay in medium timebase (MTB) units
        Located in DDR4 SPD bytes 32(MSB) and 33(LSB).
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRFC4MIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Minimum SDRAM Refresh Recovery Time Dealy in medium timebase (MTB) units.
        Located in DDR4 SPD byte 34(LSB) bits 15-8 and SPD byte 35(MSB) 7-0.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRRDSMIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        The minimum SDRAM Activate to Activate Delay Time to different bank 
        groups in medium timebase (MTB) units. Controller designers must also 
        note that at some frequencies, a minimum number of clocks may be required
        resulting in a larger tRRD_Smin value than indicated in the SPD. 
        For example, tRRD_Smin for DDR4-1600 must be 4 clocks.
        Located in DDR4 SPD byte 38
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TRRDLMIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        The minimum SDRAM Activate to Activate Delay Time to same  bank 
        groups in medium timebase (MTB) units. Controller designers must also 
        note that at some frequencies, a minimum number of clocks may be required
        resulting in a larger tRRD_Smin value than indicated in the SPD. 
        For example, tRRD_Lmin for DDR4-1600 must be 4 clocks.
        Located in DDR4 SPD byte 39
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_TCCDLMIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        The minimum SDRAM CAS to CAS Delay Time to same  bank 
        groups in medium timebase (MTB) units. Controller designers must also 
        note that at some frequencies, a minimum number of clocks may be required
        resulting in a larger tCCD_Lmin value than indicated in the SPD. 
        For example, tCCD_Lmin for DDR4-2133 must be 6 clocks.
        Located in DDR4 SPD byte 40 
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TCCDLMIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Modifies the calculation of SPD Byte 40 with a fine correction 
        using FTB units. The value of tCCD_Lmin comes from the SDRAM data 
        sheet. This value is a two.s complement multiplier for FTB units, 
        ranging from +127 to -128.
        Located in DDR4 SPD byte 117 
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TRRDLMIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Modifies the calculation of SPD Byte 39 with a fine correction using 
        FTB units. The value of tRRD_Lmin comes from the SDRAM data sheet. 
        This value is a two.s complement multiplier for FTB units, 
        ranging from +127 to -128.
        Located in DDR4 SPD byte 118 
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TRRDSMIN_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Modifies the calculation of SPD Byte 38 (MTB units) with a fine 
        correction using FTB units. The value of tRRD_Smin comes from the 
        SDRAM data sheet. This value is a two.s complement multiplier for 
        FTB units, ranging from +127 to -128.
        Located in DDR4 SPD byte 119 
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_FINE_OFFSET_TCKMAX_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Fine Offset for SDRAM Minimum Cycle Time (tCKAVGmax).
        Located in DDR4 SPD byte 124.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CRC_BASE_CONFIG_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        contains the calculated CRC for bytes 0~125 (0x000~0x07D) in the SPD
        Located in DDR4 SPD byte 126(LSB) and 127(MSB).
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_DRAM_STEPPING_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Defines the vendor die revision level (often called the .stepping.)
        of the DRAMs on the module. This byte is optional. 
        For modules without DRAM stepping information, this byte should
        be programmed to 0xFF.
        Located in DDR4 SPD byte 352
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CRC_MNFG_SEC_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        contains the calculated CRC for bytes 320~381 (0x140~0x17D) in the SPD
        Located in DDR4 SPD byte 382(LSB) and 383(MSB).
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_VPD_VERSION</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        The VPD Version of this DIMM.  The version number can be an indication of when different DIMM keywords are valid and is loaded from the platform.  A version number of zero is unknown.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<!--
*******************************************************************************
The following attributes are DDR3 specific. Regular HWPs should query the DDR
neutral attribute, these attributes should only be queried by the Accessor HWP
that handles the DDR neutral attribute.
*******************************************************************************
-->
<attribute>
    <id>ATTR_SPD_SDRAM_BANKS_DDR3</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of banks.
        Located in DDR3 SPD byte 4, bits 6-4.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_SDRAM_BANKS.
    </description>
    <valueType>uint8</valueType>
    <enum>B8 = 0x00, B16 = 0x01, B32 = 0x02, B64 = 0x03</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_NOMINAL_VOLTAGE_DDR3</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Nominal voltage (bitmap).
        Located in DDR3 SPD byte 6, bits 2-0.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_MODULE_NOMINAL_VOLTAGE.
    </description>
    <valueType>uint8</valueType>
    <enum>NOTOP1_5 = 0x01, OP1_35 = 0x02, OP1_2X = 0x04</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CAS_LATENCIES_SUPPORTED_DDR3</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        CAS Latencies supported (bitmap).
        Located in DDR3 SPD byte 14 (LSB) and byte 15.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_CAS_LATENCIES_SUPPORTED.
    </description>
    <valueType>uint32</valueType>
    <enum>
        CL_18 = 0x00004000,
        CL_17 = 0x00002000,
        CL_16 = 0x00001000,
        CL_15 = 0x00000800,
        CL_14 = 0x00000400,
        CL_13 = 0x00000200,
        CL_12 = 0x00000100,
        CL_11 = 0x00000080,
        CL_10 = 0x00000040,
        CL_9  = 0x00000020,
        CL_8  = 0x00000010,
        CL_7  = 0x00000008,
        CL_6  = 0x00000004,
        CL_5  = 0x00000002,
        CL_4  = 0x00000001
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_REVISION_CODE_DDR3</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Revision Code.
        Located in DDR3 SPD bytes 146 (LSB) to 147.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_MODULE_REVISION_CODE.
    </description>
    <valueType>uint32</valueType>
    <platInit/>
</attribute>

<!--
*******************************************************************************
The following attributes are DDR4 specific. Regular HWPs should query the DDR
neutral attribute, these attributes should only be queried by the Accessor HWP
that handles the DDR neutral attribute.
*******************************************************************************
-->
<attribute>
    <id>ATTR_SPD_SDRAM_BANKS_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Number of banks.
        Located in DDR4 SPD byte 4, bits 5-4.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_SDRAM_BANKS.
    </description>
    <valueType>uint8</valueType>
    <enum>B4 = 0x00, B8 = 0x01</enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_NOMINAL_VOLTAGE_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Nominal voltage (bitmap).
        Located in DDR4 SPD byte 11, bits 5-0.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_MODULE_NOMINAL_VOLTAGE.
    </description>
    <valueType>uint8</valueType>
    <!-- Note that current DDR4 spec has TBD for bits 2-5 -->
    <enum>
        OP1_2V = 0x01, END1_2V = 0x02,
        OPTBD1V = 0x04, ENDTBD1V = 0x08,
        OPTBD2V = 0x10, ENDTBD2V = 0x20
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_CAS_LATENCIES_SUPPORTED_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        CAS Latencies supported (bitmap).
        Located in DDR4 SPD byte 20 (LSB) through byte 23.
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_CAS_LATENCIES_SUPPORTED.
    </description>
    <valueType>uint32</valueType>
    <enum>
        CL_24 = 0x00020000,
        CL_23 = 0x00010000,
        CL_22 = 0x00008000,
        CL_21 = 0x00004000,
        CL_20 = 0x00002000,
        CL_19 = 0x00001000,
        CL_18 = 0x00000800,
        CL_17 = 0x00000400,
        CL_16 = 0x00000200,
        CL_15 = 0x00000100,
        CL_14 = 0x00000080,
        CL_13 = 0x00000040,
        CL_12 = 0x00000020,
        CL_11 = 0x00000010,
        CL_10 = 0x00000008,
        CL_9  = 0x00000004,
        CL_8  = 0x00000002,
        CL_7  = 0x00000001
    </enum>
    <platInit/>
</attribute>

<attribute>
    <id>ATTR_SPD_MODULE_REVISION_CODE_DDR4</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
        Module Revision Code.
        Located in DDR4 SPD byte 349
        This attribute must only be used by an Accessor HWP.
        Regular HWPs must use ATTR_SPD_MODULE_REVISION_CODE.
    </description>
    <valueType>uint8</valueType>
    <platInit/>
</attribute>

<!--
*******************************************************************************
The following attributes are from Centaur VPD. Consider moving them from this
file
*******************************************************************************
-->

<attribute>
    <id>ATTR_VPD_DRAM_ADDRESS_MIRRORING</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>
        The C-DIMM ranks that have address mirroring.
        This data is in the Record:VSPD, Keyword:AM field in C-DIMM VPD.
        This attribute is only valid for C-DIMMs, an error should be returned if queried from IS-DIMMs.
    Note: Muliple ranks can be mirrored.
    </description>
    <valueType>uint8</valueType>
    <enum>
        RANK0_MIRRORED = 0x08,
        RANK1_MIRRORED = 0x04,
        RANK2_MIRRORED = 0x02,
        RANK3_MIRRORED = 0x01
    </enum>
    <platInit/>
    <array> 2 2</array>
</attribute>

<!-- Attributes added to support the VPD which was formally using the EFF settings -->

<attribute>
    <id>ATTR_VPD_ODT_RD</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Read ODT. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT),mss_eff_cnfg_termination
consumer: various.C files and initfiles
firmware notes: none</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2 2 4</array>
</attribute>

<attribute>
    <id>ATTR_VPD_ODT_WR</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Write ODT. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
Creator: VPD(MT)/ mss_eff_cnfg_termination
consumer: various.C and initfile
firmware notes: none</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2 2 4</array>
</attribute>

<attribute>
    <id>ATTR_VPD_DRAM_RON</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>DRAM Ron. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
OHM48 is for DDR4.
creator: VPD(MT)/mss_eff_cnfg_termination
consumer: various.C files (no initfile)
firmware notes: none
This Attribute is to be interpreted as an Integer </description>
    <valueType>uint8</valueType>
    <enum>INVALID = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_DRAM_RTT_NOM</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>DRAM Rtt_Nom. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT),mss_eff_cnfg_termination
consumer: various.C files (no initfiles)
firmware notes: none
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, OHM20 = 20, OHM30 = 30, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2 2 4</array>
</attribute>

<attribute>
    <id>ATTR_VPD_DRAM_RTT_WR</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>DRAM Rtt_WR. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
Creator: VPD(MT), mss_eff_cnfg_termination
consumer: various.C files (no initfiles)
firmware notes: none
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, OHM60 = 60, OHM120 = 120, OHM240 = 240, HIGHZ = 1</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2 2 4</array>
</attribute>

<attribute>
    <id>ATTR_VPD_DRAM_WR_VREF</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>DRAM Write Vref. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT) or mss_eff_cnfg_termination
consumer: various.C and initfile
firmware notes: none
This is the nominal value
This is for DDR3
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint32</valueType>
    <enum>VDD420 = 420, VDD425 = 425, VDD430 = 430, VDD435 = 435, VDD440 = 440, VDD445 = 445, VDD450 = 450, VDD455 = 455, VDD460 = 460, VDD465 = 465, VDD470 = 470, VDD475 = 475, VDD480 = 480, VDD485 = 485, VDD490 = 490, VDD495 = 495, VDD500 = 500, VDD505 = 505, VDD510 = 510, VDD515 = 515, VDD520 = 520, VDD525 = 525, VDD530 = 530, VDD535 = 535, VDD540 = 540, VDD545 = 545, VDD550 = 550, VDD555 = 555, VDD560 = 560, VDD565 = 565, VDD570 = 570, VDD575 = 575</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_DRAM_WRDDR4_VREF</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>DRAM Write Vref. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT) or mss_eff_cnfg_termination
consumer: various
firmware notes: none
This is the nominal value
This is for DDR4
The value is from 0 to 50</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_DRV_IMP_DQ_DQS</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur DQ and DQS Drive Impedance Used in various locations and comes from the MT Keyword of the VPD or  is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT)/mss_eff_cnfg_termination
consumer: initfile,various.C files
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>OHM24_FFE0 = 0x0A, OHM30_FFE0 = 0x08,
OHM30_FFE480 = 0x48, OHM30_FFE240 = 0x38, OHM30_FFE160 = 0x28, OHM30_FFE120 = 0x18, OHM34_FFE0 = 0x07, OHM34_FFE480 = 0x47, OHM34_FFE240 = 0x37, OHM34_FFE160 = 0x27, OHM34_FFE120 = 0x17, OHM40_FFE0 = 0x06, OHM40_FFE480 = 0x46, OHM40_FFE240 = 0x36, OHM40_FFE160 = 0x26, OHM40_FFE120 = 0x16</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_DRV_IMP_ADDR</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Address Drive Impedance Used in various locations and comes from the MT keyword of the VPD or  is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: mss_eff_cnfg_termination
consumer: initfile and various.C
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>OHM15 = 15, OHM20 = 20, OHM30 = 30, OHM40 = 40</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_DRV_IMP_CNTL</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Control Drive Impedance Used in various locations and comes from the MT keyword of the VPD or  is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT)/mss_eff_cnfg_termination
consumer: initfile,various .C
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>OHM15 = 15, OHM20 = 20, OHM30 = 30, OHM40 = 40</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_DRV_IMP_CLK</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Clock Drive Impedance Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT),mss_eff_cnfg_termination
consumer: initfiles,various
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>OHM15 = 15, OHM20 = 20, OHM30 = 30, OHM40 = 40</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_DRV_IMP_SPCKE</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Spare Clock Drive Impedance Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT) , mss_eff_cnfg_termination
consumer: initfiles, various.C
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>OHM15 = 15, OHM20 = 20, OHM30 = 30, OHM40 = 40</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_RCV_IMP_DQ_DQS</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur DQ and DQS Receiver Impedance Used in various locations and it comes from the VPD MT keyword for custom DIMMs or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD, mss_eff_cnfg_termination
Consumer: initfile + C code
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint8</valueType>
    <enum>OHM15 = 15, OHM20 = 20, OHM30 = 30, OHM40 = 40, OHM48 = 48, OHM60 = 60,  OHM80 = 80, OHM120 = 120, OHM160 = 160, OHM240 = 240</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_SLEW_RATE_DQ_DQS</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur DQ and DQS Slew Rate Used in various locations and comes from the MT keyword of the VPD or  is computed in mss_eff_cnfg_termination. Slowest slew rate is 0, incrementing by one. The lower the number the slower the slew rate the higher the faster. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT), mss_eff_cnfg_termination
consumer: initfiles,various.C
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer except MAX</description>
    <valueType>uint8</valueType>
    <enum>SLEW_3V_NS = 3,
SLEW_4V_NS = 4,
SLEW_5V_NS = 5,
SLEW_6V_NS = 6,
SLEW_MAXV_NS = 7</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_SLEW_RATE_ADDR</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Address Slew Rate Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Slowest slew rate is 0, incrementing by one. The lower the number the slower the slew rate the higher the faster. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT),mss_eff_cnfg_termination
consumer: initfile,various .C files
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer except Max</description>
    <valueType>uint8</valueType>
    <enum>SLEW_3V_NS = 3,
SLEW_4V_NS = 4,
SLEW_5V_NS = 5,
SLEW_6V_NS = 6,
SLEW_MAXV_NS = 7</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_SLEW_RATE_CLK</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Clock Slew Rate Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Slowest slew rate is 0, incrementing by one. The lower the number the slower the slew rate the higher the faster. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT)mss_eff_cnfg_termination
consumer: initfile,various.C files
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer except max</description>
    <valueType>uint8</valueType>
    <enum>SLEW_3V_NS = 3,
SLEW_4V_NS = 4,
SLEW_5V_NS = 5,
SLEW_6V_NS = 6,
SLEW_MAXV_NS = 7</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_SLEW_RATE_SPCKE</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Spare Clock Slew Rate Used in various locations and comes from the MT keyword or is computed in mss_eff_cnfg_termination. Slowest slew rate is 0, incrementing by one. The lower the number the slower the slew rate the higher the faster. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT) or mss_eff_cnfg_termination
consumer: initfile,various.C
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer except max</description>
    <valueType>uint8</valueType>
    <enum>SLEW_3V_NS = 3,
SLEW_4V_NS = 4,
SLEW_5V_NS = 5,
SLEW_6V_NS = 6,
SLEW_MAXV_NS = 7
</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_SLEW_RATE_CNTL</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Control Slew Rate Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Slowest slew rate is 0, incrementing by one. The lower the number the slower the slew rate the higher the faster. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
creator: VPD(MT),mss_eff_cnfg_termination
consumer:initfile, various .C files
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer except for max</description>
    <valueType>uint8</valueType>
    <enum>SLEW_3V_NS = 3,
SLEW_4V_NS = 4,
SLEW_5V_NS = 5,
SLEW_6V_NS = 6,
SLEW_MAXV_NS = 7
</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_RD_VREF</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Centaur Read Vref. Used in various locations and comes from the MT keyword of the VPD or is computed in mss_eff_cnfg_termination. Can be overwritten by ODM vendors if done from the PNOR or odm_eff_cnfg.
Creator: VPD(MT) or mss_eff_cnfg_termination
consumer: various.C and initfiles
firmware notes: none
This is the nominal value
This Attribute is to be interpreted as an Integer</description>
    <valueType>uint32</valueType>
    <enum>VDD40375 = 40375, VDD41750 = 41750, VDD43125 = 43125, VDD44500 = 44500, VDD45875 = 45875, VDD47250 = 47250, VDD48625 = 48625, VDD50000 = 50000, VDD51375 = 51375, VDD52750 = 52750, VDD54125 = 54125, VDD55500 = 55500, VDD56875 = 56875, VDD58250 = 58250, VDD59625 = 59625, VDD61000 = 61000, VDD60375 = 60375, VDD61750 = 61750, VDD63125 = 63125, VDD64500 = 64500, VDD65875 = 65875, VDD67250 = 67250, VDD68625 = 68625, VDD70000 = 70000, VDD71375 = 71375, VDD72750 = 72750, VDD74125 = 74125, VDD75500 = 75500, VDD76875 = 76875, VDD78250 = 78250, VDD79625 = 79625, VDD81000 = 81000</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CLK_P0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CLK_P0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CLK_P1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CLK_P1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CLK_P0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CLK_P0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CLK_P1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CLK_P1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A2</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A2</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A3</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A3</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A4</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A4</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A5</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A5</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A6</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A6</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A7</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A7</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A8</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A8</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A9</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A9</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A10</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A10</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A11</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A11</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A12</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A12</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A13</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A13</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A14</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A14</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_A15</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_A15</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_BA0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_BA0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_BA1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_BA1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_BA2</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_BA2</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_CASN</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_CASN</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_RASN</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_RASN</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_CMD_WEN</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_CMD_WEN</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_PAR</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_PAR</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M_ACTN</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M_ACTN</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CKE0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CKE0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CKE1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CKE1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CKE2</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CKE2</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CKE3</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CKE3</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CSN0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CSN0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CSN1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CSN1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CSN2</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CSN2</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_CSN3</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_CSN3</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_ODT0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_ODT0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M0_CNTL_ODT1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M0_CNTL_ODT1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CKE0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CKE0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CKE1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CKE1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CKE2</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CKE2</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CKE3</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CKE3</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CSN0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CSN0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CSN1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CSN1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CSN2</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CSN2</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_CSN3</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_CSN3</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_ODT0</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_ODT0</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CEN_PHASE_ROT_M1_CNTL_ODT1</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Phase rotator value that comes from MR keyword on the CDIMM VPD.  This controls the IO M1_CNTL_ODT1</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
    <array> 2</array>
</attribute>

<!-- Spare attribute found in eclipz/hwpf/hwp/xml/attribute_info/dimm_attributes.xml -->
<!-- <attribute> -->
<!--     <id>ATTR_VPD_DIMM_SPARE</id>  -->
<!--     <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>  -->
<!--     <description>Spare DRAM availability. It comes from the VPD or SPD in ISDIMM systems</description>  -->
<!--     <valueType>uint8</valueType>  -->
<!--     <enum>NO_SPARE = 0, LOW_NIBBLE = 1, HIGH_NIBBLE = 2, FULL_BYTE = 3</enum>  -->
<!--     <platInit/>  -->
<!--     <odmVisable/>  -->
<!--     <odmChangeable/>  -->
<!--     <array> 2 2 4</array>  -->
<!-- </attribute>  -->

<attribute>
    <id>ATTR_VPD_CKE_PRI_MAP</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD keyword MT bytes 54 and 55 MT(54:55) for the Logical DIMM associated with port A.  Bytes 118:119 for port B, 182:183 for port C and 246:247 for port D.  In the end, the AB and CD portions form a 32 bit word for each mba to write into the corresponding ddrphy register</description>
    <valueType>uint32</valueType>
    <platInit/>
    <odmVisable/>
    <array>2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CKE_PWR_MAP</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD keyword MT bytes 56 to 59 MT(56:59) for the Logical DIMM associated with port A.  Bytes 120:123 for port B, 184:187 for port C and 248:251 for port D. The values for Port A concatenated with port B forms the value for one MBA.  C concat D forms the value for the other MBA</description>
    <valueType>uint64</valueType>
    <platInit/>
    <odmVisable/>
</attribute>

<attribute>
    <id>ATTR_VPD_GPO</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD keyword MT bytes 61 MT(61) for the Logical DIMM associated with port A.  Bytes 125 for port B, 189 for port C and 253 for port D</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <array>2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_RLO</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD keyword MT byte 60 bits 4:7 for the Logical DIMM associated with port A.  Byte 124 bits 4:7 for port B, 188 bits 4:7 for port C and 252 bits 4:7 for port D</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <array>2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_WLO</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD keyword MT byte 60 bits 0:3 for the Logical DIMM associated with port A.  Byte 124 bits 0:3 for port B, 188 bits 0:3 for port C and 252 bits 0:3 for port D</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <array>2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_TSYS_ADR</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD MR keyword byte 49 for ports A and B and byte 177 for port C and D.    This means that all ADR blocks use this value on an mba level</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <array>2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_TSYS_DP18</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>This value comes from the VPD MR keyword byte 113 for ports A and B and byte 241 for port C and D.  This means all DP18 blocks use this value on a mba level</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
    <array>2</array>
</attribute>

<attribute>
    <id>ATTR_VPD_CDIMM_SENSOR_MAP_PRIMARY</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Custom DIMM Sensor Map for Primary I2C Port (1 byte of data):
0x00 No sensors attached
0x01 DIMM sensor 0 attached
0x02 DIMM sensor 1 attached
0x04 DIMM sensor 2 attached
0x08 DIMM sensor 3 attached
0x10 DIMM sensor 4 attached
0x20 DIMM sensor 5 attached
0x40 DIMM sensor 6 attached
0x80 DIMM sensor 7 attached
Comes from the VPD MW Keyword</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
</attribute>

<attribute>
    <id>ATTR_VPD_CDIMM_SENSOR_MAP_SECONDARY</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Custom DIMM Sensor Map for Secondary I2C Port (1 byte of data):
0x00 No sensors attached
0x01 DIMM sensor 0 attached
0x02 DIMM sensor 1 attached
0x04 DIMM sensor 2 attached
0x08 DIMM sensor 3 attached
0x10 DIMM sensor 4 attached
0x20 DIMM sensor 5 attached
0x40 DIMM sensor 6 attached
0x80 DIMM sensor 7 attached
Comes from the VPD MW Keyword</description>
    <valueType>uint8</valueType>
    <platInit/>
    <odmVisable/>
</attribute>

<attribute>
    <id>ATTR_VPD_DRAM_2N_MODE_ENABLED</id>
    <targetType>TARGET_TYPE_MBA_CHIPLET</targetType>
    <description>Describes if this MBA is in 2N address mode.  The DIMM attributes associated with this MBA describes if this mode is needed for SI. Come from the VPD and consumed in the mba_def.initfile.</description>
    <valueType>uint8</valueType>
    <enum>FALSE = 0, TRUE = 1</enum>
    <platInit/>
    <odmVisable/>
    <odmChangeable/>
</attribute>

<attribute>
    <id>ATTR_CDIMM_VPD_MASTER_POWER_SLOPE</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Master Power Slope that comes from the VPD MW Keyword</description>
    <valueType>uint32</valueType>
    <platInit/>
    <odmVisable/>
    <persistRuntime/>
</attribute>

<attribute>
    <id>ATTR_CDIMM_VPD_MASTER_POWER_INTERCEPT</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Master Power Intercept that comes from the VPD MW Keyword</description>
    <valueType>uint32</valueType>
    <platInit/>
    <odmVisable/>
    <persistRuntime/>
</attribute>

<attribute>
    <id>ATTR_CDIMM_VPD_SUPPLIER_POWER_SLOPE</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Supplier Power Slope that comes from the VPD the MV Keyword</description>
    <valueType>uint32</valueType>
    <platInit/>
    <odmVisable/>
    <persistRuntime/>
</attribute>

<attribute>
    <id>ATTR_CDIMM_VPD_SUPPLIER_POWER_INTERCEPT</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>Supplier Power Intercept that comes from MV Keyword</description>
    <valueType>uint32</valueType>
    <platInit/>
    <odmVisable/>
    <persistRuntime/>
</attribute>

<attribute>
    <id>ATTR_L4_BANK_DELETE_VPD</id>
    <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType>
    <description>L4 Bank Delete settings in VPD.
Denotes what banks have been deleted from the L4.
Data will be pulled from CDIMM VPD if CDIMM present.
Data will be pulled from backplane VPD if IS DIMMs present.</description>
    <valueType>uint32</valueType>
    <writeable/>
    <persistent/>
</attribute>


</attributes>
