// Seed: 520523300
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3
);
  type_9(
      1 == 1, id_2
  );
  logic id_4;
  assign id_3 = id_4;
  logic id_5;
  assign id_2 = id_4 ? 1'b0 : id_1;
  assign id_0 = 1 * id_1;
endmodule
