
drone_nucleo_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fb0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002174  08002174  00003174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021b4  080021b4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080021b4  080021b4  000031b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080021bc  080021bc  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021bc  080021bc  000031bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021c0  080021c0  000031c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080021c4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  080021d0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  080021d0  00004178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001404a  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002158  00000000  00000000  00018086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000c5fc  00000000  00000000  0001a1de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d58  00000000  00000000  000267e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bb0  00000000  00000000  00027538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021e88  00000000  00000000  000280e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000176e5  00000000  00000000  00049f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2b7b  00000000  00000000  00061655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001341d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002624  00000000  00000000  00134214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  00136838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800215c 	.word	0x0800215c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	0800215c 	.word	0x0800215c

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b988 	b.w	800053c <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	468e      	mov	lr, r1
 800024c:	4604      	mov	r4, r0
 800024e:	4688      	mov	r8, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14a      	bne.n	80002ea <__udivmoddi4+0xa6>
 8000254:	428a      	cmp	r2, r1
 8000256:	4617      	mov	r7, r2
 8000258:	d962      	bls.n	8000320 <__udivmoddi4+0xdc>
 800025a:	fab2 f682 	clz	r6, r2
 800025e:	b14e      	cbz	r6, 8000274 <__udivmoddi4+0x30>
 8000260:	f1c6 0320 	rsb	r3, r6, #32
 8000264:	fa01 f806 	lsl.w	r8, r1, r6
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	40b7      	lsls	r7, r6
 800026e:	ea43 0808 	orr.w	r8, r3, r8
 8000272:	40b4      	lsls	r4, r6
 8000274:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000278:	fa1f fc87 	uxth.w	ip, r7
 800027c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000280:	0c23      	lsrs	r3, r4, #16
 8000282:	fb0e 8811 	mls	r8, lr, r1, r8
 8000286:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028a:	fb01 f20c 	mul.w	r2, r1, ip
 800028e:	429a      	cmp	r2, r3
 8000290:	d909      	bls.n	80002a6 <__udivmoddi4+0x62>
 8000292:	18fb      	adds	r3, r7, r3
 8000294:	f101 30ff 	add.w	r0, r1, #4294967295
 8000298:	f080 80ea 	bcs.w	8000470 <__udivmoddi4+0x22c>
 800029c:	429a      	cmp	r2, r3
 800029e:	f240 80e7 	bls.w	8000470 <__udivmoddi4+0x22c>
 80002a2:	3902      	subs	r1, #2
 80002a4:	443b      	add	r3, r7
 80002a6:	1a9a      	subs	r2, r3, r2
 80002a8:	b2a3      	uxth	r3, r4
 80002aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ba:	459c      	cmp	ip, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x8e>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c4:	f080 80d6 	bcs.w	8000474 <__udivmoddi4+0x230>
 80002c8:	459c      	cmp	ip, r3
 80002ca:	f240 80d3 	bls.w	8000474 <__udivmoddi4+0x230>
 80002ce:	443b      	add	r3, r7
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d6:	eba3 030c 	sub.w	r3, r3, ip
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa2>
 80002de:	40f3      	lsrs	r3, r6
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xb6>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb0>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa2>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x14c>
 8000302:	4573      	cmp	r3, lr
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xc8>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 8105 	bhi.w	8000516 <__udivmoddi4+0x2d2>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000312:	2001      	movs	r0, #1
 8000314:	4690      	mov	r8, r2
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e5      	beq.n	80002e6 <__udivmoddi4+0xa2>
 800031a:	e9c5 4800 	strd	r4, r8, [r5]
 800031e:	e7e2      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000320:	2a00      	cmp	r2, #0
 8000322:	f000 8090 	beq.w	8000446 <__udivmoddi4+0x202>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	2e00      	cmp	r6, #0
 800032c:	f040 80a4 	bne.w	8000478 <__udivmoddi4+0x234>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	0c03      	lsrs	r3, r0, #16
 8000334:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000338:	b280      	uxth	r0, r0
 800033a:	b2bc      	uxth	r4, r7
 800033c:	2101      	movs	r1, #1
 800033e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000342:	fb0e 221c 	mls	r2, lr, ip, r2
 8000346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034a:	fb04 f20c 	mul.w	r2, r4, ip
 800034e:	429a      	cmp	r2, r3
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x11e>
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x11c>
 800035a:	429a      	cmp	r2, r3
 800035c:	f200 80e0 	bhi.w	8000520 <__udivmoddi4+0x2dc>
 8000360:	46c4      	mov	ip, r8
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	fbb3 f2fe 	udiv	r2, r3, lr
 8000368:	fb0e 3312 	mls	r3, lr, r2, r3
 800036c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000370:	fb02 f404 	mul.w	r4, r2, r4
 8000374:	429c      	cmp	r4, r3
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x144>
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	f102 30ff 	add.w	r0, r2, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x142>
 8000380:	429c      	cmp	r4, r3
 8000382:	f200 80ca 	bhi.w	800051a <__udivmoddi4+0x2d6>
 8000386:	4602      	mov	r2, r0
 8000388:	1b1b      	subs	r3, r3, r4
 800038a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x98>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa0e f401 	lsl.w	r4, lr, r1
 80003a0:	fa20 f306 	lsr.w	r3, r0, r6
 80003a4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ac:	4323      	orrs	r3, r4
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	fa1f fc87 	uxth.w	ip, r7
 80003b6:	fbbe f0f9 	udiv	r0, lr, r9
 80003ba:	0c1c      	lsrs	r4, r3, #16
 80003bc:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x1a0>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d6:	f080 809c 	bcs.w	8000512 <__udivmoddi4+0x2ce>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	f240 8099 	bls.w	8000512 <__udivmoddi4+0x2ce>
 80003e0:	3802      	subs	r0, #2
 80003e2:	443c      	add	r4, r7
 80003e4:	eba4 040e 	sub.w	r4, r4, lr
 80003e8:	fa1f fe83 	uxth.w	lr, r3
 80003ec:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f0:	fb09 4413 	mls	r4, r9, r3, r4
 80003f4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fc:	45a4      	cmp	ip, r4
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x1ce>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f103 3eff 	add.w	lr, r3, #4294967295
 8000406:	f080 8082 	bcs.w	800050e <__udivmoddi4+0x2ca>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d97f      	bls.n	800050e <__udivmoddi4+0x2ca>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000416:	eba4 040c 	sub.w	r4, r4, ip
 800041a:	fba0 ec02 	umull	lr, ip, r0, r2
 800041e:	4564      	cmp	r4, ip
 8000420:	4673      	mov	r3, lr
 8000422:	46e1      	mov	r9, ip
 8000424:	d362      	bcc.n	80004ec <__udivmoddi4+0x2a8>
 8000426:	d05f      	beq.n	80004e8 <__udivmoddi4+0x2a4>
 8000428:	b15d      	cbz	r5, 8000442 <__udivmoddi4+0x1fe>
 800042a:	ebb8 0203 	subs.w	r2, r8, r3
 800042e:	eb64 0409 	sbc.w	r4, r4, r9
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	fa22 f301 	lsr.w	r3, r2, r1
 800043a:	431e      	orrs	r6, r3
 800043c:	40cc      	lsrs	r4, r1
 800043e:	e9c5 6400 	strd	r6, r4, [r5]
 8000442:	2100      	movs	r1, #0
 8000444:	e74f      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000446:	fbb1 fcf2 	udiv	ip, r1, r2
 800044a:	0c01      	lsrs	r1, r0, #16
 800044c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000450:	b280      	uxth	r0, r0
 8000452:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000456:	463b      	mov	r3, r7
 8000458:	4638      	mov	r0, r7
 800045a:	463c      	mov	r4, r7
 800045c:	46b8      	mov	r8, r7
 800045e:	46be      	mov	lr, r7
 8000460:	2620      	movs	r6, #32
 8000462:	fbb1 f1f7 	udiv	r1, r1, r7
 8000466:	eba2 0208 	sub.w	r2, r2, r8
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	e766      	b.n	800033e <__udivmoddi4+0xfa>
 8000470:	4601      	mov	r1, r0
 8000472:	e718      	b.n	80002a6 <__udivmoddi4+0x62>
 8000474:	4610      	mov	r0, r2
 8000476:	e72c      	b.n	80002d2 <__udivmoddi4+0x8e>
 8000478:	f1c6 0220 	rsb	r2, r6, #32
 800047c:	fa2e f302 	lsr.w	r3, lr, r2
 8000480:	40b7      	lsls	r7, r6
 8000482:	40b1      	lsls	r1, r6
 8000484:	fa20 f202 	lsr.w	r2, r0, r2
 8000488:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800048c:	430a      	orrs	r2, r1
 800048e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000492:	b2bc      	uxth	r4, r7
 8000494:	fb0e 3318 	mls	r3, lr, r8, r3
 8000498:	0c11      	lsrs	r1, r2, #16
 800049a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049e:	fb08 f904 	mul.w	r9, r8, r4
 80004a2:	40b0      	lsls	r0, r6
 80004a4:	4589      	cmp	r9, r1
 80004a6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004aa:	b280      	uxth	r0, r0
 80004ac:	d93e      	bls.n	800052c <__udivmoddi4+0x2e8>
 80004ae:	1879      	adds	r1, r7, r1
 80004b0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b4:	d201      	bcs.n	80004ba <__udivmoddi4+0x276>
 80004b6:	4589      	cmp	r9, r1
 80004b8:	d81f      	bhi.n	80004fa <__udivmoddi4+0x2b6>
 80004ba:	eba1 0109 	sub.w	r1, r1, r9
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fb09 f804 	mul.w	r8, r9, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	b292      	uxth	r2, r2
 80004cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d229      	bcs.n	8000528 <__udivmoddi4+0x2e4>
 80004d4:	18ba      	adds	r2, r7, r2
 80004d6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004da:	d2c4      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004dc:	4542      	cmp	r2, r8
 80004de:	d2c2      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004e0:	f1a9 0102 	sub.w	r1, r9, #2
 80004e4:	443a      	add	r2, r7
 80004e6:	e7be      	b.n	8000466 <__udivmoddi4+0x222>
 80004e8:	45f0      	cmp	r8, lr
 80004ea:	d29d      	bcs.n	8000428 <__udivmoddi4+0x1e4>
 80004ec:	ebbe 0302 	subs.w	r3, lr, r2
 80004f0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f4:	3801      	subs	r0, #1
 80004f6:	46e1      	mov	r9, ip
 80004f8:	e796      	b.n	8000428 <__udivmoddi4+0x1e4>
 80004fa:	eba7 0909 	sub.w	r9, r7, r9
 80004fe:	4449      	add	r1, r9
 8000500:	f1a8 0c02 	sub.w	ip, r8, #2
 8000504:	fbb1 f9fe 	udiv	r9, r1, lr
 8000508:	fb09 f804 	mul.w	r8, r9, r4
 800050c:	e7db      	b.n	80004c6 <__udivmoddi4+0x282>
 800050e:	4673      	mov	r3, lr
 8000510:	e77f      	b.n	8000412 <__udivmoddi4+0x1ce>
 8000512:	4650      	mov	r0, sl
 8000514:	e766      	b.n	80003e4 <__udivmoddi4+0x1a0>
 8000516:	4608      	mov	r0, r1
 8000518:	e6fd      	b.n	8000316 <__udivmoddi4+0xd2>
 800051a:	443b      	add	r3, r7
 800051c:	3a02      	subs	r2, #2
 800051e:	e733      	b.n	8000388 <__udivmoddi4+0x144>
 8000520:	f1ac 0c02 	sub.w	ip, ip, #2
 8000524:	443b      	add	r3, r7
 8000526:	e71c      	b.n	8000362 <__udivmoddi4+0x11e>
 8000528:	4649      	mov	r1, r9
 800052a:	e79c      	b.n	8000466 <__udivmoddi4+0x222>
 800052c:	eba1 0109 	sub.w	r1, r1, r9
 8000530:	46c4      	mov	ip, r8
 8000532:	fbb1 f9fe 	udiv	r9, r1, lr
 8000536:	fb09 f804 	mul.w	r8, r9, r4
 800053a:	e7c4      	b.n	80004c6 <__udivmoddi4+0x282>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <Debug_Send>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Debug_Send(const char *msg)
{
 8000540:	b510      	push	{r4, lr}
 8000542:	4604      	mov	r4, r0
	HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000544:	f7ff fe5e 	bl	8000204 <strlen>
 8000548:	f04f 33ff 	mov.w	r3, #4294967295
 800054c:	b282      	uxth	r2, r0
 800054e:	4621      	mov	r1, r4
 8000550:	4801      	ldr	r0, [pc, #4]	@ (8000558 <Debug_Send+0x18>)
 8000552:	f001 fd6a 	bl	800202a <HAL_UART_Transmit>
}
 8000556:	bd10      	pop	{r4, pc}
 8000558:	20000048 	.word	0x20000048

0800055c <SoftStartPWM>:

#define PWM_MAX_STEP 500  // passo máximo permitido por ciclo
#define Kp 0.2f            // ganho proporcional (ajuste conforme necessário)

void SoftStartPWM(uint32_t *current, uint32_t target)
{
 800055c:	b410      	push	{r4}
	int32_t error = (int32_t)target - (int32_t)(*current);
 800055e:	6802      	ldr	r2, [r0, #0]
 8000560:	1a8b      	subs	r3, r1, r2
 8000562:	ee07 3a90 	vmov	s15, r3
	int32_t step = (int32_t)(Kp * error);
 8000566:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800056a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80005ac <SoftStartPWM+0x50>
 800056e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000572:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000576:	ee17 3a90 	vmov	r3, s15

	// saturação do passo
	if (step > PWM_MAX_STEP) step = PWM_MAX_STEP;
	else if (step < -PWM_MAX_STEP) step = -PWM_MAX_STEP;
 800057a:	4c0d      	ldr	r4, [pc, #52]	@ (80005b0 <SoftStartPWM+0x54>)
 800057c:	429c      	cmp	r4, r3
 800057e:	bfb8      	it	lt
 8000580:	461c      	movlt	r4, r3

	*current += step;
 8000582:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8000586:	bfd4      	ite	le
 8000588:	1912      	addle	r2, r2, r4
 800058a:	f502 72fa 	addgt.w	r2, r2, #500	@ 0x1f4
 800058e:	6002      	str	r2, [r0, #0]

	// proteção contra overshoot (caso o passo cause ultrapassagem)
	if ((step > 0 && *current > target) || (step < 0 && *current < target)) {
 8000590:	2b00      	cmp	r3, #0
 8000592:	dd05      	ble.n	80005a0 <SoftStartPWM+0x44>
 8000594:	428a      	cmp	r2, r1
 8000596:	d900      	bls.n	800059a <SoftStartPWM+0x3e>
		*current = target;
 8000598:	6001      	str	r1, [r0, #0]
	}
}
 800059a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800059e:	4770      	bx	lr
	if ((step > 0 && *current > target) || (step < 0 && *current < target)) {
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	dafa      	bge.n	800059a <SoftStartPWM+0x3e>
 80005a4:	428a      	cmp	r2, r1
 80005a6:	d2f8      	bcs.n	800059a <SoftStartPWM+0x3e>
 80005a8:	e7f6      	b.n	8000598 <SoftStartPWM+0x3c>
 80005aa:	bf00      	nop
 80005ac:	3e4ccccd 	.word	0x3e4ccccd
 80005b0:	fffffe0c 	.word	0xfffffe0c

080005b4 <UpdatePWM>:


void UpdatePWM(void)
{
 80005b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	SoftStartPWM((uint32_t*)&PWM_D9, PWM_D9_Target);
 80005b6:	4b12      	ldr	r3, [pc, #72]	@ (8000600 <UpdatePWM+0x4c>)
 80005b8:	6819      	ldr	r1, [r3, #0]
 80005ba:	4f12      	ldr	r7, [pc, #72]	@ (8000604 <UpdatePWM+0x50>)
 80005bc:	4638      	mov	r0, r7
 80005be:	f7ff ffcd 	bl	800055c <SoftStartPWM>
	SoftStartPWM((uint32_t*)&PWM_D6, PWM_D6_Target);
 80005c2:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <UpdatePWM+0x54>)
 80005c4:	6819      	ldr	r1, [r3, #0]
 80005c6:	4e11      	ldr	r6, [pc, #68]	@ (800060c <UpdatePWM+0x58>)
 80005c8:	4630      	mov	r0, r6
 80005ca:	f7ff ffc7 	bl	800055c <SoftStartPWM>
	SoftStartPWM((uint32_t*)&PWM_D5, PWM_D5_Target);
 80005ce:	4b10      	ldr	r3, [pc, #64]	@ (8000610 <UpdatePWM+0x5c>)
 80005d0:	6819      	ldr	r1, [r3, #0]
 80005d2:	4d10      	ldr	r5, [pc, #64]	@ (8000614 <UpdatePWM+0x60>)
 80005d4:	4628      	mov	r0, r5
 80005d6:	f7ff ffc1 	bl	800055c <SoftStartPWM>
	SoftStartPWM((uint32_t*)&PWM_D3, PWM_D3_Target);
 80005da:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <UpdatePWM+0x64>)
 80005dc:	6819      	ldr	r1, [r3, #0]
 80005de:	4c0f      	ldr	r4, [pc, #60]	@ (800061c <UpdatePWM+0x68>)
 80005e0:	4620      	mov	r0, r4
 80005e2:	f7ff ffbb 	bl	800055c <SoftStartPWM>

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWM_D9);
 80005e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <UpdatePWM+0x6c>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	6393      	str	r3, [r2, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, PWM_D6);
 80005ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <UpdatePWM+0x70>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	6831      	ldr	r1, [r6, #0]
 80005f4:	63d9      	str	r1, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_D5);
 80005f6:	6829      	ldr	r1, [r5, #0]
 80005f8:	6351      	str	r1, [r2, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, PWM_D3);
 80005fa:	6822      	ldr	r2, [r4, #0]
 80005fc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80005fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000600:	20000034 	.word	0x20000034
 8000604:	20000044 	.word	0x20000044
 8000608:	20000030 	.word	0x20000030
 800060c:	20000040 	.word	0x20000040
 8000610:	2000002c 	.word	0x2000002c
 8000614:	2000003c 	.word	0x2000003c
 8000618:	20000028 	.word	0x20000028
 800061c:	20000038 	.word	0x20000038
 8000620:	20000090 	.word	0x20000090
 8000624:	200000d8 	.word	0x200000d8

08000628 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000628:	b508      	push	{r3, lr}
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	Debug_Send("Error_Handler\r\n");
 800062a:	4802      	ldr	r0, [pc, #8]	@ (8000634 <Error_Handler+0xc>)
 800062c:	f7ff ff88 	bl	8000540 <Debug_Send>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000630:	b672      	cpsid	i
	__disable_irq();
	while (1)
 8000632:	e7fe      	b.n	8000632 <Error_Handler+0xa>
 8000634:	08002174 	.word	0x08002174

08000638 <SystemClock_Config>:
{
 8000638:	b500      	push	{lr}
 800063a:	b095      	sub	sp, #84	@ 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063c:	2234      	movs	r2, #52	@ 0x34
 800063e:	2100      	movs	r1, #0
 8000640:	a807      	add	r0, sp, #28
 8000642:	f001 fd5e 	bl	8002102 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000646:	2300      	movs	r3, #0
 8000648:	9302      	str	r3, [sp, #8]
 800064a:	9303      	str	r3, [sp, #12]
 800064c:	9304      	str	r3, [sp, #16]
 800064e:	9305      	str	r3, [sp, #20]
 8000650:	9306      	str	r3, [sp, #24]
	__HAL_RCC_PWR_CLK_ENABLE();
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	4a1f      	ldr	r2, [pc, #124]	@ (80006d4 <SystemClock_Config+0x9c>)
 8000656:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000658:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800065c:	6411      	str	r1, [r2, #64]	@ 0x40
 800065e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000660:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000664:	9200      	str	r2, [sp, #0]
 8000666:	9a00      	ldr	r2, [sp, #0]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	491b      	ldr	r1, [pc, #108]	@ (80006d8 <SystemClock_Config+0xa0>)
 800066c:	680a      	ldr	r2, [r1, #0]
 800066e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8000672:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000676:	600a      	str	r2, [r1, #0]
 8000678:	680a      	ldr	r2, [r1, #0]
 800067a:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 800067e:	9201      	str	r2, [sp, #4]
 8000680:	9a01      	ldr	r2, [sp, #4]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000682:	2202      	movs	r2, #2
 8000684:	9207      	str	r2, [sp, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000686:	2101      	movs	r1, #1
 8000688:	910a      	str	r1, [sp, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068a:	2110      	movs	r1, #16
 800068c:	910b      	str	r1, [sp, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	920d      	str	r2, [sp, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000690:	930e      	str	r3, [sp, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000692:	910f      	str	r1, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000694:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000698:	9310      	str	r3, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800069a:	2304      	movs	r3, #4
 800069c:	9311      	str	r3, [sp, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800069e:	9212      	str	r2, [sp, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80006a0:	9213      	str	r2, [sp, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a2:	a807      	add	r0, sp, #28
 80006a4:	f000 feba 	bl	800141c <HAL_RCC_OscConfig>
 80006a8:	b980      	cbnz	r0, 80006cc <SystemClock_Config+0x94>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006aa:	230f      	movs	r3, #15
 80006ac:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ae:	2102      	movs	r1, #2
 80006b0:	9103      	str	r1, [sp, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006ba:	9205      	str	r2, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006bc:	9306      	str	r3, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006be:	a802      	add	r0, sp, #8
 80006c0:	f000 fd12 	bl	80010e8 <HAL_RCC_ClockConfig>
 80006c4:	b920      	cbnz	r0, 80006d0 <SystemClock_Config+0x98>
}
 80006c6:	b015      	add	sp, #84	@ 0x54
 80006c8:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 80006cc:	f7ff ffac 	bl	8000628 <Error_Handler>
		Error_Handler();
 80006d0:	f7ff ffaa 	bl	8000628 <Error_Handler>
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40007000 	.word	0x40007000

080006dc <main>:
{
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	b08f      	sub	sp, #60	@ 0x3c
	HAL_Init();
 80006e0:	f000 fab2 	bl	8000c48 <HAL_Init>
	SystemClock_Config();
 80006e4:	f7ff ffa8 	bl	8000638 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	2400      	movs	r4, #0
 80006ea:	9407      	str	r4, [sp, #28]
 80006ec:	9408      	str	r4, [sp, #32]
 80006ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80006f0:	940a      	str	r4, [sp, #40]	@ 0x28
 80006f2:	940b      	str	r4, [sp, #44]	@ 0x2c
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80006f4:	9401      	str	r4, [sp, #4]
 80006f6:	4b8b      	ldr	r3, [pc, #556]	@ (8000924 <main+0x248>)
 80006f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006fa:	f042 0204 	orr.w	r2, r2, #4
 80006fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8000700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000702:	f002 0204 	and.w	r2, r2, #4
 8000706:	9201      	str	r2, [sp, #4]
 8000708:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800070a:	9402      	str	r4, [sp, #8]
 800070c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800070e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000712:	631a      	str	r2, [r3, #48]	@ 0x30
 8000714:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000716:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800071a:	9202      	str	r2, [sp, #8]
 800071c:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	9403      	str	r4, [sp, #12]
 8000720:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000722:	f042 0201 	orr.w	r2, r2, #1
 8000726:	631a      	str	r2, [r3, #48]	@ 0x30
 8000728:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800072a:	f002 0201 	and.w	r2, r2, #1
 800072e:	9203      	str	r2, [sp, #12]
 8000730:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000732:	9404      	str	r4, [sp, #16]
 8000734:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000736:	f042 0202 	orr.w	r2, r2, #2
 800073a:	631a      	str	r2, [r3, #48]	@ 0x30
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0302 	and.w	r3, r3, #2
 8000742:	9304      	str	r3, [sp, #16]
 8000744:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000746:	4d78      	ldr	r5, [pc, #480]	@ (8000928 <main+0x24c>)
 8000748:	4622      	mov	r2, r4
 800074a:	2120      	movs	r1, #32
 800074c:	4628      	mov	r0, r5
 800074e:	f000 fbf9 	bl	8000f44 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = B1_Pin;
 8000752:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000756:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000758:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800075c:	9308      	str	r3, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	9409      	str	r4, [sp, #36]	@ 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000760:	a907      	add	r1, sp, #28
 8000762:	4872      	ldr	r0, [pc, #456]	@ (800092c <main+0x250>)
 8000764:	f000 faf8 	bl	8000d58 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LD2_Pin;
 8000768:	2320      	movs	r3, #32
 800076a:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076c:	2301      	movs	r3, #1
 800076e:	9308      	str	r3, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000770:	9409      	str	r4, [sp, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000772:	940a      	str	r4, [sp, #40]	@ 0x28
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000774:	a907      	add	r1, sp, #28
 8000776:	4628      	mov	r0, r5
 8000778:	f000 faee 	bl	8000d58 <HAL_GPIO_Init>
	huart2.Instance = USART2;
 800077c:	486c      	ldr	r0, [pc, #432]	@ (8000930 <main+0x254>)
 800077e:	4b6d      	ldr	r3, [pc, #436]	@ (8000934 <main+0x258>)
 8000780:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 8000782:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000786:	6043      	str	r3, [r0, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000788:	6084      	str	r4, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800078a:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800078c:	6104      	str	r4, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800078e:	230c      	movs	r3, #12
 8000790:	6143      	str	r3, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000792:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	61c4      	str	r4, [r0, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000796:	f001 fc18 	bl	8001fca <HAL_UART_Init>
 800079a:	2800      	cmp	r0, #0
 800079c:	f040 809e 	bne.w	80008dc <main+0x200>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a0:	2300      	movs	r3, #0
 80007a2:	9305      	str	r3, [sp, #20]
 80007a4:	9306      	str	r3, [sp, #24]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80007a6:	9307      	str	r3, [sp, #28]
 80007a8:	9308      	str	r3, [sp, #32]
 80007aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80007ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80007ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80007b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80007b2:	930d      	str	r3, [sp, #52]	@ 0x34
	htim2.Instance = TIM2;
 80007b4:	4860      	ldr	r0, [pc, #384]	@ (8000938 <main+0x25c>)
 80007b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007ba:	6002      	str	r2, [r0, #0]
	htim2.Init.Prescaler = 83;
 80007bc:	2253      	movs	r2, #83	@ 0x53
 80007be:	6042      	str	r2, [r0, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c0:	6083      	str	r3, [r0, #8]
	htim2.Init.Period = 19999;
 80007c2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80007c6:	60c2      	str	r2, [r0, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c8:	6103      	str	r3, [r0, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ca:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007cc:	f001 f970 	bl	8001ab0 <HAL_TIM_PWM_Init>
 80007d0:	2800      	cmp	r0, #0
 80007d2:	f040 8085 	bne.w	80008e0 <main+0x204>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d6:	2300      	movs	r3, #0
 80007d8:	9305      	str	r3, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007da:	9306      	str	r3, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007dc:	a905      	add	r1, sp, #20
 80007de:	4856      	ldr	r0, [pc, #344]	@ (8000938 <main+0x25c>)
 80007e0:	f001 fabc 	bl	8001d5c <HAL_TIMEx_MasterConfigSynchronization>
 80007e4:	2800      	cmp	r0, #0
 80007e6:	d17d      	bne.n	80008e4 <main+0x208>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007e8:	2360      	movs	r3, #96	@ 0x60
 80007ea:	9307      	str	r3, [sp, #28]
	sConfigOC.Pulse = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	9308      	str	r3, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007f0:	9309      	str	r3, [sp, #36]	@ 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007f2:	930b      	str	r3, [sp, #44]	@ 0x2c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007f4:	2204      	movs	r2, #4
 80007f6:	a907      	add	r1, sp, #28
 80007f8:	484f      	ldr	r0, [pc, #316]	@ (8000938 <main+0x25c>)
 80007fa:	f001 f9b7 	bl	8001b6c <HAL_TIM_PWM_ConfigChannel>
 80007fe:	2800      	cmp	r0, #0
 8000800:	d172      	bne.n	80008e8 <main+0x20c>
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000802:	2208      	movs	r2, #8
 8000804:	a907      	add	r1, sp, #28
 8000806:	484c      	ldr	r0, [pc, #304]	@ (8000938 <main+0x25c>)
 8000808:	f001 f9b0 	bl	8001b6c <HAL_TIM_PWM_ConfigChannel>
 800080c:	2800      	cmp	r0, #0
 800080e:	d16d      	bne.n	80008ec <main+0x210>
	HAL_TIM_MspPostInit(&htim2);
 8000810:	4849      	ldr	r0, [pc, #292]	@ (8000938 <main+0x25c>)
 8000812:	f000 f91f 	bl	8000a54 <HAL_TIM_MspPostInit>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000816:	2300      	movs	r3, #0
 8000818:	9305      	str	r3, [sp, #20]
 800081a:	9306      	str	r3, [sp, #24]
	TIM_OC_InitTypeDef sConfigOC = {0};
 800081c:	9307      	str	r3, [sp, #28]
 800081e:	9308      	str	r3, [sp, #32]
 8000820:	9309      	str	r3, [sp, #36]	@ 0x24
 8000822:	930a      	str	r3, [sp, #40]	@ 0x28
 8000824:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000826:	930c      	str	r3, [sp, #48]	@ 0x30
 8000828:	930d      	str	r3, [sp, #52]	@ 0x34
	htim3.Instance = TIM3;
 800082a:	4844      	ldr	r0, [pc, #272]	@ (800093c <main+0x260>)
 800082c:	4a44      	ldr	r2, [pc, #272]	@ (8000940 <main+0x264>)
 800082e:	6002      	str	r2, [r0, #0]
	htim3.Init.Prescaler = 83;
 8000830:	2253      	movs	r2, #83	@ 0x53
 8000832:	6042      	str	r2, [r0, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000834:	6083      	str	r3, [r0, #8]
	htim3.Init.Period = 19999;
 8000836:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800083a:	60c2      	str	r2, [r0, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800083c:	6103      	str	r3, [r0, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800083e:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000840:	f001 f936 	bl	8001ab0 <HAL_TIM_PWM_Init>
 8000844:	2800      	cmp	r0, #0
 8000846:	d153      	bne.n	80008f0 <main+0x214>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000848:	2300      	movs	r3, #0
 800084a:	9305      	str	r3, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084c:	9306      	str	r3, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800084e:	a905      	add	r1, sp, #20
 8000850:	483a      	ldr	r0, [pc, #232]	@ (800093c <main+0x260>)
 8000852:	f001 fa83 	bl	8001d5c <HAL_TIMEx_MasterConfigSynchronization>
 8000856:	2800      	cmp	r0, #0
 8000858:	d14c      	bne.n	80008f4 <main+0x218>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800085a:	2360      	movs	r3, #96	@ 0x60
 800085c:	9307      	str	r3, [sp, #28]
	sConfigOC.Pulse = 0;
 800085e:	2200      	movs	r2, #0
 8000860:	9208      	str	r2, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000862:	9209      	str	r2, [sp, #36]	@ 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000864:	920b      	str	r2, [sp, #44]	@ 0x2c
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000866:	a907      	add	r1, sp, #28
 8000868:	4834      	ldr	r0, [pc, #208]	@ (800093c <main+0x260>)
 800086a:	f001 f97f 	bl	8001b6c <HAL_TIM_PWM_ConfigChannel>
 800086e:	2800      	cmp	r0, #0
 8000870:	d142      	bne.n	80008f8 <main+0x21c>
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000872:	2204      	movs	r2, #4
 8000874:	a907      	add	r1, sp, #28
 8000876:	4831      	ldr	r0, [pc, #196]	@ (800093c <main+0x260>)
 8000878:	f001 f978 	bl	8001b6c <HAL_TIM_PWM_ConfigChannel>
 800087c:	2800      	cmp	r0, #0
 800087e:	d13d      	bne.n	80008fc <main+0x220>
	HAL_TIM_MspPostInit(&htim3);
 8000880:	482e      	ldr	r0, [pc, #184]	@ (800093c <main+0x260>)
 8000882:	f000 f8e7 	bl	8000a54 <HAL_TIM_MspPostInit>
	hi2c1.Instance = I2C1;
 8000886:	482f      	ldr	r0, [pc, #188]	@ (8000944 <main+0x268>)
 8000888:	4b2f      	ldr	r3, [pc, #188]	@ (8000948 <main+0x26c>)
 800088a:	6003      	str	r3, [r0, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800088c:	4b2f      	ldr	r3, [pc, #188]	@ (800094c <main+0x270>)
 800088e:	6043      	str	r3, [r0, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000890:	2300      	movs	r3, #0
 8000892:	6083      	str	r3, [r0, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000894:	60c3      	str	r3, [r0, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000896:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800089a:	6102      	str	r2, [r0, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800089c:	6143      	str	r3, [r0, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800089e:	6183      	str	r3, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008a0:	61c3      	str	r3, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a2:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a4:	f000 fb5e 	bl	8000f64 <HAL_I2C_Init>
 80008a8:	bb50      	cbnz	r0, 8000900 <main+0x224>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80008aa:	4c23      	ldr	r4, [pc, #140]	@ (8000938 <main+0x25c>)
 80008ac:	2104      	movs	r1, #4
 80008ae:	4620      	mov	r0, r4
 80008b0:	f001 f9da 	bl	8001c68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80008b4:	2108      	movs	r1, #8
 80008b6:	4620      	mov	r0, r4
 80008b8:	f001 f9d6 	bl	8001c68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80008bc:	4c1f      	ldr	r4, [pc, #124]	@ (800093c <main+0x260>)
 80008be:	2100      	movs	r1, #0
 80008c0:	4620      	mov	r0, r4
 80008c2:	f001 f9d1 	bl	8001c68 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80008c6:	2104      	movs	r1, #4
 80008c8:	4620      	mov	r0, r4
 80008ca:	f001 f9cd 	bl	8001c68 <HAL_TIM_PWM_Start>
	Debug_Send("System Init Complete\r\n");
 80008ce:	4820      	ldr	r0, [pc, #128]	@ (8000950 <main+0x274>)
 80008d0:	f7ff fe36 	bl	8000540 <Debug_Send>
	uint32_t lastBlink = 0;
 80008d4:	2500      	movs	r5, #0
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008d6:	4f14      	ldr	r7, [pc, #80]	@ (8000928 <main+0x24c>)
 80008d8:	2620      	movs	r6, #32
 80008da:	e01a      	b.n	8000912 <main+0x236>
		Error_Handler();
 80008dc:	f7ff fea4 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008e0:	f7ff fea2 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008e4:	f7ff fea0 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008e8:	f7ff fe9e 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008ec:	f7ff fe9c 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008f0:	f7ff fe9a 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008f4:	f7ff fe98 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008f8:	f7ff fe96 	bl	8000628 <Error_Handler>
		Error_Handler();
 80008fc:	f7ff fe94 	bl	8000628 <Error_Handler>
		Error_Handler();
 8000900:	f7ff fe92 	bl	8000628 <Error_Handler>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000904:	4631      	mov	r1, r6
 8000906:	4638      	mov	r0, r7
 8000908:	f000 fb22 	bl	8000f50 <HAL_GPIO_TogglePin>
			lastBlink = now;
 800090c:	4625      	mov	r5, r4
		UpdatePWM(); // This runs as fast as possible
 800090e:	f7ff fe51 	bl	80005b4 <UpdatePWM>
		uint32_t now = HAL_GetTick();
 8000912:	f000 f9bf 	bl	8000c94 <HAL_GetTick>
 8000916:	4604      	mov	r4, r0
		if (now - lastBlink >= 500)
 8000918:	1b43      	subs	r3, r0, r5
 800091a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800091e:	d2f1      	bcs.n	8000904 <main+0x228>
 8000920:	e7f5      	b.n	800090e <main+0x232>
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800
 8000928:	40020000 	.word	0x40020000
 800092c:	40020800 	.word	0x40020800
 8000930:	20000048 	.word	0x20000048
 8000934:	40004400 	.word	0x40004400
 8000938:	200000d8 	.word	0x200000d8
 800093c:	20000090 	.word	0x20000090
 8000940:	40000400 	.word	0x40000400
 8000944:	20000120 	.word	0x20000120
 8000948:	40005400 	.word	0x40005400
 800094c:	000186a0 	.word	0x000186a0
 8000950:	08002184 	.word	0x08002184

08000954 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000954:	b500      	push	{lr}
 8000956:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000958:	2100      	movs	r1, #0
 800095a:	9100      	str	r1, [sp, #0]
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <HAL_MspInit+0x3c>)
 800095e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000960:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000964:	645a      	str	r2, [r3, #68]	@ 0x44
 8000966:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000968:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800096c:	9200      	str	r2, [sp, #0]
 800096e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000970:	9101      	str	r1, [sp, #4]
 8000972:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000974:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000978:	641a      	str	r2, [r3, #64]	@ 0x40
 800097a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000980:	9301      	str	r3, [sp, #4]
 8000982:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000984:	2007      	movs	r0, #7
 8000986:	f000 f98b 	bl	8000ca0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098a:	b003      	add	sp, #12
 800098c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000990:	40023800 	.word	0x40023800

08000994 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000994:	b530      	push	{r4, r5, lr}
 8000996:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	2300      	movs	r3, #0
 800099a:	9303      	str	r3, [sp, #12]
 800099c:	9304      	str	r3, [sp, #16]
 800099e:	9305      	str	r3, [sp, #20]
 80009a0:	9306      	str	r3, [sp, #24]
 80009a2:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 80009a4:	6802      	ldr	r2, [r0, #0]
 80009a6:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <HAL_I2C_MspInit+0x64>)
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d001      	beq.n	80009b0 <HAL_I2C_MspInit+0x1c>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80009ac:	b009      	add	sp, #36	@ 0x24
 80009ae:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b0:	2500      	movs	r5, #0
 80009b2:	9501      	str	r5, [sp, #4]
 80009b4:	4c11      	ldr	r4, [pc, #68]	@ (80009fc <HAL_I2C_MspInit+0x68>)
 80009b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80009b8:	f043 0302 	orr.w	r3, r3, #2
 80009bc:	6323      	str	r3, [r4, #48]	@ 0x30
 80009be:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	9301      	str	r3, [sp, #4]
 80009c6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009ce:	2312      	movs	r3, #18
 80009d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009d6:	2304      	movs	r3, #4
 80009d8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009da:	a903      	add	r1, sp, #12
 80009dc:	4808      	ldr	r0, [pc, #32]	@ (8000a00 <HAL_I2C_MspInit+0x6c>)
 80009de:	f000 f9bb 	bl	8000d58 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009e2:	9502      	str	r5, [sp, #8]
 80009e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80009e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009ea:	6423      	str	r3, [r4, #64]	@ 0x40
 80009ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80009ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	9b02      	ldr	r3, [sp, #8]
}
 80009f6:	e7d9      	b.n	80009ac <HAL_I2C_MspInit+0x18>
 80009f8:	40005400 	.word	0x40005400
 80009fc:	40023800 	.word	0x40023800
 8000a00:	40020400 	.word	0x40020400

08000a04 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000a04:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM2)
 8000a06:	6803      	ldr	r3, [r0, #0]
 8000a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a0c:	d004      	beq.n	8000a18 <HAL_TIM_PWM_MspInit+0x14>
    __HAL_RCC_TIM2_CLK_ENABLE();
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_pwm->Instance==TIM3)
 8000a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a4c <HAL_TIM_PWM_MspInit+0x48>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d00e      	beq.n	8000a32 <HAL_TIM_PWM_MspInit+0x2e>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a14:	b002      	add	sp, #8
 8000a16:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a18:	2300      	movs	r3, #0
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <HAL_TIM_PWM_MspInit+0x4c>)
 8000a1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a20:	f042 0201 	orr.w	r2, r2, #1
 8000a24:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a28:	f003 0301 	and.w	r3, r3, #1
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	9b00      	ldr	r3, [sp, #0]
 8000a30:	e7f0      	b.n	8000a14 <HAL_TIM_PWM_MspInit+0x10>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	9301      	str	r3, [sp, #4]
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <HAL_TIM_PWM_MspInit+0x4c>)
 8000a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a3a:	f042 0202 	orr.w	r2, r2, #2
 8000a3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	f003 0302 	and.w	r3, r3, #2
 8000a46:	9301      	str	r3, [sp, #4]
 8000a48:	9b01      	ldr	r3, [sp, #4]
}
 8000a4a:	e7e3      	b.n	8000a14 <HAL_TIM_PWM_MspInit+0x10>
 8000a4c:	40000400 	.word	0x40000400
 8000a50:	40023800 	.word	0x40023800

08000a54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a54:	b530      	push	{r4, r5, lr}
 8000a56:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	2300      	movs	r3, #0
 8000a5a:	9303      	str	r3, [sp, #12]
 8000a5c:	9304      	str	r3, [sp, #16]
 8000a5e:	9305      	str	r3, [sp, #20]
 8000a60:	9306      	str	r3, [sp, #24]
 8000a62:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM2)
 8000a64:	6803      	ldr	r3, [r0, #0]
 8000a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a6a:	d004      	beq.n	8000a76 <HAL_TIM_MspPostInit+0x22>

    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 8000a6c:	4a23      	ldr	r2, [pc, #140]	@ (8000afc <HAL_TIM_MspPostInit+0xa8>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d019      	beq.n	8000aa6 <HAL_TIM_MspPostInit+0x52>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a72:	b009      	add	sp, #36	@ 0x24
 8000a74:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <HAL_TIM_MspPostInit+0xac>)
 8000a7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a7e:	f042 0202 	orr.w	r2, r2, #2
 8000a82:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8000a8e:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000a92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a9c:	a903      	add	r1, sp, #12
 8000a9e:	4819      	ldr	r0, [pc, #100]	@ (8000b04 <HAL_TIM_MspPostInit+0xb0>)
 8000aa0:	f000 f95a 	bl	8000d58 <HAL_GPIO_Init>
 8000aa4:	e7e5      	b.n	8000a72 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	2500      	movs	r5, #0
 8000aa8:	9501      	str	r5, [sp, #4]
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <HAL_TIM_MspPostInit+0xac>)
 8000aac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aae:	f042 0204 	orr.w	r2, r2, #4
 8000ab2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ab6:	f002 0204 	and.w	r2, r2, #4
 8000aba:	9201      	str	r2, [sp, #4]
 8000abc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000abe:	9502      	str	r5, [sp, #8]
 8000ac0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ac2:	f042 0202 	orr.w	r2, r2, #2
 8000ac6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	9302      	str	r3, [sp, #8]
 8000ad0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ad2:	2380      	movs	r3, #128	@ 0x80
 8000ad4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2402      	movs	r4, #2
 8000ad8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ada:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000adc:	a903      	add	r1, sp, #12
 8000ade:	480a      	ldr	r0, [pc, #40]	@ (8000b08 <HAL_TIM_MspPostInit+0xb4>)
 8000ae0:	f000 f93a 	bl	8000d58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ae4:	2310      	movs	r3, #16
 8000ae6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000aee:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af0:	a903      	add	r1, sp, #12
 8000af2:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <HAL_TIM_MspPostInit+0xb0>)
 8000af4:	f000 f930 	bl	8000d58 <HAL_GPIO_Init>
}
 8000af8:	e7bb      	b.n	8000a72 <HAL_TIM_MspPostInit+0x1e>
 8000afa:	bf00      	nop
 8000afc:	40000400 	.word	0x40000400
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020400 	.word	0x40020400
 8000b08:	40020800 	.word	0x40020800

08000b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b500      	push	{lr}
 8000b0e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	2300      	movs	r3, #0
 8000b12:	9303      	str	r3, [sp, #12]
 8000b14:	9304      	str	r3, [sp, #16]
 8000b16:	9305      	str	r3, [sp, #20]
 8000b18:	9306      	str	r3, [sp, #24]
 8000b1a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8000b1c:	6802      	ldr	r2, [r0, #0]
 8000b1e:	4b15      	ldr	r3, [pc, #84]	@ (8000b74 <HAL_UART_MspInit+0x68>)
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d002      	beq.n	8000b2a <HAL_UART_MspInit+0x1e>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b24:	b009      	add	sp, #36	@ 0x24
 8000b26:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	9101      	str	r1, [sp, #4]
 8000b2e:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 8000b32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b34:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000b38:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b3c:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8000b40:	9201      	str	r2, [sp, #4]
 8000b42:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b44:	9102      	str	r1, [sp, #8]
 8000b46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b48:	f042 0201 	orr.w	r2, r2, #1
 8000b4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	9302      	str	r3, [sp, #8]
 8000b56:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b58:	230c      	movs	r3, #12
 8000b5a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b64:	2307      	movs	r3, #7
 8000b66:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b68:	a903      	add	r1, sp, #12
 8000b6a:	4803      	ldr	r0, [pc, #12]	@ (8000b78 <HAL_UART_MspInit+0x6c>)
 8000b6c:	f000 f8f4 	bl	8000d58 <HAL_GPIO_Init>
}
 8000b70:	e7d8      	b.n	8000b24 <HAL_UART_MspInit+0x18>
 8000b72:	bf00      	nop
 8000b74:	40004400 	.word	0x40004400
 8000b78:	40020000 	.word	0x40020000

08000b7c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b7c:	e7fe      	b.n	8000b7c <NMI_Handler>

08000b7e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <HardFault_Handler>

08000b80 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <MemManage_Handler>

08000b82 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <BusFault_Handler>

08000b84 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <UsageFault_Handler>

08000b86 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b86:	4770      	bx	lr

08000b88 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b88:	4770      	bx	lr

08000b8a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b8a:	4770      	bx	lr

08000b8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8e:	f000 f875 	bl	8000c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b92:	bd08      	pop	{r3, pc}

08000b94 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b94:	4a03      	ldr	r2, [pc, #12]	@ (8000ba4 <SystemInit+0x10>)
 8000b96:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000b9a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b9e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ba8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000be0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bac:	f7ff fff2 	bl	8000b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bb0:	480c      	ldr	r0, [pc, #48]	@ (8000be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bb2:	490d      	ldr	r1, [pc, #52]	@ (8000be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bd6:	f001 fa9d 	bl	8002114 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bda:	f7ff fd7f 	bl	80006dc <main>
  bx  lr    
 8000bde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000be0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bec:	080021c4 	.word	0x080021c4
  ldr r2, =_sbss
 8000bf0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bf4:	20000178 	.word	0x20000178

08000bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf8:	e7fe      	b.n	8000bf8 <ADC_IRQHandler>
	...

08000bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bfc:	b510      	push	{r4, lr}
 8000bfe:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c00:	4b0e      	ldr	r3, [pc, #56]	@ (8000c3c <HAL_InitTick+0x40>)
 8000c02:	781a      	ldrb	r2, [r3, #0]
 8000c04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c08:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000c40 <HAL_InitTick+0x44>)
 8000c0e:	6810      	ldr	r0, [r2, #0]
 8000c10:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c14:	f000 f88c 	bl	8000d30 <HAL_SYSTICK_Config>
 8000c18:	b968      	cbnz	r0, 8000c36 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c1a:	2c0f      	cmp	r4, #15
 8000c1c:	d901      	bls.n	8000c22 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000c1e:	2001      	movs	r0, #1
 8000c20:	e00a      	b.n	8000c38 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c22:	2200      	movs	r2, #0
 8000c24:	4621      	mov	r1, r4
 8000c26:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2a:	f000 f84b 	bl	8000cc4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c2e:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <HAL_InitTick+0x48>)
 8000c30:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000c32:	2000      	movs	r0, #0
 8000c34:	e000      	b.n	8000c38 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000c36:	2001      	movs	r0, #1
}
 8000c38:	bd10      	pop	{r4, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000004 	.word	0x20000004
 8000c40:	20000000 	.word	0x20000000
 8000c44:	20000008 	.word	0x20000008

08000c48 <HAL_Init>:
{
 8000c48:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <HAL_Init+0x30>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c52:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000c5a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000c62:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c64:	2003      	movs	r0, #3
 8000c66:	f000 f81b 	bl	8000ca0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f7ff ffc6 	bl	8000bfc <HAL_InitTick>
  HAL_MspInit();
 8000c70:	f7ff fe70 	bl	8000954 <HAL_MspInit>
}
 8000c74:	2000      	movs	r0, #0
 8000c76:	bd08      	pop	{r3, pc}
 8000c78:	40023c00 	.word	0x40023c00

08000c7c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c7c:	4a03      	ldr	r2, [pc, #12]	@ (8000c8c <HAL_IncTick+0x10>)
 8000c7e:	6811      	ldr	r1, [r2, #0]
 8000c80:	4b03      	ldr	r3, [pc, #12]	@ (8000c90 <HAL_IncTick+0x14>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	440b      	add	r3, r1
 8000c86:	6013      	str	r3, [r2, #0]
}
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	20000174 	.word	0x20000174
 8000c90:	20000004 	.word	0x20000004

08000c94 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c94:	4b01      	ldr	r3, [pc, #4]	@ (8000c9c <HAL_GetTick+0x8>)
 8000c96:	6818      	ldr	r0, [r3, #0]
}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	20000174 	.word	0x20000174

08000ca0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4907      	ldr	r1, [pc, #28]	@ (8000cc0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ca2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca4:	0203      	lsls	r3, r0, #8
 8000ca6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000caa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000cae:	0412      	lsls	r2, r2, #16
 8000cb0:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000cbc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000cbe:	4770      	bx	lr
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cc4:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cc6:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <HAL_NVIC_SetPriority+0x64>)
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cce:	f1c3 0c07 	rsb	ip, r3, #7
 8000cd2:	f1bc 0f04 	cmp.w	ip, #4
 8000cd6:	bf28      	it	cs
 8000cd8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cdc:	f103 0e04 	add.w	lr, r3, #4
 8000ce0:	f1be 0f06 	cmp.w	lr, #6
 8000ce4:	bf8c      	ite	hi
 8000ce6:	3b03      	subhi	r3, #3
 8000ce8:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cea:	f04f 3eff 	mov.w	lr, #4294967295
 8000cee:	fa0e fc0c 	lsl.w	ip, lr, ip
 8000cf2:	ea21 010c 	bic.w	r1, r1, ip
 8000cf6:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cf8:	fa0e fe03 	lsl.w	lr, lr, r3
 8000cfc:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d00:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000d02:	2800      	cmp	r0, #0
 8000d04:	db09      	blt.n	8000d1a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d06:	0109      	lsls	r1, r1, #4
 8000d08:	b2c9      	uxtb	r1, r1
 8000d0a:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000d0e:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000d12:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000d16:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1a:	f000 000f 	and.w	r0, r0, #15
 8000d1e:	0109      	lsls	r1, r1, #4
 8000d20:	b2c9      	uxtb	r1, r1
 8000d22:	4b02      	ldr	r3, [pc, #8]	@ (8000d2c <HAL_NVIC_SetPriority+0x68>)
 8000d24:	5419      	strb	r1, [r3, r0]
 8000d26:	e7f6      	b.n	8000d16 <HAL_NVIC_SetPriority+0x52>
 8000d28:	e000ed00 	.word	0xe000ed00
 8000d2c:	e000ed14 	.word	0xe000ed14

08000d30 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d30:	3801      	subs	r0, #1
 8000d32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d36:	d20b      	bcs.n	8000d50 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d38:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000d3c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3e:	4a05      	ldr	r2, [pc, #20]	@ (8000d54 <HAL_SYSTICK_Config+0x24>)
 8000d40:	21f0      	movs	r1, #240	@ 0xf0
 8000d42:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d46:	2000      	movs	r0, #0
 8000d48:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d4a:	2207      	movs	r2, #7
 8000d4c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d4e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d50:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d60:	4613      	mov	r3, r2
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d62:	f04f 0e01 	mov.w	lr, #1
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d66:	2503      	movs	r5, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d68:	f04f 080f 	mov.w	r8, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d6c:	4c72      	ldr	r4, [pc, #456]	@ (8000f38 <HAL_GPIO_Init+0x1e0>)
 8000d6e:	e04b      	b.n	8000e08 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000d70:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d72:	fa05 fa02 	lsl.w	sl, r5, r2
 8000d76:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d7a:	68cf      	ldr	r7, [r1, #12]
 8000d7c:	4097      	lsls	r7, r2
 8000d7e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8000d82:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000d84:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d86:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d8a:	684f      	ldr	r7, [r1, #4]
 8000d8c:	f3c7 1700 	ubfx	r7, r7, #4, #1
 8000d90:	409f      	lsls	r7, r3
 8000d92:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 8000d96:	6047      	str	r7, [r0, #4]
 8000d98:	e044      	b.n	8000e24 <HAL_GPIO_Init+0xcc>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d9a:	f04f 0c00 	mov.w	ip, #0
 8000d9e:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000da2:	ea4c 0c0a 	orr.w	ip, ip, sl
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000da6:	f8c7 c008 	str.w	ip, [r7, #8]
        temp = EXTI->RTSR;
 8000daa:	68a7      	ldr	r7, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8000dac:	ea6f 0c09 	mvn.w	ip, r9
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000db0:	684e      	ldr	r6, [r1, #4]
 8000db2:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000db6:	bf0c      	ite	eq
 8000db8:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8000dbc:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->RTSR = temp;
 8000dc0:	60a7      	str	r7, [r4, #8]

        temp = EXTI->FTSR;
 8000dc2:	68e7      	ldr	r7, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000dc4:	684e      	ldr	r6, [r1, #4]
 8000dc6:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~((uint32_t)iocurrent);
 8000dca:	bf0c      	ite	eq
 8000dcc:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8000dd0:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->FTSR = temp;
 8000dd4:	60e7      	str	r7, [r4, #12]

        temp = EXTI->EMR;
 8000dd6:	6867      	ldr	r7, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000dd8:	684e      	ldr	r6, [r1, #4]
 8000dda:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000dde:	bf0c      	ite	eq
 8000de0:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8000de4:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->EMR = temp;
 8000de8:	6067      	str	r7, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000dea:	6827      	ldr	r7, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000dec:	684e      	ldr	r6, [r1, #4]
 8000dee:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000df2:	bf0c      	ite	eq
 8000df4:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8000df8:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->IMR = temp;
 8000dfc:	6027      	str	r7, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dfe:	3301      	adds	r3, #1
 8000e00:	3202      	adds	r2, #2
 8000e02:	2b10      	cmp	r3, #16
 8000e04:	f000 8094 	beq.w	8000f30 <HAL_GPIO_Init+0x1d8>
    ioposition = 0x01U << position;
 8000e08:	fa0e fc03 	lsl.w	ip, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e0c:	680f      	ldr	r7, [r1, #0]
 8000e0e:	ea0c 0907 	and.w	r9, ip, r7
    if(iocurrent == ioposition)
 8000e12:	ea3c 0707 	bics.w	r7, ip, r7
 8000e16:	d1f2      	bne.n	8000dfe <HAL_GPIO_Init+0xa6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e18:	684f      	ldr	r7, [r1, #4]
 8000e1a:	f007 0703 	and.w	r7, r7, #3
 8000e1e:	3f01      	subs	r7, #1
 8000e20:	2f01      	cmp	r7, #1
 8000e22:	d9a5      	bls.n	8000d70 <HAL_GPIO_Init+0x18>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e24:	684f      	ldr	r7, [r1, #4]
 8000e26:	f007 0703 	and.w	r7, r7, #3
 8000e2a:	2f03      	cmp	r7, #3
 8000e2c:	d023      	beq.n	8000e76 <HAL_GPIO_Init+0x11e>
        temp = GPIOx->PUPDR;
 8000e2e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e30:	fa05 fc02 	lsl.w	ip, r5, r2
 8000e34:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e38:	688f      	ldr	r7, [r1, #8]
 8000e3a:	4097      	lsls	r7, r2
 8000e3c:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->PUPDR = temp;
 8000e40:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e42:	684f      	ldr	r7, [r1, #4]
 8000e44:	f007 0703 	and.w	r7, r7, #3
 8000e48:	2f02      	cmp	r7, #2
 8000e4a:	d114      	bne.n	8000e76 <HAL_GPIO_Init+0x11e>
        temp = GPIOx->AFR[position >> 3U];
 8000e4c:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000e50:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8000e54:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e58:	f003 0b07 	and.w	fp, r3, #7
 8000e5c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000e60:	fa08 fa0b 	lsl.w	sl, r8, fp
 8000e64:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e68:	690f      	ldr	r7, [r1, #16]
 8000e6a:	fa07 f70b 	lsl.w	r7, r7, fp
 8000e6e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->AFR[position >> 3U] = temp;
 8000e72:	f8cc 7020 	str.w	r7, [ip, #32]
      temp = GPIOx->MODER;
 8000e76:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e78:	fa05 fc02 	lsl.w	ip, r5, r2
 8000e7c:	ea27 0c0c 	bic.w	ip, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e80:	684f      	ldr	r7, [r1, #4]
 8000e82:	f007 0703 	and.w	r7, r7, #3
 8000e86:	4097      	lsls	r7, r2
 8000e88:	ea47 070c 	orr.w	r7, r7, ip
      GPIOx->MODER = temp;
 8000e8c:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e8e:	684f      	ldr	r7, [r1, #4]
 8000e90:	f417 3f40 	tst.w	r7, #196608	@ 0x30000
 8000e94:	d0b3      	beq.n	8000dfe <HAL_GPIO_Init+0xa6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e96:	2700      	movs	r7, #0
 8000e98:	9701      	str	r7, [sp, #4]
 8000e9a:	4e28      	ldr	r6, [pc, #160]	@ (8000f3c <HAL_GPIO_Init+0x1e4>)
 8000e9c:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8000e9e:	f447 4780 	orr.w	r7, r7, #16384	@ 0x4000
 8000ea2:	6477      	str	r7, [r6, #68]	@ 0x44
 8000ea4:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8000ea6:	f407 4780 	and.w	r7, r7, #16384	@ 0x4000
 8000eaa:	9701      	str	r7, [sp, #4]
 8000eac:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000eae:	f023 0703 	bic.w	r7, r3, #3
 8000eb2:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8000eb6:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 8000eba:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ebe:	f003 0b03 	and.w	fp, r3, #3
 8000ec2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000ec6:	fa08 fc0b 	lsl.w	ip, r8, fp
 8000eca:	ea2a 0a0c 	bic.w	sl, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ece:	f5a6 5660 	sub.w	r6, r6, #14336	@ 0x3800
 8000ed2:	42b0      	cmp	r0, r6
 8000ed4:	f43f af61 	beq.w	8000d9a <HAL_GPIO_Init+0x42>
 8000ed8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8000edc:	42b0      	cmp	r0, r6
 8000ede:	d018      	beq.n	8000f12 <HAL_GPIO_Init+0x1ba>
 8000ee0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8000ee4:	42b0      	cmp	r0, r6
 8000ee6:	d017      	beq.n	8000f18 <HAL_GPIO_Init+0x1c0>
 8000ee8:	f8df c054 	ldr.w	ip, [pc, #84]	@ 8000f40 <HAL_GPIO_Init+0x1e8>
 8000eec:	4560      	cmp	r0, ip
 8000eee:	d016      	beq.n	8000f1e <HAL_GPIO_Init+0x1c6>
 8000ef0:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8000ef4:	4560      	cmp	r0, ip
 8000ef6:	d015      	beq.n	8000f24 <HAL_GPIO_Init+0x1cc>
 8000ef8:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8000efc:	4560      	cmp	r0, ip
 8000efe:	d014      	beq.n	8000f2a <HAL_GPIO_Init+0x1d2>
 8000f00:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8000f04:	4560      	cmp	r0, ip
 8000f06:	bf14      	ite	ne
 8000f08:	f04f 0c07 	movne.w	ip, #7
 8000f0c:	f04f 0c06 	moveq.w	ip, #6
 8000f10:	e745      	b.n	8000d9e <HAL_GPIO_Init+0x46>
 8000f12:	f04f 0c01 	mov.w	ip, #1
 8000f16:	e742      	b.n	8000d9e <HAL_GPIO_Init+0x46>
 8000f18:	f04f 0c02 	mov.w	ip, #2
 8000f1c:	e73f      	b.n	8000d9e <HAL_GPIO_Init+0x46>
 8000f1e:	f04f 0c03 	mov.w	ip, #3
 8000f22:	e73c      	b.n	8000d9e <HAL_GPIO_Init+0x46>
 8000f24:	f04f 0c04 	mov.w	ip, #4
 8000f28:	e739      	b.n	8000d9e <HAL_GPIO_Init+0x46>
 8000f2a:	f04f 0c05 	mov.w	ip, #5
 8000f2e:	e736      	b.n	8000d9e <HAL_GPIO_Init+0x46>
      }
    }
  }
}
 8000f30:	b003      	add	sp, #12
 8000f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f36:	bf00      	nop
 8000f38:	40013c00 	.word	0x40013c00
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020c00 	.word	0x40020c00

08000f44 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f44:	b10a      	cbz	r2, 8000f4a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f46:	6181      	str	r1, [r0, #24]
 8000f48:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f4a:	0409      	lsls	r1, r1, #16
 8000f4c:	6181      	str	r1, [r0, #24]
  }
}
 8000f4e:	4770      	bx	lr

08000f50 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f50:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f52:	ea01 0203 	and.w	r2, r1, r3
 8000f56:	ea21 0103 	bic.w	r1, r1, r3
 8000f5a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000f5e:	6181      	str	r1, [r0, #24]
}
 8000f60:	4770      	bx	lr
	...

08000f64 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f64:	2800      	cmp	r0, #0
 8000f66:	f000 80b0 	beq.w	80010ca <HAL_I2C_Init+0x166>
{
 8000f6a:	b570      	push	{r4, r5, r6, lr}
 8000f6c:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f6e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d073      	beq.n	800105e <HAL_I2C_Init+0xfa>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f76:	2324      	movs	r3, #36	@ 0x24
 8000f78:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f7c:	6822      	ldr	r2, [r4, #0]
 8000f7e:	6813      	ldr	r3, [r2, #0]
 8000f80:	f023 0301 	bic.w	r3, r3, #1
 8000f84:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000f86:	6822      	ldr	r2, [r4, #0]
 8000f88:	6813      	ldr	r3, [r2, #0]
 8000f8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f8e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000f90:	6822      	ldr	r2, [r4, #0]
 8000f92:	6813      	ldr	r3, [r2, #0]
 8000f94:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000f98:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000f9a:	f000 f957 	bl	800124c <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f9e:	6862      	ldr	r2, [r4, #4]
 8000fa0:	4b4c      	ldr	r3, [pc, #304]	@ (80010d4 <HAL_I2C_Init+0x170>)
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d860      	bhi.n	8001068 <HAL_I2C_Init+0x104>
 8000fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80010d8 <HAL_I2C_Init+0x174>)
 8000fa8:	4298      	cmp	r0, r3
 8000faa:	f240 8090 	bls.w	80010ce <HAL_I2C_Init+0x16a>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000fae:	494b      	ldr	r1, [pc, #300]	@ (80010dc <HAL_I2C_Init+0x178>)
 8000fb0:	fba1 3100 	umull	r3, r1, r1, r0
 8000fb4:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000fb6:	6825      	ldr	r5, [r4, #0]
 8000fb8:	686a      	ldr	r2, [r5, #4]
 8000fba:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000fbe:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8000fc2:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000fc4:	6821      	ldr	r1, [r4, #0]
 8000fc6:	6a0a      	ldr	r2, [r1, #32]
 8000fc8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000fcc:	4d41      	ldr	r5, [pc, #260]	@ (80010d4 <HAL_I2C_Init+0x170>)
 8000fce:	6866      	ldr	r6, [r4, #4]
 8000fd0:	42ae      	cmp	r6, r5
 8000fd2:	d84e      	bhi.n	8001072 <HAL_I2C_Init+0x10e>
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000fda:	6821      	ldr	r1, [r4, #0]
 8000fdc:	69ca      	ldr	r2, [r1, #28]
 8000fde:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8000fe2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000fe6:	6865      	ldr	r5, [r4, #4]
 8000fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80010d4 <HAL_I2C_Init+0x170>)
 8000fea:	429d      	cmp	r5, r3
 8000fec:	d84b      	bhi.n	8001086 <HAL_I2C_Init+0x122>
 8000fee:	1e43      	subs	r3, r0, #1
 8000ff0:	006d      	lsls	r5, r5, #1
 8000ff2:	fbb3 f3f5 	udiv	r3, r3, r5
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8000ffc:	4203      	tst	r3, r0
 8000ffe:	d05e      	beq.n	80010be <HAL_I2C_Init+0x15a>
 8001000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001004:	431a      	orrs	r2, r3
 8001006:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001008:	6821      	ldr	r1, [r4, #0]
 800100a:	680a      	ldr	r2, [r1, #0]
 800100c:	69e3      	ldr	r3, [r4, #28]
 800100e:	6a20      	ldr	r0, [r4, #32]
 8001010:	4303      	orrs	r3, r0
 8001012:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8001016:	4313      	orrs	r3, r2
 8001018:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800101a:	6821      	ldr	r1, [r4, #0]
 800101c:	688a      	ldr	r2, [r1, #8]
 800101e:	6923      	ldr	r3, [r4, #16]
 8001020:	68e0      	ldr	r0, [r4, #12]
 8001022:	4303      	orrs	r3, r0
 8001024:	f422 4203 	bic.w	r2, r2, #33536	@ 0x8300
 8001028:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800102c:	4313      	orrs	r3, r2
 800102e:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001030:	6821      	ldr	r1, [r4, #0]
 8001032:	68ca      	ldr	r2, [r1, #12]
 8001034:	6963      	ldr	r3, [r4, #20]
 8001036:	69a0      	ldr	r0, [r4, #24]
 8001038:	4303      	orrs	r3, r0
 800103a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800103e:	4313      	orrs	r3, r2
 8001040:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001042:	6822      	ldr	r2, [r4, #0]
 8001044:	6813      	ldr	r3, [r2, #0]
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800104c:	2000      	movs	r0, #0
 800104e:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001050:	2320      	movs	r3, #32
 8001052:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001056:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001058:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 800105c:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800105e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8001062:	f7ff fc97 	bl	8000994 <HAL_I2C_MspInit>
 8001066:	e786      	b.n	8000f76 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001068:	4b1d      	ldr	r3, [pc, #116]	@ (80010e0 <HAL_I2C_Init+0x17c>)
 800106a:	4298      	cmp	r0, r3
 800106c:	d89f      	bhi.n	8000fae <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800106e:	2001      	movs	r0, #1
 8001070:	e7f4      	b.n	800105c <HAL_I2C_Init+0xf8>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001072:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8001076:	fb05 f303 	mul.w	r3, r5, r3
 800107a:	4d1a      	ldr	r5, [pc, #104]	@ (80010e4 <HAL_I2C_Init+0x180>)
 800107c:	fba5 5303 	umull	r5, r3, r5, r3
 8001080:	099b      	lsrs	r3, r3, #6
 8001082:	3301      	adds	r3, #1
 8001084:	e7a7      	b.n	8000fd6 <HAL_I2C_Init+0x72>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001086:	68a3      	ldr	r3, [r4, #8]
 8001088:	b95b      	cbnz	r3, 80010a2 <HAL_I2C_Init+0x13e>
 800108a:	1e43      	subs	r3, r0, #1
 800108c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001090:	fbb3 f3f5 	udiv	r3, r3, r5
 8001094:	3301      	adds	r3, #1
 8001096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800109a:	b193      	cbz	r3, 80010c2 <HAL_I2C_Init+0x15e>
 800109c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010a0:	e7b0      	b.n	8001004 <HAL_I2C_Init+0xa0>
 80010a2:	1e43      	subs	r3, r0, #1
 80010a4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80010a8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80010ac:	fbb3 f3f5 	udiv	r3, r3, r5
 80010b0:	3301      	adds	r3, #1
 80010b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010b6:	b133      	cbz	r3, 80010c6 <HAL_I2C_Init+0x162>
 80010b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010bc:	e7a2      	b.n	8001004 <HAL_I2C_Init+0xa0>
 80010be:	2304      	movs	r3, #4
 80010c0:	e7a0      	b.n	8001004 <HAL_I2C_Init+0xa0>
 80010c2:	2301      	movs	r3, #1
 80010c4:	e79e      	b.n	8001004 <HAL_I2C_Init+0xa0>
 80010c6:	2301      	movs	r3, #1
 80010c8:	e79c      	b.n	8001004 <HAL_I2C_Init+0xa0>
    return HAL_ERROR;
 80010ca:	2001      	movs	r0, #1
}
 80010cc:	4770      	bx	lr
    return HAL_ERROR;
 80010ce:	2001      	movs	r0, #1
 80010d0:	e7c4      	b.n	800105c <HAL_I2C_Init+0xf8>
 80010d2:	bf00      	nop
 80010d4:	000186a0 	.word	0x000186a0
 80010d8:	001e847f 	.word	0x001e847f
 80010dc:	431bde83 	.word	0x431bde83
 80010e0:	003d08ff 	.word	0x003d08ff
 80010e4:	10624dd3 	.word	0x10624dd3

080010e8 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010e8:	2800      	cmp	r0, #0
 80010ea:	f000 809d 	beq.w	8001228 <HAL_RCC_ClockConfig+0x140>
{
 80010ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010f2:	460d      	mov	r5, r1
 80010f4:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010f6:	4b50      	ldr	r3, [pc, #320]	@ (8001238 <HAL_RCC_ClockConfig+0x150>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	428b      	cmp	r3, r1
 8001100:	d208      	bcs.n	8001114 <HAL_RCC_ClockConfig+0x2c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001102:	b2cb      	uxtb	r3, r1
 8001104:	4a4c      	ldr	r2, [pc, #304]	@ (8001238 <HAL_RCC_ClockConfig+0x150>)
 8001106:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001108:	6813      	ldr	r3, [r2, #0]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	428b      	cmp	r3, r1
 8001110:	f040 808c 	bne.w	800122c <HAL_RCC_ClockConfig+0x144>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001114:	6823      	ldr	r3, [r4, #0]
 8001116:	f013 0f02 	tst.w	r3, #2
 800111a:	d017      	beq.n	800114c <HAL_RCC_ClockConfig+0x64>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800111c:	f013 0f04 	tst.w	r3, #4
 8001120:	d004      	beq.n	800112c <HAL_RCC_ClockConfig+0x44>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001122:	4a46      	ldr	r2, [pc, #280]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 8001124:	6893      	ldr	r3, [r2, #8]
 8001126:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800112a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	f013 0f08 	tst.w	r3, #8
 8001132:	d004      	beq.n	800113e <HAL_RCC_ClockConfig+0x56>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001134:	4a41      	ldr	r2, [pc, #260]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 8001136:	6893      	ldr	r3, [r2, #8]
 8001138:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800113c:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800113e:	4a3f      	ldr	r2, [pc, #252]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 8001140:	6893      	ldr	r3, [r2, #8]
 8001142:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001146:	68a1      	ldr	r1, [r4, #8]
 8001148:	430b      	orrs	r3, r1
 800114a:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114c:	6823      	ldr	r3, [r4, #0]
 800114e:	f013 0f01 	tst.w	r3, #1
 8001152:	d032      	beq.n	80011ba <HAL_RCC_ClockConfig+0xd2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001154:	6862      	ldr	r2, [r4, #4]
 8001156:	2a01      	cmp	r2, #1
 8001158:	d021      	beq.n	800119e <HAL_RCC_ClockConfig+0xb6>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800115a:	1e93      	subs	r3, r2, #2
 800115c:	2b01      	cmp	r3, #1
 800115e:	d925      	bls.n	80011ac <HAL_RCC_ClockConfig+0xc4>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001160:	4b36      	ldr	r3, [pc, #216]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f013 0f02 	tst.w	r3, #2
 8001168:	d062      	beq.n	8001230 <HAL_RCC_ClockConfig+0x148>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800116a:	4934      	ldr	r1, [pc, #208]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 800116c:	688b      	ldr	r3, [r1, #8]
 800116e:	f023 0303 	bic.w	r3, r3, #3
 8001172:	4313      	orrs	r3, r2
 8001174:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001176:	f7ff fd8d 	bl	8000c94 <HAL_GetTick>
 800117a:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800117c:	4f2f      	ldr	r7, [pc, #188]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800117e:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f003 030c 	and.w	r3, r3, #12
 8001188:	6862      	ldr	r2, [r4, #4]
 800118a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800118e:	d014      	beq.n	80011ba <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001190:	f7ff fd80 	bl	8000c94 <HAL_GetTick>
 8001194:	1b80      	subs	r0, r0, r6
 8001196:	4540      	cmp	r0, r8
 8001198:	d9f3      	bls.n	8001182 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_TIMEOUT;
 800119a:	2003      	movs	r0, #3
 800119c:	e042      	b.n	8001224 <HAL_RCC_ClockConfig+0x13c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119e:	4b27      	ldr	r3, [pc, #156]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80011a6:	d1e0      	bne.n	800116a <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 80011a8:	2001      	movs	r0, #1
 80011aa:	e03b      	b.n	8001224 <HAL_RCC_ClockConfig+0x13c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ac:	4b23      	ldr	r3, [pc, #140]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80011b4:	d1d9      	bne.n	800116a <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 80011b6:	2001      	movs	r0, #1
 80011b8:	e034      	b.n	8001224 <HAL_RCC_ClockConfig+0x13c>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <HAL_RCC_ClockConfig+0x150>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 030f 	and.w	r3, r3, #15
 80011c2:	42ab      	cmp	r3, r5
 80011c4:	d907      	bls.n	80011d6 <HAL_RCC_ClockConfig+0xee>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011c6:	b2ea      	uxtb	r2, r5
 80011c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001238 <HAL_RCC_ClockConfig+0x150>)
 80011ca:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 030f 	and.w	r3, r3, #15
 80011d2:	42ab      	cmp	r3, r5
 80011d4:	d12e      	bne.n	8001234 <HAL_RCC_ClockConfig+0x14c>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	f013 0f04 	tst.w	r3, #4
 80011dc:	d006      	beq.n	80011ec <HAL_RCC_ClockConfig+0x104>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011de:	4a17      	ldr	r2, [pc, #92]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 80011e0:	6893      	ldr	r3, [r2, #8]
 80011e2:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80011e6:	68e1      	ldr	r1, [r4, #12]
 80011e8:	430b      	orrs	r3, r1
 80011ea:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	f013 0f08 	tst.w	r3, #8
 80011f2:	d007      	beq.n	8001204 <HAL_RCC_ClockConfig+0x11c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011f4:	4a11      	ldr	r2, [pc, #68]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 80011f6:	6893      	ldr	r3, [r2, #8]
 80011f8:	6921      	ldr	r1, [r4, #16]
 80011fa:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80011fe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001202:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001204:	f000 f842 	bl	800128c <HAL_RCC_GetSysClockFreq>
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <HAL_RCC_ClockConfig+0x154>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001210:	4a0b      	ldr	r2, [pc, #44]	@ (8001240 <HAL_RCC_ClockConfig+0x158>)
 8001212:	5cd3      	ldrb	r3, [r2, r3]
 8001214:	40d8      	lsrs	r0, r3
 8001216:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <HAL_RCC_ClockConfig+0x15c>)
 8001218:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <HAL_RCC_ClockConfig+0x160>)
 800121c:	6818      	ldr	r0, [r3, #0]
 800121e:	f7ff fced 	bl	8000bfc <HAL_InitTick>

  return HAL_OK;
 8001222:	2000      	movs	r0, #0
}
 8001224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8001228:	2001      	movs	r0, #1
}
 800122a:	4770      	bx	lr
      return HAL_ERROR;
 800122c:	2001      	movs	r0, #1
 800122e:	e7f9      	b.n	8001224 <HAL_RCC_ClockConfig+0x13c>
        return HAL_ERROR;
 8001230:	2001      	movs	r0, #1
 8001232:	e7f7      	b.n	8001224 <HAL_RCC_ClockConfig+0x13c>
      return HAL_ERROR;
 8001234:	2001      	movs	r0, #1
 8001236:	e7f5      	b.n	8001224 <HAL_RCC_ClockConfig+0x13c>
 8001238:	40023c00 	.word	0x40023c00
 800123c:	40023800 	.word	0x40023800
 8001240:	080021a4 	.word	0x080021a4
 8001244:	20000000 	.word	0x20000000
 8001248:	20000008 	.word	0x20000008

0800124c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800124c:	4b04      	ldr	r3, [pc, #16]	@ (8001260 <HAL_RCC_GetPCLK1Freq+0x14>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001254:	4a03      	ldr	r2, [pc, #12]	@ (8001264 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001256:	5cd3      	ldrb	r3, [r2, r3]
 8001258:	4a03      	ldr	r2, [pc, #12]	@ (8001268 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800125a:	6810      	ldr	r0, [r2, #0]
}
 800125c:	40d8      	lsrs	r0, r3
 800125e:	4770      	bx	lr
 8001260:	40023800 	.word	0x40023800
 8001264:	0800219c 	.word	0x0800219c
 8001268:	20000000 	.word	0x20000000

0800126c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <HAL_RCC_GetPCLK2Freq+0x14>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001274:	4a03      	ldr	r2, [pc, #12]	@ (8001284 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001276:	5cd3      	ldrb	r3, [r2, r3]
 8001278:	4a03      	ldr	r2, [pc, #12]	@ (8001288 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800127a:	6810      	ldr	r0, [r2, #0]
}
 800127c:	40d8      	lsrs	r0, r3
 800127e:	4770      	bx	lr
 8001280:	40023800 	.word	0x40023800
 8001284:	0800219c 	.word	0x0800219c
 8001288:	20000000 	.word	0x20000000

0800128c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800128c:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800128e:	4b60      	ldr	r3, [pc, #384]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 030c 	and.w	r3, r3, #12
 8001296:	2b08      	cmp	r3, #8
 8001298:	d007      	beq.n	80012aa <HAL_RCC_GetSysClockFreq+0x1e>
 800129a:	2b0c      	cmp	r3, #12
 800129c:	d05f      	beq.n	800135e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800129e:	485d      	ldr	r0, [pc, #372]	@ (8001414 <HAL_RCC_GetSysClockFreq+0x188>)
 80012a0:	4a5d      	ldr	r2, [pc, #372]	@ (8001418 <HAL_RCC_GetSysClockFreq+0x18c>)
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	bf18      	it	ne
 80012a6:	4610      	movne	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012a8:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012aa:	4b59      	ldr	r3, [pc, #356]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80012b8:	d02c      	beq.n	8001314 <HAL_RCC_GetSysClockFreq+0x88>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012ba:	4b55      	ldr	r3, [pc, #340]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 80012bc:	6858      	ldr	r0, [r3, #4]
 80012be:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80012c2:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80012c6:	ebbc 0c00 	subs.w	ip, ip, r0
 80012ca:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80012ce:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80012d2:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80012d6:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80012da:	ebb1 010c 	subs.w	r1, r1, ip
 80012de:	eb63 030e 	sbc.w	r3, r3, lr
 80012e2:	00db      	lsls	r3, r3, #3
 80012e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80012e8:	00c9      	lsls	r1, r1, #3
 80012ea:	eb11 0c00 	adds.w	ip, r1, r0
 80012ee:	f143 0300 	adc.w	r3, r3, #0
 80012f2:	0259      	lsls	r1, r3, #9
 80012f4:	2300      	movs	r3, #0
 80012f6:	ea4f 204c 	mov.w	r0, ip, lsl #9
 80012fa:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 80012fe:	f7fe ff89 	bl	8000214 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001302:	4b43      	ldr	r3, [pc, #268]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800130a:	3301      	adds	r3, #1
 800130c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 800130e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001312:	e7c9      	b.n	80012a8 <HAL_RCC_GetSysClockFreq+0x1c>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001314:	4b3e      	ldr	r3, [pc, #248]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 8001316:	6858      	ldr	r0, [r3, #4]
 8001318:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800131c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001320:	ebbc 0c00 	subs.w	ip, ip, r0
 8001324:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001328:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800132c:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001330:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001334:	ebb1 010c 	subs.w	r1, r1, ip
 8001338:	eb63 030e 	sbc.w	r3, r3, lr
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001342:	00c9      	lsls	r1, r1, #3
 8001344:	eb11 0c00 	adds.w	ip, r1, r0
 8001348:	f143 0300 	adc.w	r3, r3, #0
 800134c:	0299      	lsls	r1, r3, #10
 800134e:	2300      	movs	r3, #0
 8001350:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001354:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001358:	f7fe ff5c 	bl	8000214 <__aeabi_uldivmod>
 800135c:	e7d1      	b.n	8001302 <HAL_RCC_GetSysClockFreq+0x76>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800135e:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800136c:	d02a      	beq.n	80013c4 <HAL_RCC_GetSysClockFreq+0x138>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800136e:	4b28      	ldr	r3, [pc, #160]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 8001370:	6858      	ldr	r0, [r3, #4]
 8001372:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001376:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800137a:	ebbc 0c00 	subs.w	ip, ip, r0
 800137e:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001382:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001386:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800138a:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800138e:	ebb1 010c 	subs.w	r1, r1, ip
 8001392:	eb63 030e 	sbc.w	r3, r3, lr
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800139c:	00c9      	lsls	r1, r1, #3
 800139e:	eb11 0c00 	adds.w	ip, r1, r0
 80013a2:	f143 0300 	adc.w	r3, r3, #0
 80013a6:	0259      	lsls	r1, r3, #9
 80013a8:	2300      	movs	r3, #0
 80013aa:	ea4f 204c 	mov.w	r0, ip, lsl #9
 80013ae:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 80013b2:	f7fe ff2f 	bl	8000214 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco / pllr;
 80013be:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80013c2:	e771      	b.n	80012a8 <HAL_RCC_GetSysClockFreq+0x1c>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013c4:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <HAL_RCC_GetSysClockFreq+0x184>)
 80013c6:	6858      	ldr	r0, [r3, #4]
 80013c8:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80013cc:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80013d0:	ebbc 0c00 	subs.w	ip, ip, r0
 80013d4:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80013d8:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80013dc:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80013e0:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80013e4:	ebb1 010c 	subs.w	r1, r1, ip
 80013e8:	eb63 030e 	sbc.w	r3, r3, lr
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013f2:	00c9      	lsls	r1, r1, #3
 80013f4:	eb11 0c00 	adds.w	ip, r1, r0
 80013f8:	f143 0300 	adc.w	r3, r3, #0
 80013fc:	0299      	lsls	r1, r3, #10
 80013fe:	2300      	movs	r3, #0
 8001400:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001404:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001408:	f7fe ff04 	bl	8000214 <__aeabi_uldivmod>
 800140c:	e7d3      	b.n	80013b6 <HAL_RCC_GetSysClockFreq+0x12a>
 800140e:	bf00      	nop
 8001410:	40023800 	.word	0x40023800
 8001414:	007a1200 	.word	0x007a1200
 8001418:	00f42400 	.word	0x00f42400

0800141c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800141c:	2800      	cmp	r0, #0
 800141e:	f000 8204 	beq.w	800182a <HAL_RCC_OscConfig+0x40e>
{
 8001422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800142a:	6803      	ldr	r3, [r0, #0]
 800142c:	f013 0f01 	tst.w	r3, #1
 8001430:	d041      	beq.n	80014b6 <HAL_RCC_OscConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001432:	4b9a      	ldr	r3, [pc, #616]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 030c 	and.w	r3, r3, #12
 800143a:	2b04      	cmp	r3, #4
 800143c:	d032      	beq.n	80014a4 <HAL_RCC_OscConfig+0x88>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800143e:	4b97      	ldr	r3, [pc, #604]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
        || \
 8001446:	2b08      	cmp	r3, #8
 8001448:	d027      	beq.n	800149a <HAL_RCC_OscConfig+0x7e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800144a:	4b94      	ldr	r3, [pc, #592]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001452:	2b0c      	cmp	r3, #12
 8001454:	d059      	beq.n	800150a <HAL_RCC_OscConfig+0xee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001456:	6863      	ldr	r3, [r4, #4]
 8001458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800145c:	d05b      	beq.n	8001516 <HAL_RCC_OscConfig+0xfa>
 800145e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001462:	d05e      	beq.n	8001522 <HAL_RCC_OscConfig+0x106>
 8001464:	4b8d      	ldr	r3, [pc, #564]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001474:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001476:	6863      	ldr	r3, [r4, #4]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d05c      	beq.n	8001536 <HAL_RCC_OscConfig+0x11a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147c:	f7ff fc0a 	bl	8000c94 <HAL_GetTick>
 8001480:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	4e86      	ldr	r6, [pc, #536]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001484:	6833      	ldr	r3, [r6, #0]
 8001486:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800148a:	d114      	bne.n	80014b6 <HAL_RCC_OscConfig+0x9a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800148c:	f7ff fc02 	bl	8000c94 <HAL_GetTick>
 8001490:	1b40      	subs	r0, r0, r5
 8001492:	2864      	cmp	r0, #100	@ 0x64
 8001494:	d9f6      	bls.n	8001484 <HAL_RCC_OscConfig+0x68>
          {
            return HAL_TIMEOUT;
 8001496:	2003      	movs	r0, #3
 8001498:	e1ce      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800149a:	4b80      	ldr	r3, [pc, #512]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80014a2:	d0d2      	beq.n	800144a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a4:	4b7d      	ldr	r3, [pc, #500]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80014ac:	d003      	beq.n	80014b6 <HAL_RCC_OscConfig+0x9a>
 80014ae:	6863      	ldr	r3, [r4, #4]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	f000 81bc 	beq.w	800182e <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014b6:	6823      	ldr	r3, [r4, #0]
 80014b8:	f013 0f02 	tst.w	r3, #2
 80014bc:	d060      	beq.n	8001580 <HAL_RCC_OscConfig+0x164>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80014be:	4b77      	ldr	r3, [pc, #476]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f013 0f0c 	tst.w	r3, #12
 80014c6:	d04a      	beq.n	800155e <HAL_RCC_OscConfig+0x142>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80014c8:	4b74      	ldr	r3, [pc, #464]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f003 030c 	and.w	r3, r3, #12
        || \
 80014d0:	2b08      	cmp	r3, #8
 80014d2:	d03f      	beq.n	8001554 <HAL_RCC_OscConfig+0x138>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014d4:	4b71      	ldr	r3, [pc, #452]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80014dc:	2b0c      	cmp	r3, #12
 80014de:	d069      	beq.n	80015b4 <HAL_RCC_OscConfig+0x198>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014e0:	68e3      	ldr	r3, [r4, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d075      	beq.n	80015d2 <HAL_RCC_OscConfig+0x1b6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014e6:	4b6e      	ldr	r3, [pc, #440]	@ (80016a0 <HAL_RCC_OscConfig+0x284>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ec:	f7ff fbd2 	bl	8000c94 <HAL_GetTick>
 80014f0:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f2:	4e6a      	ldr	r6, [pc, #424]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80014f4:	6833      	ldr	r3, [r6, #0]
 80014f6:	f013 0f02 	tst.w	r3, #2
 80014fa:	d161      	bne.n	80015c0 <HAL_RCC_OscConfig+0x1a4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014fc:	f7ff fbca 	bl	8000c94 <HAL_GetTick>
 8001500:	1b40      	subs	r0, r0, r5
 8001502:	2802      	cmp	r0, #2
 8001504:	d9f6      	bls.n	80014f4 <HAL_RCC_OscConfig+0xd8>
          {
            return HAL_TIMEOUT;
 8001506:	2003      	movs	r0, #3
 8001508:	e196      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800150a:	4b64      	ldr	r3, [pc, #400]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001512:	d0a0      	beq.n	8001456 <HAL_RCC_OscConfig+0x3a>
 8001514:	e7c6      	b.n	80014a4 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001516:	4a61      	ldr	r2, [pc, #388]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001518:	6813      	ldr	r3, [r2, #0]
 800151a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800151e:	6013      	str	r3, [r2, #0]
 8001520:	e7a9      	b.n	8001476 <HAL_RCC_OscConfig+0x5a>
 8001522:	4b5e      	ldr	r3, [pc, #376]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	e79f      	b.n	8001476 <HAL_RCC_OscConfig+0x5a>
        tickstart = HAL_GetTick();
 8001536:	f7ff fbad 	bl	8000c94 <HAL_GetTick>
 800153a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800153c:	4e57      	ldr	r6, [pc, #348]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 800153e:	6833      	ldr	r3, [r6, #0]
 8001540:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001544:	d0b7      	beq.n	80014b6 <HAL_RCC_OscConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001546:	f7ff fba5 	bl	8000c94 <HAL_GetTick>
 800154a:	1b40      	subs	r0, r0, r5
 800154c:	2864      	cmp	r0, #100	@ 0x64
 800154e:	d9f6      	bls.n	800153e <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8001550:	2003      	movs	r0, #3
 8001552:	e171      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001554:	4b51      	ldr	r3, [pc, #324]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800155c:	d1ba      	bne.n	80014d4 <HAL_RCC_OscConfig+0xb8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800155e:	4b4f      	ldr	r3, [pc, #316]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f013 0f02 	tst.w	r3, #2
 8001566:	d003      	beq.n	8001570 <HAL_RCC_OscConfig+0x154>
 8001568:	68e3      	ldr	r3, [r4, #12]
 800156a:	2b01      	cmp	r3, #1
 800156c:	f040 8161 	bne.w	8001832 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001570:	4a4a      	ldr	r2, [pc, #296]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001572:	6813      	ldr	r3, [r2, #0]
 8001574:	6921      	ldr	r1, [r4, #16]
 8001576:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800157a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800157e:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001580:	6823      	ldr	r3, [r4, #0]
 8001582:	f013 0f08 	tst.w	r3, #8
 8001586:	d049      	beq.n	800161c <HAL_RCC_OscConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001588:	6963      	ldr	r3, [r4, #20]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d033      	beq.n	80015f6 <HAL_RCC_OscConfig+0x1da>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800158e:	4b44      	ldr	r3, [pc, #272]	@ (80016a0 <HAL_RCC_OscConfig+0x284>)
 8001590:	2201      	movs	r2, #1
 8001592:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001596:	f7ff fb7d 	bl	8000c94 <HAL_GetTick>
 800159a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800159c:	4e3f      	ldr	r6, [pc, #252]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 800159e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80015a0:	f013 0f02 	tst.w	r3, #2
 80015a4:	d13a      	bne.n	800161c <HAL_RCC_OscConfig+0x200>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015a6:	f7ff fb75 	bl	8000c94 <HAL_GetTick>
 80015aa:	1b40      	subs	r0, r0, r5
 80015ac:	2802      	cmp	r0, #2
 80015ae:	d9f6      	bls.n	800159e <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 80015b0:	2003      	movs	r0, #3
 80015b2:	e141      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b4:	4b39      	ldr	r3, [pc, #228]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80015bc:	d190      	bne.n	80014e0 <HAL_RCC_OscConfig+0xc4>
 80015be:	e7ce      	b.n	800155e <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c0:	4a36      	ldr	r2, [pc, #216]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80015c2:	6813      	ldr	r3, [r2, #0]
 80015c4:	6921      	ldr	r1, [r4, #16]
 80015c6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80015ca:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	e7d6      	b.n	8001580 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 80015d2:	4b33      	ldr	r3, [pc, #204]	@ (80016a0 <HAL_RCC_OscConfig+0x284>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015d8:	f7ff fb5c 	bl	8000c94 <HAL_GetTick>
 80015dc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015de:	4e2f      	ldr	r6, [pc, #188]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 80015e0:	6833      	ldr	r3, [r6, #0]
 80015e2:	f013 0f02 	tst.w	r3, #2
 80015e6:	d0cb      	beq.n	8001580 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015e8:	f7ff fb54 	bl	8000c94 <HAL_GetTick>
 80015ec:	1b40      	subs	r0, r0, r5
 80015ee:	2802      	cmp	r0, #2
 80015f0:	d9f6      	bls.n	80015e0 <HAL_RCC_OscConfig+0x1c4>
            return HAL_TIMEOUT;
 80015f2:	2003      	movs	r0, #3
 80015f4:	e120      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f6:	4b2a      	ldr	r3, [pc, #168]	@ (80016a0 <HAL_RCC_OscConfig+0x284>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015fe:	f7ff fb49 	bl	8000c94 <HAL_GetTick>
 8001602:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001604:	4e25      	ldr	r6, [pc, #148]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001606:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001608:	f013 0f02 	tst.w	r3, #2
 800160c:	d006      	beq.n	800161c <HAL_RCC_OscConfig+0x200>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160e:	f7ff fb41 	bl	8000c94 <HAL_GetTick>
 8001612:	1b40      	subs	r0, r0, r5
 8001614:	2802      	cmp	r0, #2
 8001616:	d9f6      	bls.n	8001606 <HAL_RCC_OscConfig+0x1ea>
        {
          return HAL_TIMEOUT;
 8001618:	2003      	movs	r0, #3
 800161a:	e10d      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800161c:	6823      	ldr	r3, [r4, #0]
 800161e:	f013 0f04 	tst.w	r3, #4
 8001622:	d077      	beq.n	8001714 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001624:	4b1d      	ldr	r3, [pc, #116]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800162c:	d133      	bne.n	8001696 <HAL_RCC_OscConfig+0x27a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 8001634:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001636:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800163a:	641a      	str	r2, [r3, #64]	@ 0x40
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001646:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	4b16      	ldr	r3, [pc, #88]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001650:	d02a      	beq.n	80016a8 <HAL_RCC_OscConfig+0x28c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001652:	68a3      	ldr	r3, [r4, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d03b      	beq.n	80016d0 <HAL_RCC_OscConfig+0x2b4>
 8001658:	2b05      	cmp	r3, #5
 800165a:	d03f      	beq.n	80016dc <HAL_RCC_OscConfig+0x2c0>
 800165c:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <HAL_RCC_OscConfig+0x280>)
 800165e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001660:	f022 0201 	bic.w	r2, r2, #1
 8001664:	671a      	str	r2, [r3, #112]	@ 0x70
 8001666:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001668:	f022 0204 	bic.w	r2, r2, #4
 800166c:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800166e:	68a3      	ldr	r3, [r4, #8]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d03d      	beq.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001674:	f7ff fb0e 	bl	8000c94 <HAL_GetTick>
 8001678:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800167a:	4f08      	ldr	r7, [pc, #32]	@ (800169c <HAL_RCC_OscConfig+0x280>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800167c:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001680:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001682:	f013 0f02 	tst.w	r3, #2
 8001686:	d144      	bne.n	8001712 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001688:	f7ff fb04 	bl	8000c94 <HAL_GetTick>
 800168c:	1b80      	subs	r0, r0, r6
 800168e:	4540      	cmp	r0, r8
 8001690:	d9f6      	bls.n	8001680 <HAL_RCC_OscConfig+0x264>
        {
          return HAL_TIMEOUT;
 8001692:	2003      	movs	r0, #3
 8001694:	e0d0      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
    FlagStatus       pwrclkchanged = RESET;
 8001696:	2500      	movs	r5, #0
 8001698:	e7d6      	b.n	8001648 <HAL_RCC_OscConfig+0x22c>
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800
 80016a0:	42470000 	.word	0x42470000
 80016a4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a8:	4a6b      	ldr	r2, [pc, #428]	@ (8001858 <HAL_RCC_OscConfig+0x43c>)
 80016aa:	6813      	ldr	r3, [r2, #0]
 80016ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80016b2:	f7ff faef 	bl	8000c94 <HAL_GetTick>
 80016b6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b8:	4f67      	ldr	r7, [pc, #412]	@ (8001858 <HAL_RCC_OscConfig+0x43c>)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80016c0:	d1c7      	bne.n	8001652 <HAL_RCC_OscConfig+0x236>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016c2:	f7ff fae7 	bl	8000c94 <HAL_GetTick>
 80016c6:	1b80      	subs	r0, r0, r6
 80016c8:	2802      	cmp	r0, #2
 80016ca:	d9f6      	bls.n	80016ba <HAL_RCC_OscConfig+0x29e>
          return HAL_TIMEOUT;
 80016cc:	2003      	movs	r0, #3
 80016ce:	e0b3      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016d0:	4a62      	ldr	r2, [pc, #392]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 80016d2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80016da:	e7c8      	b.n	800166e <HAL_RCC_OscConfig+0x252>
 80016dc:	4b5f      	ldr	r3, [pc, #380]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 80016de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80016e0:	f042 0204 	orr.w	r2, r2, #4
 80016e4:	671a      	str	r2, [r3, #112]	@ 0x70
 80016e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80016e8:	f042 0201 	orr.w	r2, r2, #1
 80016ec:	671a      	str	r2, [r3, #112]	@ 0x70
 80016ee:	e7be      	b.n	800166e <HAL_RCC_OscConfig+0x252>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f0:	f7ff fad0 	bl	8000c94 <HAL_GetTick>
 80016f4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f6:	4f59      	ldr	r7, [pc, #356]	@ (800185c <HAL_RCC_OscConfig+0x440>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f8:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016fe:	f013 0f02 	tst.w	r3, #2
 8001702:	d006      	beq.n	8001712 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001704:	f7ff fac6 	bl	8000c94 <HAL_GetTick>
 8001708:	1b80      	subs	r0, r0, r6
 800170a:	4540      	cmp	r0, r8
 800170c:	d9f6      	bls.n	80016fc <HAL_RCC_OscConfig+0x2e0>
        {
          return HAL_TIMEOUT;
 800170e:	2003      	movs	r0, #3
 8001710:	e092      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001712:	b9ed      	cbnz	r5, 8001750 <HAL_RCC_OscConfig+0x334>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001714:	69a3      	ldr	r3, [r4, #24]
 8001716:	2b00      	cmp	r3, #0
 8001718:	f000 808d 	beq.w	8001836 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800171c:	4a4f      	ldr	r2, [pc, #316]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 800171e:	6892      	ldr	r2, [r2, #8]
 8001720:	f002 020c 	and.w	r2, r2, #12
 8001724:	2a08      	cmp	r2, #8
 8001726:	d054      	beq.n	80017d2 <HAL_RCC_OscConfig+0x3b6>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001728:	2b02      	cmp	r3, #2
 800172a:	d017      	beq.n	800175c <HAL_RCC_OscConfig+0x340>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800172c:	4b4c      	ldr	r3, [pc, #304]	@ (8001860 <HAL_RCC_OscConfig+0x444>)
 800172e:	2200      	movs	r2, #0
 8001730:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001732:	f7ff faaf 	bl	8000c94 <HAL_GetTick>
 8001736:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001738:	4d48      	ldr	r5, [pc, #288]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 800173a:	682b      	ldr	r3, [r5, #0]
 800173c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001740:	d045      	beq.n	80017ce <HAL_RCC_OscConfig+0x3b2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001742:	f7ff faa7 	bl	8000c94 <HAL_GetTick>
 8001746:	1b00      	subs	r0, r0, r4
 8001748:	2802      	cmp	r0, #2
 800174a:	d9f6      	bls.n	800173a <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800174c:	2003      	movs	r0, #3
 800174e:	e073      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001750:	4a42      	ldr	r2, [pc, #264]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 8001752:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001754:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001758:	6413      	str	r3, [r2, #64]	@ 0x40
 800175a:	e7db      	b.n	8001714 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 800175c:	4b40      	ldr	r3, [pc, #256]	@ (8001860 <HAL_RCC_OscConfig+0x444>)
 800175e:	2200      	movs	r2, #0
 8001760:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001762:	f7ff fa97 	bl	8000c94 <HAL_GetTick>
 8001766:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001768:	4e3c      	ldr	r6, [pc, #240]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 800176a:	6833      	ldr	r3, [r6, #0]
 800176c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001770:	d006      	beq.n	8001780 <HAL_RCC_OscConfig+0x364>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001772:	f7ff fa8f 	bl	8000c94 <HAL_GetTick>
 8001776:	1b40      	subs	r0, r0, r5
 8001778:	2802      	cmp	r0, #2
 800177a:	d9f6      	bls.n	800176a <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 800177c:	2003      	movs	r0, #3
 800177e:	e05b      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001780:	69e3      	ldr	r3, [r4, #28]
 8001782:	6a22      	ldr	r2, [r4, #32]
 8001784:	4313      	orrs	r3, r2
 8001786:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001788:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800178c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800178e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001792:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001794:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001798:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800179a:	0852      	lsrs	r2, r2, #1
 800179c:	3a01      	subs	r2, #1
 800179e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80017a2:	4a2e      	ldr	r2, [pc, #184]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 80017a4:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80017a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001860 <HAL_RCC_OscConfig+0x444>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80017ac:	f7ff fa72 	bl	8000c94 <HAL_GetTick>
 80017b0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b2:	4d2a      	ldr	r5, [pc, #168]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 80017b4:	682b      	ldr	r3, [r5, #0]
 80017b6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017bc:	f7ff fa6a 	bl	8000c94 <HAL_GetTick>
 80017c0:	1b00      	subs	r0, r0, r4
 80017c2:	2802      	cmp	r0, #2
 80017c4:	d9f6      	bls.n	80017b4 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80017c6:	2003      	movs	r0, #3
 80017c8:	e036      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80017ca:	2000      	movs	r0, #0
 80017cc:	e034      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
 80017ce:	2000      	movs	r0, #0
 80017d0:	e032      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d033      	beq.n	800183e <HAL_RCC_OscConfig+0x422>
        pll_config = RCC->PLLCFGR;
 80017d6:	4b21      	ldr	r3, [pc, #132]	@ (800185c <HAL_RCC_OscConfig+0x440>)
 80017d8:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017de:	69e2      	ldr	r2, [r4, #28]
 80017e0:	4291      	cmp	r1, r2
 80017e2:	d12e      	bne.n	8001842 <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017e4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017e8:	6a21      	ldr	r1, [r4, #32]
 80017ea:	428a      	cmp	r2, r1
 80017ec:	d12b      	bne.n	8001846 <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017ee:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017f0:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80017f4:	401a      	ands	r2, r3
 80017f6:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80017fa:	d126      	bne.n	800184a <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017fc:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001800:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001802:	0852      	lsrs	r2, r2, #1
 8001804:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001806:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800180a:	d120      	bne.n	800184e <HAL_RCC_OscConfig+0x432>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800180c:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001810:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001812:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8001816:	d11c      	bne.n	8001852 <HAL_RCC_OscConfig+0x436>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001818:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800181a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800181e:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8001822:	bf14      	ite	ne
 8001824:	2001      	movne	r0, #1
 8001826:	2000      	moveq	r0, #0
 8001828:	e006      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
    return HAL_ERROR;
 800182a:	2001      	movs	r0, #1
}
 800182c:	4770      	bx	lr
        return HAL_ERROR;
 800182e:	2001      	movs	r0, #1
 8001830:	e002      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
        return HAL_ERROR;
 8001832:	2001      	movs	r0, #1
 8001834:	e000      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
  return HAL_OK;
 8001836:	2000      	movs	r0, #0
}
 8001838:	b002      	add	sp, #8
 800183a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 800183e:	2001      	movs	r0, #1
 8001840:	e7fa      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
          return HAL_ERROR;
 8001842:	2001      	movs	r0, #1
 8001844:	e7f8      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
 8001846:	2001      	movs	r0, #1
 8001848:	e7f6      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
 800184a:	2001      	movs	r0, #1
 800184c:	e7f4      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
 800184e:	2001      	movs	r0, #1
 8001850:	e7f2      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
 8001852:	2001      	movs	r0, #1
 8001854:	e7f0      	b.n	8001838 <HAL_RCC_OscConfig+0x41c>
 8001856:	bf00      	nop
 8001858:	40007000 	.word	0x40007000
 800185c:	40023800 	.word	0x40023800
 8001860:	42470000 	.word	0x42470000

08001864 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001864:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001866:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001868:	6a02      	ldr	r2, [r0, #32]
 800186a:	f022 0201 	bic.w	r2, r2, #1
 800186e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001870:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001872:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001874:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001878:	680d      	ldr	r5, [r1, #0]
 800187a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800187c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001880:	688d      	ldr	r5, [r1, #8]
 8001882:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001884:	4d0d      	ldr	r5, [pc, #52]	@ (80018bc <TIM_OC1_SetConfig+0x58>)
 8001886:	42a8      	cmp	r0, r5
 8001888:	d003      	beq.n	8001892 <TIM_OC1_SetConfig+0x2e>
 800188a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800188e:	42a8      	cmp	r0, r5
 8001890:	d10d      	bne.n	80018ae <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001892:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001896:	68cd      	ldr	r5, [r1, #12]
 8001898:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800189a:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800189e:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80018a2:	698d      	ldr	r5, [r1, #24]
 80018a4:	694e      	ldr	r6, [r1, #20]
 80018a6:	ea46 0c05 	orr.w	ip, r6, r5
 80018aa:	ea4c 0404 	orr.w	r4, ip, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018ae:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80018b0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80018b2:	684a      	ldr	r2, [r1, #4]
 80018b4:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018b6:	6203      	str	r3, [r0, #32]
}
 80018b8:	bc70      	pop	{r4, r5, r6}
 80018ba:	4770      	bx	lr
 80018bc:	40010000 	.word	0x40010000

080018c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80018c0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018c2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018c4:	6a02      	ldr	r2, [r0, #32]
 80018c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018ca:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018ce:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80018d0:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018d4:	680d      	ldr	r5, [r1, #0]
 80018d6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80018d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018dc:	688d      	ldr	r5, [r1, #8]
 80018de:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80018e2:	4d0e      	ldr	r5, [pc, #56]	@ (800191c <TIM_OC3_SetConfig+0x5c>)
 80018e4:	42a8      	cmp	r0, r5
 80018e6:	d003      	beq.n	80018f0 <TIM_OC3_SetConfig+0x30>
 80018e8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80018ec:	42a8      	cmp	r0, r5
 80018ee:	d10e      	bne.n	800190e <TIM_OC3_SetConfig+0x4e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80018f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80018f4:	68cd      	ldr	r5, [r1, #12]
 80018f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80018fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80018fe:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001902:	698d      	ldr	r5, [r1, #24]
 8001904:	694e      	ldr	r6, [r1, #20]
 8001906:	ea46 0c05 	orr.w	ip, r6, r5
 800190a:	ea44 140c 	orr.w	r4, r4, ip, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800190e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001910:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001912:	684a      	ldr	r2, [r1, #4]
 8001914:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001916:	6203      	str	r3, [r0, #32]
}
 8001918:	bc70      	pop	{r4, r5, r6}
 800191a:	4770      	bx	lr
 800191c:	40010000 	.word	0x40010000

08001920 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001920:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001922:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001924:	6a02      	ldr	r2, [r0, #32]
 8001926:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800192a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800192c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800192e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001930:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001934:	680d      	ldr	r5, [r1, #0]
 8001936:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800193a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800193e:	688d      	ldr	r5, [r1, #8]
 8001940:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001944:	4d09      	ldr	r5, [pc, #36]	@ (800196c <TIM_OC4_SetConfig+0x4c>)
 8001946:	42a8      	cmp	r0, r5
 8001948:	d003      	beq.n	8001952 <TIM_OC4_SetConfig+0x32>
 800194a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800194e:	42a8      	cmp	r0, r5
 8001950:	d104      	bne.n	800195c <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001952:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001956:	694d      	ldr	r5, [r1, #20]
 8001958:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800195c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800195e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001960:	684a      	ldr	r2, [r1, #4]
 8001962:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001964:	6203      	str	r3, [r0, #32]
}
 8001966:	bc30      	pop	{r4, r5}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40010000 	.word	0x40010000

08001970 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001970:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001972:	4a4d      	ldr	r2, [pc, #308]	@ (8001aa8 <TIM_Base_SetConfig+0x138>)
 8001974:	4290      	cmp	r0, r2
 8001976:	d067      	beq.n	8001a48 <TIM_Base_SetConfig+0xd8>
 8001978:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800197c:	d07e      	beq.n	8001a7c <TIM_Base_SetConfig+0x10c>
 800197e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001982:	4290      	cmp	r0, r2
 8001984:	d056      	beq.n	8001a34 <TIM_Base_SetConfig+0xc4>
 8001986:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800198a:	4290      	cmp	r0, r2
 800198c:	d057      	beq.n	8001a3e <TIM_Base_SetConfig+0xce>
 800198e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001992:	4290      	cmp	r0, r2
 8001994:	f000 8083 	beq.w	8001a9e <TIM_Base_SetConfig+0x12e>
 8001998:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800199c:	4290      	cmp	r0, r2
 800199e:	d01f      	beq.n	80019e0 <TIM_Base_SetConfig+0x70>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019a0:	4a42      	ldr	r2, [pc, #264]	@ (8001aac <TIM_Base_SetConfig+0x13c>)
 80019a2:	4290      	cmp	r0, r2
 80019a4:	d06e      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019a6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019aa:	4290      	cmp	r0, r2
 80019ac:	d06a      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019b2:	4290      	cmp	r0, r2
 80019b4:	d066      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019b6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80019ba:	4290      	cmp	r0, r2
 80019bc:	d062      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019be:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019c2:	4290      	cmp	r0, r2
 80019c4:	d05e      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019ca:	4290      	cmp	r0, r2
 80019cc:	d05a      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019d2:	694a      	ldr	r2, [r1, #20]
 80019d4:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019d6:	688a      	ldr	r2, [r1, #8]
 80019d8:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80019da:	680a      	ldr	r2, [r1, #0]
 80019dc:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019de:	e045      	b.n	8001a6c <TIM_Base_SetConfig+0xfc>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80019e4:	684a      	ldr	r2, [r1, #4]
 80019e6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019e8:	4a2f      	ldr	r2, [pc, #188]	@ (8001aa8 <TIM_Base_SetConfig+0x138>)
 80019ea:	4290      	cmp	r0, r2
 80019ec:	d030      	beq.n	8001a50 <TIM_Base_SetConfig+0xe0>
 80019ee:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80019f2:	d047      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019f4:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80019f8:	4290      	cmp	r0, r2
 80019fa:	d043      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 80019fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a00:	4290      	cmp	r0, r2
 8001a02:	d03f      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
 8001a04:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a08:	4290      	cmp	r0, r2
 8001a0a:	d03b      	beq.n	8001a84 <TIM_Base_SetConfig+0x114>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a10:	68ca      	ldr	r2, [r1, #12]
 8001a12:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a18:	694a      	ldr	r2, [r1, #20]
 8001a1a:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a1c:	688a      	ldr	r2, [r1, #8]
 8001a1e:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001a20:	680a      	ldr	r2, [r1, #0]
 8001a22:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a24:	4a20      	ldr	r2, [pc, #128]	@ (8001aa8 <TIM_Base_SetConfig+0x138>)
 8001a26:	4290      	cmp	r0, r2
 8001a28:	d01e      	beq.n	8001a68 <TIM_Base_SetConfig+0xf8>
 8001a2a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a2e:	4290      	cmp	r0, r2
 8001a30:	d01a      	beq.n	8001a68 <TIM_Base_SetConfig+0xf8>
 8001a32:	e01b      	b.n	8001a6c <TIM_Base_SetConfig+0xfc>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a38:	684a      	ldr	r2, [r1, #4]
 8001a3a:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a3c:	e022      	b.n	8001a84 <TIM_Base_SetConfig+0x114>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a42:	684a      	ldr	r2, [r1, #4]
 8001a44:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a46:	e01d      	b.n	8001a84 <TIM_Base_SetConfig+0x114>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a4c:	684a      	ldr	r2, [r1, #4]
 8001a4e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a54:	68ca      	ldr	r2, [r1, #12]
 8001a56:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a5c:	694a      	ldr	r2, [r1, #20]
 8001a5e:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a60:	688a      	ldr	r2, [r1, #8]
 8001a62:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001a64:	680a      	ldr	r2, [r1, #0]
 8001a66:	6282      	str	r2, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001a68:	690a      	ldr	r2, [r1, #16]
 8001a6a:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001a6c:	6802      	ldr	r2, [r0, #0]
 8001a6e:	f042 0204 	orr.w	r2, r2, #4
 8001a72:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001a74:	2201      	movs	r2, #1
 8001a76:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8001a78:	6003      	str	r3, [r0, #0]
}
 8001a7a:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001a80:	684a      	ldr	r2, [r1, #4]
 8001a82:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a88:	68ca      	ldr	r2, [r1, #12]
 8001a8a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a90:	694a      	ldr	r2, [r1, #20]
 8001a92:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a94:	688a      	ldr	r2, [r1, #8]
 8001a96:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001a98:	680a      	ldr	r2, [r1, #0]
 8001a9a:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a9c:	e7e6      	b.n	8001a6c <TIM_Base_SetConfig+0xfc>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001aa2:	684a      	ldr	r2, [r1, #4]
 8001aa4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001aa6:	e7ed      	b.n	8001a84 <TIM_Base_SetConfig+0x114>
 8001aa8:	40010000 	.word	0x40010000
 8001aac:	40014000 	.word	0x40014000

08001ab0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8001ab0:	b340      	cbz	r0, 8001b04 <HAL_TIM_PWM_Init+0x54>
{
 8001ab2:	b510      	push	{r4, lr}
 8001ab4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001ab6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001aba:	b1f3      	cbz	r3, 8001afa <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001abc:	2302      	movs	r3, #2
 8001abe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ac2:	4621      	mov	r1, r4
 8001ac4:	f851 0b04 	ldr.w	r0, [r1], #4
 8001ac8:	f7ff ff52 	bl	8001970 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001acc:	2301      	movs	r3, #1
 8001ace:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ad2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001ad6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001ada:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001ade:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001ae6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001aea:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001aee:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001af2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001af6:	2000      	movs	r0, #0
}
 8001af8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001afa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001afe:	f7fe ff81 	bl	8000a04 <HAL_TIM_PWM_MspInit>
 8001b02:	e7db      	b.n	8001abc <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001b04:	2001      	movs	r0, #1
}
 8001b06:	4770      	bx	lr

08001b08 <TIM_OC2_SetConfig>:
{
 8001b08:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8001b0a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b0c:	6a02      	ldr	r2, [r0, #32]
 8001b0e:	f022 0210 	bic.w	r2, r2, #16
 8001b12:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001b14:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001b16:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b18:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b1c:	680d      	ldr	r5, [r1, #0]
 8001b1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8001b22:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b26:	688d      	ldr	r5, [r1, #8]
 8001b28:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001b2c:	4d0e      	ldr	r5, [pc, #56]	@ (8001b68 <TIM_OC2_SetConfig+0x60>)
 8001b2e:	42a8      	cmp	r0, r5
 8001b30:	d003      	beq.n	8001b3a <TIM_OC2_SetConfig+0x32>
 8001b32:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001b36:	42a8      	cmp	r0, r5
 8001b38:	d10e      	bne.n	8001b58 <TIM_OC2_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001b3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b3e:	68cd      	ldr	r5, [r1, #12]
 8001b40:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001b44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b48:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b4c:	698d      	ldr	r5, [r1, #24]
 8001b4e:	694e      	ldr	r6, [r1, #20]
 8001b50:	ea46 0c05 	orr.w	ip, r6, r5
 8001b54:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CR2 = tmpcr2;
 8001b58:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b5a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001b5c:	684a      	ldr	r2, [r1, #4]
 8001b5e:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001b60:	6203      	str	r3, [r0, #32]
}
 8001b62:	bc70      	pop	{r4, r5, r6}
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	40010000 	.word	0x40010000

08001b6c <HAL_TIM_PWM_ConfigChannel>:
{
 8001b6c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001b6e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d066      	beq.n	8001c44 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8001b76:	4604      	mov	r4, r0
 8001b78:	460d      	mov	r5, r1
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8001b80:	2a0c      	cmp	r2, #12
 8001b82:	d85a      	bhi.n	8001c3a <HAL_TIM_PWM_ConfigChannel+0xce>
 8001b84:	e8df f002 	tbb	[pc, r2]
 8001b88:	59595907 	.word	0x59595907
 8001b8c:	5959591b 	.word	0x5959591b
 8001b90:	59595930 	.word	0x59595930
 8001b94:	44          	.byte	0x44
 8001b95:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001b96:	6800      	ldr	r0, [r0, #0]
 8001b98:	f7ff fe64 	bl	8001864 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b9c:	6822      	ldr	r2, [r4, #0]
 8001b9e:	6993      	ldr	r3, [r2, #24]
 8001ba0:	f043 0308 	orr.w	r3, r3, #8
 8001ba4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ba6:	6822      	ldr	r2, [r4, #0]
 8001ba8:	6993      	ldr	r3, [r2, #24]
 8001baa:	f023 0304 	bic.w	r3, r3, #4
 8001bae:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001bb0:	6822      	ldr	r2, [r4, #0]
 8001bb2:	6993      	ldr	r3, [r2, #24]
 8001bb4:	6929      	ldr	r1, [r5, #16]
 8001bb6:	430b      	orrs	r3, r1
 8001bb8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001bba:	2000      	movs	r0, #0
      break;
 8001bbc:	e03e      	b.n	8001c3c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001bbe:	6800      	ldr	r0, [r0, #0]
 8001bc0:	f7ff ffa2 	bl	8001b08 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001bc4:	6822      	ldr	r2, [r4, #0]
 8001bc6:	6993      	ldr	r3, [r2, #24]
 8001bc8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bcc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001bce:	6822      	ldr	r2, [r4, #0]
 8001bd0:	6993      	ldr	r3, [r2, #24]
 8001bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001bd6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001bd8:	6822      	ldr	r2, [r4, #0]
 8001bda:	6993      	ldr	r3, [r2, #24]
 8001bdc:	6929      	ldr	r1, [r5, #16]
 8001bde:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001be2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001be4:	2000      	movs	r0, #0
      break;
 8001be6:	e029      	b.n	8001c3c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001be8:	6800      	ldr	r0, [r0, #0]
 8001bea:	f7ff fe69 	bl	80018c0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001bee:	6822      	ldr	r2, [r4, #0]
 8001bf0:	69d3      	ldr	r3, [r2, #28]
 8001bf2:	f043 0308 	orr.w	r3, r3, #8
 8001bf6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001bf8:	6822      	ldr	r2, [r4, #0]
 8001bfa:	69d3      	ldr	r3, [r2, #28]
 8001bfc:	f023 0304 	bic.w	r3, r3, #4
 8001c00:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c02:	6822      	ldr	r2, [r4, #0]
 8001c04:	69d3      	ldr	r3, [r2, #28]
 8001c06:	6929      	ldr	r1, [r5, #16]
 8001c08:	430b      	orrs	r3, r1
 8001c0a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001c0c:	2000      	movs	r0, #0
      break;
 8001c0e:	e015      	b.n	8001c3c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c10:	6800      	ldr	r0, [r0, #0]
 8001c12:	f7ff fe85 	bl	8001920 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c16:	6822      	ldr	r2, [r4, #0]
 8001c18:	69d3      	ldr	r3, [r2, #28]
 8001c1a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c1e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c20:	6822      	ldr	r2, [r4, #0]
 8001c22:	69d3      	ldr	r3, [r2, #28]
 8001c24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001c28:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c2a:	6822      	ldr	r2, [r4, #0]
 8001c2c:	69d3      	ldr	r3, [r2, #28]
 8001c2e:	6929      	ldr	r1, [r5, #16]
 8001c30:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001c34:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001c36:	2000      	movs	r0, #0
      break;
 8001c38:	e000      	b.n	8001c3c <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8001c3a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001c42:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8001c44:	2002      	movs	r0, #2
 8001c46:	e7fc      	b.n	8001c42 <HAL_TIM_PWM_ConfigChannel+0xd6>

08001c48 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c48:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c4c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c4e:	f04f 0c01 	mov.w	ip, #1
 8001c52:	fa0c fc01 	lsl.w	ip, ip, r1
  TIMx->CCER &= ~tmp;
 8001c56:	ea23 030c 	bic.w	r3, r3, ip
 8001c5a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001c5c:	6a03      	ldr	r3, [r0, #32]
 8001c5e:	408a      	lsls	r2, r1
 8001c60:	431a      	orrs	r2, r3
 8001c62:	6202      	str	r2, [r0, #32]
}
 8001c64:	4770      	bx	lr
	...

08001c68 <HAL_TIM_PWM_Start>:
{
 8001c68:	b510      	push	{r4, lr}
 8001c6a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c6c:	4608      	mov	r0, r1
 8001c6e:	bba1      	cbnz	r1, 8001cda <HAL_TIM_PWM_Start+0x72>
 8001c70:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d167      	bne.n	8001d4a <HAL_TIM_PWM_Start+0xe2>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001c80:	2201      	movs	r2, #1
 8001c82:	4601      	mov	r1, r0
 8001c84:	6820      	ldr	r0, [r4, #0]
 8001c86:	f7ff ffdf 	bl	8001c48 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001c8a:	6823      	ldr	r3, [r4, #0]
 8001c8c:	4a31      	ldr	r2, [pc, #196]	@ (8001d54 <HAL_TIM_PWM_Start+0xec>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d048      	beq.n	8001d24 <HAL_TIM_PWM_Start+0xbc>
 8001c92:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d044      	beq.n	8001d24 <HAL_TIM_PWM_Start+0xbc>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c9e:	d049      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
 8001ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8001d58 <HAL_TIM_PWM_Start+0xf0>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d046      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
 8001ca6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d042      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
 8001cae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d03e      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
 8001cb6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d03a      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
 8001cbe:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d036      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
 8001cc6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d032      	beq.n	8001d34 <HAL_TIM_PWM_Start+0xcc>
    __HAL_TIM_ENABLE(htim);
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	f042 0201 	orr.w	r2, r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	e036      	b.n	8001d48 <HAL_TIM_PWM_Start+0xe0>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cda:	2904      	cmp	r1, #4
 8001cdc:	d00c      	beq.n	8001cf8 <HAL_TIM_PWM_Start+0x90>
 8001cde:	2908      	cmp	r1, #8
 8001ce0:	bf0c      	ite	eq
 8001ce2:	f894 3040 	ldrbeq.w	r3, [r4, #64]	@ 0x40
 8001ce6:	f894 3041 	ldrbne.w	r3, [r4, #65]	@ 0x41
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	3b01      	subs	r3, #1
 8001cee:	bf18      	it	ne
 8001cf0:	2301      	movne	r3, #1
 8001cf2:	b143      	cbz	r3, 8001d06 <HAL_TIM_PWM_Start+0x9e>
    return HAL_ERROR;
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	e027      	b.n	8001d48 <HAL_TIM_PWM_Start+0xe0>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cf8:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	bf18      	it	ne
 8001d02:	2301      	movne	r3, #1
 8001d04:	e7f5      	b.n	8001cf2 <HAL_TIM_PWM_Start+0x8a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d06:	2804      	cmp	r0, #4
 8001d08:	d008      	beq.n	8001d1c <HAL_TIM_PWM_Start+0xb4>
 8001d0a:	2808      	cmp	r0, #8
 8001d0c:	f04f 0302 	mov.w	r3, #2
 8001d10:	bf0c      	ite	eq
 8001d12:	f884 3040 	strbeq.w	r3, [r4, #64]	@ 0x40
 8001d16:	f884 3041 	strbne.w	r3, [r4, #65]	@ 0x41
 8001d1a:	e7b1      	b.n	8001c80 <HAL_TIM_PWM_Start+0x18>
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001d22:	e7ad      	b.n	8001c80 <HAL_TIM_PWM_Start+0x18>
    __HAL_TIM_MOE_ENABLE(htim);
 8001d24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	4a09      	ldr	r2, [pc, #36]	@ (8001d54 <HAL_TIM_PWM_Start+0xec>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d1b2      	bne.n	8001c9a <HAL_TIM_PWM_Start+0x32>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d3a:	2a06      	cmp	r2, #6
 8001d3c:	d007      	beq.n	8001d4e <HAL_TIM_PWM_Start+0xe6>
      __HAL_TIM_ENABLE(htim);
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	f042 0201 	orr.w	r2, r2, #1
 8001d44:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001d46:	2000      	movs	r0, #0
}
 8001d48:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	e7fc      	b.n	8001d48 <HAL_TIM_PWM_Start+0xe0>
  return HAL_OK;
 8001d4e:	2000      	movs	r0, #0
 8001d50:	e7fa      	b.n	8001d48 <HAL_TIM_PWM_Start+0xe0>
 8001d52:	bf00      	nop
 8001d54:	40010000 	.word	0x40010000
 8001d58:	40000400 	.word	0x40000400

08001d5c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d5c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001d60:	2a01      	cmp	r2, #1
 8001d62:	d03b      	beq.n	8001ddc <HAL_TIMEx_MasterConfigSynchronization+0x80>
{
 8001d64:	b430      	push	{r4, r5}
 8001d66:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d6e:	2202      	movs	r2, #2
 8001d70:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d74:	6804      	ldr	r4, [r0, #0]
 8001d76:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d78:	68a0      	ldr	r0, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d7a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d7e:	680d      	ldr	r5, [r1, #0]
 8001d80:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d82:	6062      	str	r2, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4c16      	ldr	r4, [pc, #88]	@ (8001de0 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 8001d88:	42a2      	cmp	r2, r4
 8001d8a:	d01a      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001d8c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001d90:	d017      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001d92:	f5a4 447c 	sub.w	r4, r4, #64512	@ 0xfc00
 8001d96:	42a2      	cmp	r2, r4
 8001d98:	d013      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001d9a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001d9e:	42a2      	cmp	r2, r4
 8001da0:	d00f      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001da2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001da6:	42a2      	cmp	r2, r4
 8001da8:	d00b      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001daa:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 8001dae:	42a2      	cmp	r2, r4
 8001db0:	d007      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001db2:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 8001db6:	42a2      	cmp	r2, r4
 8001db8:	d003      	beq.n	8001dc2 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001dba:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 8001dbe:	42a2      	cmp	r2, r4
 8001dc0:	d104      	bne.n	8001dcc <HAL_TIMEx_MasterConfigSynchronization+0x70>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001dc2:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001dc6:	6849      	ldr	r1, [r1, #4]
 8001dc8:	4308      	orrs	r0, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001dca:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8001dd8:	bc30      	pop	{r4, r5}
 8001dda:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001ddc:	2002      	movs	r0, #2
}
 8001dde:	4770      	bx	lr
 8001de0:	40010000 	.word	0x40010000

08001de4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001de4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001de6:	f102 030c 	add.w	r3, r2, #12
 8001dea:	e853 3f00 	ldrex	r3, [r3]
 8001dee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001df2:	320c      	adds	r2, #12
 8001df4:	e842 3100 	strex	r1, r3, [r2]
 8001df8:	2900      	cmp	r1, #0
 8001dfa:	d1f3      	bne.n	8001de4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dfc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dfe:	f102 0314 	add.w	r3, r2, #20
 8001e02:	e853 3f00 	ldrex	r3, [r3]
 8001e06:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e0a:	3214      	adds	r2, #20
 8001e0c:	e842 3100 	strex	r1, r3, [r2]
 8001e10:	2900      	cmp	r1, #0
 8001e12:	d1f3      	bne.n	8001dfc <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e14:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d005      	beq.n	8001e26 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e1a:	2320      	movs	r3, #32
 8001e1c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e20:	2300      	movs	r3, #0
 8001e22:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001e24:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e26:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e28:	f102 030c 	add.w	r3, r2, #12
 8001e2c:	e853 3f00 	ldrex	r3, [r3]
 8001e30:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e34:	320c      	adds	r2, #12
 8001e36:	e842 3100 	strex	r1, r3, [r2]
 8001e3a:	2900      	cmp	r1, #0
 8001e3c:	d1f3      	bne.n	8001e26 <UART_EndRxTransfer+0x42>
 8001e3e:	e7ec      	b.n	8001e1a <UART_EndRxTransfer+0x36>

08001e40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e40:	b510      	push	{r4, lr}
 8001e42:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e44:	6802      	ldr	r2, [r0, #0]
 8001e46:	6913      	ldr	r3, [r2, #16]
 8001e48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e4c:	68c1      	ldr	r1, [r0, #12]
 8001e4e:	430b      	orrs	r3, r1
 8001e50:	6113      	str	r3, [r2, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
 8001e52:	6801      	ldr	r1, [r0, #0]
 8001e54:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e56:	6883      	ldr	r3, [r0, #8]
 8001e58:	6900      	ldr	r0, [r0, #16]
 8001e5a:	4303      	orrs	r3, r0
 8001e5c:	6960      	ldr	r0, [r4, #20]
 8001e5e:	4303      	orrs	r3, r0
 8001e60:	69e0      	ldr	r0, [r4, #28]
 8001e62:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001e64:	f422 4216 	bic.w	r2, r2, #38400	@ 0x9600
 8001e68:	f022 020c 	bic.w	r2, r2, #12
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e70:	6822      	ldr	r2, [r4, #0]
 8001e72:	6953      	ldr	r3, [r2, #20]
 8001e74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e78:	69a1      	ldr	r1, [r4, #24]
 8001e7a:	430b      	orrs	r3, r1
 8001e7c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e7e:	6823      	ldr	r3, [r4, #0]
 8001e80:	4a2e      	ldr	r2, [pc, #184]	@ (8001f3c <UART_SetConfig+0xfc>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d006      	beq.n	8001e94 <UART_SetConfig+0x54>
 8001e86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d002      	beq.n	8001e94 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001e8e:	f7ff f9dd 	bl	800124c <HAL_RCC_GetPCLK1Freq>
 8001e92:	e001      	b.n	8001e98 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e94:	f7ff f9ea 	bl	800126c <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e98:	69e3      	ldr	r3, [r4, #28]
 8001e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e9e:	d024      	beq.n	8001eea <UART_SetConfig+0xaa>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	1803      	adds	r3, r0, r0
 8001ea4:	4149      	adcs	r1, r1
 8001ea6:	181b      	adds	r3, r3, r0
 8001ea8:	f141 0100 	adc.w	r1, r1, #0
 8001eac:	00c9      	lsls	r1, r1, #3
 8001eae:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	1818      	adds	r0, r3, r0
 8001eb6:	6863      	ldr	r3, [r4, #4]
 8001eb8:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8001ebc:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8001ec0:	f141 0100 	adc.w	r1, r1, #0
 8001ec4:	f7fe f9a6 	bl	8000214 <__aeabi_uldivmod>
 8001ec8:	6821      	ldr	r1, [r4, #0]
 8001eca:	4a1d      	ldr	r2, [pc, #116]	@ (8001f40 <UART_SetConfig+0x100>)
 8001ecc:	fba2 4300 	umull	r4, r3, r2, r0
 8001ed0:	095b      	lsrs	r3, r3, #5
 8001ed2:	2464      	movs	r4, #100	@ 0x64
 8001ed4:	fb04 0013 	mls	r0, r4, r3, r0
 8001ed8:	0100      	lsls	r0, r0, #4
 8001eda:	3032      	adds	r0, #50	@ 0x32
 8001edc:	fba2 2000 	umull	r2, r0, r2, r0
 8001ee0:	011b      	lsls	r3, r3, #4
 8001ee2:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8001ee6:	608b      	str	r3, [r1, #8]
  }
}
 8001ee8:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001eea:	2300      	movs	r3, #0
 8001eec:	1802      	adds	r2, r0, r0
 8001eee:	eb43 0103 	adc.w	r1, r3, r3
 8001ef2:	1812      	adds	r2, r2, r0
 8001ef4:	f141 0100 	adc.w	r1, r1, #0
 8001ef8:	00c9      	lsls	r1, r1, #3
 8001efa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001efe:	00d2      	lsls	r2, r2, #3
 8001f00:	1810      	adds	r0, r2, r0
 8001f02:	f141 0100 	adc.w	r1, r1, #0
 8001f06:	6862      	ldr	r2, [r4, #4]
 8001f08:	1892      	adds	r2, r2, r2
 8001f0a:	415b      	adcs	r3, r3
 8001f0c:	f7fe f982 	bl	8000214 <__aeabi_uldivmod>
 8001f10:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <UART_SetConfig+0x100>)
 8001f12:	fba2 3100 	umull	r3, r1, r2, r0
 8001f16:	0949      	lsrs	r1, r1, #5
 8001f18:	2364      	movs	r3, #100	@ 0x64
 8001f1a:	fb03 0311 	mls	r3, r3, r1, r0
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	3332      	adds	r3, #50	@ 0x32
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	6820      	ldr	r0, [r4, #0]
 8001f28:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8001f2c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001f30:	091b      	lsrs	r3, r3, #4
 8001f32:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001f36:	4413      	add	r3, r2
 8001f38:	6083      	str	r3, [r0, #8]
 8001f3a:	e7d5      	b.n	8001ee8 <UART_SetConfig+0xa8>
 8001f3c:	40011000 	.word	0x40011000
 8001f40:	51eb851f 	.word	0x51eb851f

08001f44 <UART_WaitOnFlagUntilTimeout>:
{
 8001f44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	4680      	mov	r8, r0
 8001f4c:	460d      	mov	r5, r1
 8001f4e:	4616      	mov	r6, r2
 8001f50:	4699      	mov	r9, r3
 8001f52:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f54:	f8d8 3000 	ldr.w	r3, [r8]
 8001f58:	681c      	ldr	r4, [r3, #0]
 8001f5a:	ea35 0404 	bics.w	r4, r5, r4
 8001f5e:	bf0c      	ite	eq
 8001f60:	2401      	moveq	r4, #1
 8001f62:	2400      	movne	r4, #0
 8001f64:	42b4      	cmp	r4, r6
 8001f66:	d128      	bne.n	8001fba <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8001f68:	f1b7 3fff 	cmp.w	r7, #4294967295
 8001f6c:	d0f4      	beq.n	8001f58 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f6e:	f7fe fe91 	bl	8000c94 <HAL_GetTick>
 8001f72:	eba0 0009 	sub.w	r0, r0, r9
 8001f76:	42b8      	cmp	r0, r7
 8001f78:	d823      	bhi.n	8001fc2 <UART_WaitOnFlagUntilTimeout+0x7e>
 8001f7a:	b327      	cbz	r7, 8001fc6 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001f7c:	f8d8 3000 	ldr.w	r3, [r8]
 8001f80:	68da      	ldr	r2, [r3, #12]
 8001f82:	f012 0f04 	tst.w	r2, #4
 8001f86:	d0e5      	beq.n	8001f54 <UART_WaitOnFlagUntilTimeout+0x10>
 8001f88:	2d80      	cmp	r5, #128	@ 0x80
 8001f8a:	d0e3      	beq.n	8001f54 <UART_WaitOnFlagUntilTimeout+0x10>
 8001f8c:	2d40      	cmp	r5, #64	@ 0x40
 8001f8e:	d0e1      	beq.n	8001f54 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	f012 0f08 	tst.w	r2, #8
 8001f96:	d0dd      	beq.n	8001f54 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001f98:	2400      	movs	r4, #0
 8001f9a:	9401      	str	r4, [sp, #4]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	9201      	str	r2, [sp, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	9301      	str	r3, [sp, #4]
 8001fa4:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8001fa6:	4640      	mov	r0, r8
 8001fa8:	f7ff ff1c 	bl	8001de4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001fac:	2308      	movs	r3, #8
 8001fae:	f8c8 3044 	str.w	r3, [r8, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8001fb2:	f888 4040 	strb.w	r4, [r8, #64]	@ 0x40
          return HAL_ERROR;
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	e000      	b.n	8001fbc <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8001fba:	2000      	movs	r0, #0
}
 8001fbc:	b003      	add	sp, #12
 8001fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8001fc2:	2003      	movs	r0, #3
 8001fc4:	e7fa      	b.n	8001fbc <UART_WaitOnFlagUntilTimeout+0x78>
 8001fc6:	2003      	movs	r0, #3
 8001fc8:	e7f8      	b.n	8001fbc <UART_WaitOnFlagUntilTimeout+0x78>

08001fca <HAL_UART_Init>:
  if (huart == NULL)
 8001fca:	b360      	cbz	r0, 8002026 <HAL_UART_Init+0x5c>
{
 8001fcc:	b510      	push	{r4, lr}
 8001fce:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001fd0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001fd4:	b313      	cbz	r3, 800201c <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8001fd6:	2324      	movs	r3, #36	@ 0x24
 8001fd8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8001fdc:	6822      	ldr	r2, [r4, #0]
 8001fde:	68d3      	ldr	r3, [r2, #12]
 8001fe0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001fe4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001fe6:	4620      	mov	r0, r4
 8001fe8:	f7ff ff2a 	bl	8001e40 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fec:	6822      	ldr	r2, [r4, #0]
 8001fee:	6913      	ldr	r3, [r2, #16]
 8001ff0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001ff4:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ff6:	6822      	ldr	r2, [r4, #0]
 8001ff8:	6953      	ldr	r3, [r2, #20]
 8001ffa:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001ffe:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002000:	6822      	ldr	r2, [r4, #0]
 8002002:	68d3      	ldr	r3, [r2, #12]
 8002004:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002008:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800200a:	2000      	movs	r0, #0
 800200c:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800200e:	2320      	movs	r3, #32
 8002010:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002018:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800201a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800201c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8002020:	f7fe fd74 	bl	8000b0c <HAL_UART_MspInit>
 8002024:	e7d7      	b.n	8001fd6 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002026:	2001      	movs	r0, #1
}
 8002028:	4770      	bx	lr

0800202a <HAL_UART_Transmit>:
{
 800202a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002032:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b20      	cmp	r3, #32
 800203a:	d15c      	bne.n	80020f6 <HAL_UART_Transmit+0xcc>
 800203c:	4604      	mov	r4, r0
 800203e:	460d      	mov	r5, r1
 8002040:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002042:	2900      	cmp	r1, #0
 8002044:	d05b      	beq.n	80020fe <HAL_UART_Transmit+0xd4>
 8002046:	b90a      	cbnz	r2, 800204c <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8002048:	2001      	movs	r0, #1
 800204a:	e055      	b.n	80020f8 <HAL_UART_Transmit+0xce>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800204c:	2300      	movs	r3, #0
 800204e:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002050:	2321      	movs	r3, #33	@ 0x21
 8002052:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002056:	f7fe fe1d 	bl	8000c94 <HAL_GetTick>
 800205a:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800205c:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002060:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002064:	68a3      	ldr	r3, [r4, #8]
 8002066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800206a:	d009      	beq.n	8002080 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 800206c:	f04f 0a00 	mov.w	sl, #0
    while (huart->TxXferCount > 0U)
 8002070:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8002072:	b29b      	uxth	r3, r3
 8002074:	b373      	cbz	r3, 80020d4 <HAL_UART_Transmit+0xaa>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002076:	f04f 0900 	mov.w	r9, #0
 800207a:	f04f 0880 	mov.w	r8, #128	@ 0x80
 800207e:	e019      	b.n	80020b4 <HAL_UART_Transmit+0x8a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002080:	6923      	ldr	r3, [r4, #16]
 8002082:	b113      	cbz	r3, 800208a <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8002084:	f04f 0a00 	mov.w	sl, #0
 8002088:	e7f2      	b.n	8002070 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 800208a:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 800208c:	2500      	movs	r5, #0
 800208e:	e7ef      	b.n	8002070 <HAL_UART_Transmit+0x46>
        huart->gState = HAL_UART_STATE_READY;
 8002090:	2320      	movs	r3, #32
 8002092:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8002096:	2003      	movs	r0, #3
 8002098:	e02e      	b.n	80020f8 <HAL_UART_Transmit+0xce>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800209a:	6822      	ldr	r2, [r4, #0]
 800209c:	f83a 3b02 	ldrh.w	r3, [sl], #2
 80020a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020a4:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80020a6:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80020a8:	3a01      	subs	r2, #1
 80020aa:	b292      	uxth	r2, r2
 80020ac:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80020ae:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	b17b      	cbz	r3, 80020d4 <HAL_UART_Transmit+0xaa>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020b4:	9600      	str	r6, [sp, #0]
 80020b6:	463b      	mov	r3, r7
 80020b8:	464a      	mov	r2, r9
 80020ba:	4641      	mov	r1, r8
 80020bc:	4620      	mov	r0, r4
 80020be:	f7ff ff41 	bl	8001f44 <UART_WaitOnFlagUntilTimeout>
 80020c2:	2800      	cmp	r0, #0
 80020c4:	d1e4      	bne.n	8002090 <HAL_UART_Transmit+0x66>
      if (pdata8bits == NULL)
 80020c6:	2d00      	cmp	r5, #0
 80020c8:	d0e7      	beq.n	800209a <HAL_UART_Transmit+0x70>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80020ca:	6823      	ldr	r3, [r4, #0]
 80020cc:	f815 2b01 	ldrb.w	r2, [r5], #1
 80020d0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80020d2:	e7e8      	b.n	80020a6 <HAL_UART_Transmit+0x7c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020d4:	9600      	str	r6, [sp, #0]
 80020d6:	463b      	mov	r3, r7
 80020d8:	2200      	movs	r2, #0
 80020da:	2140      	movs	r1, #64	@ 0x40
 80020dc:	4620      	mov	r0, r4
 80020de:	f7ff ff31 	bl	8001f44 <UART_WaitOnFlagUntilTimeout>
 80020e2:	b918      	cbnz	r0, 80020ec <HAL_UART_Transmit+0xc2>
    huart->gState = HAL_UART_STATE_READY;
 80020e4:	2320      	movs	r3, #32
 80020e6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80020ea:	e005      	b.n	80020f8 <HAL_UART_Transmit+0xce>
      huart->gState = HAL_UART_STATE_READY;
 80020ec:	2320      	movs	r3, #32
 80020ee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 80020f2:	2003      	movs	r0, #3
 80020f4:	e000      	b.n	80020f8 <HAL_UART_Transmit+0xce>
    return HAL_BUSY;
 80020f6:	2002      	movs	r0, #2
}
 80020f8:	b002      	add	sp, #8
 80020fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 80020fe:	2001      	movs	r0, #1
 8002100:	e7fa      	b.n	80020f8 <HAL_UART_Transmit+0xce>

08002102 <memset>:
 8002102:	4402      	add	r2, r0
 8002104:	4603      	mov	r3, r0
 8002106:	4293      	cmp	r3, r2
 8002108:	d100      	bne.n	800210c <memset+0xa>
 800210a:	4770      	bx	lr
 800210c:	f803 1b01 	strb.w	r1, [r3], #1
 8002110:	e7f9      	b.n	8002106 <memset+0x4>
	...

08002114 <__libc_init_array>:
 8002114:	b570      	push	{r4, r5, r6, lr}
 8002116:	4d0d      	ldr	r5, [pc, #52]	@ (800214c <__libc_init_array+0x38>)
 8002118:	4c0d      	ldr	r4, [pc, #52]	@ (8002150 <__libc_init_array+0x3c>)
 800211a:	1b64      	subs	r4, r4, r5
 800211c:	10a4      	asrs	r4, r4, #2
 800211e:	2600      	movs	r6, #0
 8002120:	42a6      	cmp	r6, r4
 8002122:	d109      	bne.n	8002138 <__libc_init_array+0x24>
 8002124:	4d0b      	ldr	r5, [pc, #44]	@ (8002154 <__libc_init_array+0x40>)
 8002126:	4c0c      	ldr	r4, [pc, #48]	@ (8002158 <__libc_init_array+0x44>)
 8002128:	f000 f818 	bl	800215c <_init>
 800212c:	1b64      	subs	r4, r4, r5
 800212e:	10a4      	asrs	r4, r4, #2
 8002130:	2600      	movs	r6, #0
 8002132:	42a6      	cmp	r6, r4
 8002134:	d105      	bne.n	8002142 <__libc_init_array+0x2e>
 8002136:	bd70      	pop	{r4, r5, r6, pc}
 8002138:	f855 3b04 	ldr.w	r3, [r5], #4
 800213c:	4798      	blx	r3
 800213e:	3601      	adds	r6, #1
 8002140:	e7ee      	b.n	8002120 <__libc_init_array+0xc>
 8002142:	f855 3b04 	ldr.w	r3, [r5], #4
 8002146:	4798      	blx	r3
 8002148:	3601      	adds	r6, #1
 800214a:	e7f2      	b.n	8002132 <__libc_init_array+0x1e>
 800214c:	080021bc 	.word	0x080021bc
 8002150:	080021bc 	.word	0x080021bc
 8002154:	080021bc 	.word	0x080021bc
 8002158:	080021c0 	.word	0x080021c0

0800215c <_init>:
 800215c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800215e:	bf00      	nop
 8002160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002162:	bc08      	pop	{r3}
 8002164:	469e      	mov	lr, r3
 8002166:	4770      	bx	lr

08002168 <_fini>:
 8002168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800216a:	bf00      	nop
 800216c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800216e:	bc08      	pop	{r3}
 8002170:	469e      	mov	lr, r3
 8002172:	4770      	bx	lr
