#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Aug  6 14:42:01 2022
# Process ID: 8516
# Current directory: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog
# Command line: wbtcv.exe -mode batch -source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/xsim.dir/fir_wrap/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/webtalk.log
# Journal file: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/xsim.dir/fir_wrap/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 116.602 ; gain = 17.586
INFO: [Common 17-206] Exiting Webtalk at Sat Aug  6 14:42:16 2022...
