# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../agc.srcs/sources_1/new/components/nor_1.v" \
"../../../../agc.srcs/sources_1/new/components/nor_2.v" \
"../../../../agc.srcs/sources_1/new/components/nor_3.v" \
"../../../../agc.srcs/sources_1/new/components/nor_4.v" \
"../../../../agc.srcs/sources_1/new/modules/a10_four_bit_3.v" \
"../../../../agc.srcs/sources_1/new/modules/a07_service_gates.v" \
"../../../../agc.srcs/sources_1/new/modules/a08_four_bit_1.v" \
"../../../../agc.srcs/sources_1/new/modules/a05_crosspoint_nqi.v" \
"../../../../agc.srcs/sources_1/new/modules/a01_scaler.v" \
"../../../../agc.srcs/sources_1/new/modules/a02_timer.v" \
"../../../../agc.srcs/sources_1/new/modules/a04_stage_branch.v" \
"../../../../agc.srcs/sources_1/new/modules/a06_crosspoint_ii.v" \
"../../../../agc.srcs/sources_1/new/modules/a03_sq_register.v" \
"../../../../agc.srcs/sources_1/new/modules/a09_four_bit_2.v" \
"../../../../agc.srcs/a8_sim/new/a08_four_bit_1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
