Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Nov 20 16:59:59 2015
| Host              : SDPC117 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file dbe_bpm_dsp_timing_summary_routed.rpt -rpx dbe_bpm_dsp_timing_summary_routed.rpx
| Design            : dbe_bpm_dsp
| Device            : 7a200t-ffg1156
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 1573 register/latch pins with no clock driven by root clock pin: boot_clk_i (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2790 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.631        0.000                      0                 4710        0.049        0.000                      0                 4710        2.000        0.000                       0                  2134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
clk_sys                                                    {0.000 5.000}        10.000          100.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
fmc1_adc0_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc1_adc1_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc1_adc2_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc1_adc3_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc2_adc0_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc2_adc1_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc2_adc2_clk_i                                            {0.000 4.000}        8.000           125.000         
fmc2_adc3_clk_i                                            {0.000 4.000}        8.000           125.000         
sys_clk_p_i                                                {0.000 4.000}        8.000           125.000         
  s_clk0                                                   {0.000 5.000}        10.000          100.000         
  s_clk1                                                   {0.000 2.500}        5.000           200.000         
  s_mmcm_fbout                                             {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                          2.631        0.000                      0                 3592        0.051        0.000                      0                 3592        4.020        0.000                       0                  1664  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.200        0.000                      0                  917        0.049        0.000                      0                  917       13.750        0.000                       0                   460  
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.404        0.000                      0                    1        0.426        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_p_i                                                                                                                                                                                                  2.000        0.000                       0                     2  
  s_clk0                                                                                                                                                                                                     7.845        0.000                       0                     2  
  s_clk1                                                                                                                                                                                                     3.751        0.000                       0                     1  
  s_mmcm_fbout                                                                                                                                                                                              12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.277        0.000                      0                   18       29.932        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_sys                                                clk_sys                                                      4.052        0.000                      0                   84        0.826        0.000                      0                   84  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.897        0.000                      0                   98        0.317        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :            0  Failing Endpoints,  Worst Slack        2.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.485ns (21.483%)  route 5.427ns (78.517%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.509     8.963    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X160Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X160Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[1]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X160Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.485ns (21.483%)  route 5.427ns (78.517%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.509     8.963    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X160Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X160Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[4]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X160Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.485ns (21.483%)  route 5.427ns (78.517%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.509     8.963    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X160Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X160Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[6]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X160Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 1.485ns (21.628%)  route 5.381ns (78.372%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.463     8.917    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X163Y25        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X163Y25                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[0]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X163Y25        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.485ns (22.002%)  route 5.264ns (77.998%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.346     8.800    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X163Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X163Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[2]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X163Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.485ns (22.002%)  route 5.264ns (77.998%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.346     8.800    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X163Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X163Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[3]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X163Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.485ns (22.002%)  route 5.264ns (77.998%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.346     8.800    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X163Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X163Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[5]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X163Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.485ns (22.002%)  route 5.264ns (77.998%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.575     7.337    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I0_O)        0.117     7.454 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1/O
                         net (fo=32, routed)          1.346     8.800    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/ddr_wr7_out
    SLICE_X163Y24        FDSE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.043    12.043    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/clk_sys_i
    SLICE_X163Y24                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[7]/C
                         clock pessimism              0.097    12.139    
                         clock uncertainty           -0.134    12.006    
    SLICE_X163Y24        FDSE (Setup_fdse_C_CE)      -0.412    11.594    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.484ns (22.779%)  route 5.031ns (77.221%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.618     7.379    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.116     7.495 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1__1/O
                         net (fo=32, routed)          1.070     8.565    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/I3[0]
    SLICE_X162Y50        FDRE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.879    11.879    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/clk_sys_i
    SLICE_X162Y50                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[18]/C
                         clock pessimism              0.016    11.895    
                         clock uncertainty           -0.134    11.762    
    SLICE_X162Y50        FDRE (Setup_fdre_C_CE)      -0.373    11.389    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.484ns (22.779%)  route 5.031ns (77.221%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050     2.050    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X136Y38                                                     r  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y38        FDSE (Prop_fdse_C_Q)         0.518     2.568 f  cmp_spi2wbm_link_top/U_spi_link/s_wbone_addr_reg[2]/Q
                         net (fo=6, routed)           1.602     4.170    cmp_interconnect/crossbar/slave_i[0][adr][2]
    SLICE_X153Y48        LUT2 (Prop_lut2_I1_O)        0.150     4.320 f  cmp_interconnect/crossbar/master_o[1][adr][2]_INST_0/O
                         net (fo=129, routed)         1.222     5.543    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/slave_i[adr][0]
    SLICE_X154Y36        LUT2 (Prop_lut2_I0_O)        0.352     5.895 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_4/O
                         net (fo=2, routed)           0.519     6.413    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/O3
    SLICE_X152Y40        LUT6 (Prop_lut6_I5_O)        0.348     6.761 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg[31]_i_3/O
                         net (fo=3, routed)           0.618     7.379    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/I11
    SLICE_X152Y43        LUT3 (Prop_lut3_I2_O)        0.116     7.495 r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/gen_banks_wr[0].dir_reg[31]_i_1__1/O
                         net (fo=32, routed)          1.070     8.565    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/I3[0]
    SLICE_X162Y50        FDRE                                         r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.879    11.879    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/clk_sys_i
    SLICE_X162Y50                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[19]/C
                         clock pessimism              0.016    11.895    
                         clock uncertainty           -0.134    11.762    
    SLICE_X162Y50        FDRE (Setup_fdre_C_CE)      -0.373    11.389    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/gen_banks_wr[0].dir_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.278%)  route 0.229ns (60.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.759     0.759    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X142Y40                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y40        FDRE (Prop_fdre_C_Q)         0.148     0.907 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][46]/Q
                         net (fo=1, routed)           0.229     1.136    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[10]
    RAMB36_X7Y8          RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.082     1.082    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y8                                                       r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.841    
    RAMB36_X7Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.084    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.411%)  route 0.218ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.685     0.685    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y50                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y50        FDRE (Prop_fdre_C_Q)         0.148     0.833 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][31]/Q
                         net (fo=1, routed)           0.218     1.051    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[31]
    RAMB36_X7Y10         RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.002     1.002    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y10                                                      r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.259     0.743    
    RAMB36_X7Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.243     0.986    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][94]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.969%)  route 0.222ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.758     0.758    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y38                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDRE (Prop_fdre_C_Q)         0.148     0.906 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][94]/Q
                         net (fo=1, routed)           0.222     1.128    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[22]
    RAMB36_X7Y7          RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.080     1.080    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y7                                                       r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.816    
    RAMB36_X7Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.243     1.059    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][92]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.861%)  route 0.223ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.758     0.758    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y38                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDRE (Prop_fdre_C_Q)         0.148     0.906 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][92]/Q
                         net (fo=1, routed)           0.223     1.129    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[20]
    RAMB36_X7Y7          RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.080     1.080    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y7                                                       r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.816    
    RAMB36_X7Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.243     1.059    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.837%)  route 0.224ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.685     0.685    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y50                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y50        FDRE (Prop_fdre_C_Q)         0.148     0.833 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][28]/Q
                         net (fo=1, routed)           0.224     1.057    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[28]
    RAMB36_X7Y10         RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.002     1.002    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y10                                                      r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.259     0.743    
    RAMB36_X7Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     0.986    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][85]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.801%)  route 0.224ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.758ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.758     0.758    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y39                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y39        FDRE (Prop_fdre_C_Q)         0.148     0.906 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][85]/Q
                         net (fo=1, routed)           0.224     1.130    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[13]
    RAMB36_X7Y7          RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.080     1.080    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y7                                                       r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.816    
    RAMB36_X7Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.242     1.058    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.381%)  route 0.228ns (60.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.759     0.759    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y40                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y40        FDRE (Prop_fdre_C_Q)         0.148     0.907 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][69]/Q
                         net (fo=1, routed)           0.228     1.135    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[33]
    RAMB36_X7Y8          RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.082     1.082    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y8                                                       r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.818    
    RAMB36_X7Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.242     1.060    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.496%)  route 0.326ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.762     0.762    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X144Y48                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y48        FDRE (Prop_fdre_C_Q)         0.164     0.926 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=4, routed)           0.326     1.251    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X7Y10         RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.002     1.002    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y10                                                      r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.008     0.994    
    RAMB36_X7Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.177    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.995%)  route 0.232ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.685     0.685    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y50                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y50        FDRE (Prop_fdre_C_Q)         0.148     0.833 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][30]/Q
                         net (fo=1, routed)           0.232     1.065    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[30]
    RAMB36_X7Y10         RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.002     1.002    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y10                                                      r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.259     0.743    
    RAMB36_X7Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.243     0.986    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][104]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.555%)  route 0.273ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.760     0.760    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/clk
    SLICE_X140Y43                                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y43        FDRE (Prop_fdre_C_Q)         0.164     0.924 r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[8][104]/Q
                         net (fo=1, routed)           0.273     1.196    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[32]
    RAMB36_X7Y7          RAMB36E1                                     r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.080     1.080    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y7                                                       r  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.816    
    RAMB36_X7Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     1.112    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform:           { 0 5 }
Period:             10.000
Sources:            { cmp_sys_pll_inst/cmp_clkout0_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y6    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_0/CLKARDCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y6    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_0/CLKBWRCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y7    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_1/CLKARDCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y7    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_1/CLKBWRCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y9    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_2/CLKARDCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y9    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_2/CLKBWRCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y8    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_3/CLKARDCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X8Y8    cmp_ram/U_DPRAM/gen_single_clk.U_RAM_SC/gen_with_byte_enable_readfirst.ram_reg_3/CLKBWRCLK                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X7Y10   cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X7Y8    cmp_chipscope_ila_wbm_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y48  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK                                                                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y45  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y37  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y37  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y37  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y37  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X140Y43  cmp_chipscope_ila_wbm_top/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK                                                                                                                                                                                  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.145ns (18.465%)  route 5.056ns (81.535%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.671    10.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X123Y50        LUT6 (Prop_lut6_I0_O)        0.124    10.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.007    11.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X128Y54        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X128Y54        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    34.456    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         34.456    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.170ns (20.123%)  route 4.644ns (79.877%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 34.517 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.876    10.330    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X123Y50        LUT1 (Prop_lut1_I0_O)        0.149    10.479 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.390    10.869    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I19[0]
    SLICE_X123Y50        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.734    34.517    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
                         clock pessimism              0.506    35.023    
                         clock uncertainty           -0.035    34.988    
    SLICE_X123Y50        FDRE (Setup_fdre_C_R)       -0.637    34.351    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         34.351    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                 23.482    

Slack (MET) :             23.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.170ns (20.123%)  route 4.644ns (79.877%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 34.517 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.146     7.888    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X126Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.012 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.319     9.330    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X126Y55        LUT2 (Prop_lut2_I0_O)        0.124     9.454 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.876    10.330    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X123Y50        LUT1 (Prop_lut1_I0_O)        0.149    10.479 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.390    10.869    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I19[0]
    SLICE_X123Y50        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.734    34.517    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X123Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
                         clock pessimism              0.506    35.023    
                         clock uncertainty           -0.035    34.988    
    SLICE_X123Y50        FDRE (Setup_fdre_C_R)       -0.637    34.351    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         34.351    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                 23.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.660     2.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y53        FDCE (Prop_fdce_C_Q)         0.141     2.256 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     2.324    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X128Y53        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X128Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.447     2.128    
    SLICE_X128Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.275    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.660     2.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X127Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y54        FDCE (Prop_fdce_C_Q)         0.141     2.256 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.127     2.383    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.423     2.152    
    SLICE_X128Y54        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.299    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.660     2.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y54        FDCE (Prop_fdce_C_Q)         0.128     2.243 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.074     2.317    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.447     2.128    
    SLICE_X128Y54        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.221    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.660     2.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y53        FDCE (Prop_fdce_C_Q)         0.128     2.243 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     2.318    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X128Y53        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X128Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.447     2.128    
    SLICE_X128Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     2.218    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.836%)  route 0.126ns (47.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.660     2.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X127Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y54        FDCE (Prop_fdce_C_Q)         0.141     2.256 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.126     2.382    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X128Y54        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X128Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.423     2.152    
    SLICE_X128Y54        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.272    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.660     2.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y53        FDCE (Prop_fdce_C_Q)         0.141     2.256 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.112     2.368    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X128Y53        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X128Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.447     2.128    
    SLICE_X128Y53        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.252    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.653     2.108    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/idrck
    SLICE_X123Y67                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y67        FDCE (Prop_fdce_C_Q)         0.141     2.249 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.056     2.305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X123Y67        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926     2.566    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/idrck
    SLICE_X123Y67                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.458     2.108    
    SLICE_X123Y67        FDCE (Hold_fdce_C_D)         0.075     2.183    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.763%)  route 0.333ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y51                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.141     2.257 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.333     2.590    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X128Y53        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X128Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.423     2.152    
    SLICE_X128Y53        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.461    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.763%)  route 0.333ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y51                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.141     2.257 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.333     2.590    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X128Y53        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X128Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.423     2.152    
    SLICE_X128Y53        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.461    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.763%)  route 0.333ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y51                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y51        FDCE (Prop_fdce_C_Q)         0.141     2.257 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.333     2.590    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X128Y53        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X128Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.423     2.152    
    SLICE_X128Y53        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.461    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I                                                                                                                                                                      
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X126Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X126Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X126Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X127Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X125Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X125Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X125Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X125Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            1.000     30.000  29.000  SLICE_X124Y65  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C                                                                                                                                  
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y55  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y55  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y53  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y55  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X128Y55  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.580ns (38.844%)  route 0.913ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 64.391 - 60.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.403     6.419    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X125Y68        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.576    62.576    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    62.667 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.724    64.391    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.534    64.925    
                         clock uncertainty           -0.035    64.890    
    SLICE_X125Y68        FDCE (Setup_fdce_C_D)       -0.067    64.823    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.823    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                 58.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348     1.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653     2.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141     2.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170     2.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045     2.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.140     2.523    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X125Y68        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.525     1.525    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.554 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.926     2.480    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.452     2.027    
    SLICE_X125Y68        FDCE (Hold_fdce_C_D)         0.070     2.097    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                  
Min Period        n/a     BUFG/I   n/a            2.155     60.000  57.845  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon_update/I    
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X125Y68  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X125Y68  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X125Y68  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X125Y68  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X125Y68  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p_i
  To Clock:  sys_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p_i
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                  
Min Period        n/a     BUFG/I            n/a            2.155     8.000   5.845   BUFGCTRL_X0Y3   cmp_clk_gen/cmp_bufg_clk_gen/I       
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249     8.000   6.751   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKIN1  
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    8.000   44.633  PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKIN1  
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     4.000   2.000   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKIN1  
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     4.000   2.000   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKIN1  
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     4.000   2.000   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKIN1  
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000     4.000   2.000   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  s_clk0
  To Clock:  s_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { cmp_sys_pll_inst/cmp_sys_pll/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin                                   
Min Period  n/a     BUFG/I             n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0   cmp_sys_pll_inst/cmp_clkout0_buf/I    
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKOUT0  
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   10.000  150.000  PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  s_clk1
  To Clock:  s_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { cmp_sys_pll_inst/cmp_sys_pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin                                   
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     5.000   3.751    PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKOUT1  
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  s_mmcm_fbout
  To Clock:  s_mmcm_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_mmcm_fbout
Waveform:           { 0 20 }
Period:             40.000
Sources:            { cmp_sys_pll_inst/cmp_sys_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                    
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y4   cmp_sys_pll_inst/cmp_clkf_bufg/I       
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    40.000  12.633   PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y0  cmp_sys_pll_inst/cmp_sys_pll/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.233%)  route 1.165ns (66.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns = ( 34.507 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.510     5.892    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.124     6.016 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.655     6.671    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.724    64.507    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    64.507    
                         clock uncertainty           -0.035    64.471    
    SLICE_X124Y68        FDRE (Setup_fdre_C_R)       -0.524    63.947    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         63.947    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 57.277    

Slack (MET) :             57.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.580ns (29.488%)  route 1.387ns (70.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 34.509 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.818     6.200    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X125Y67        LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.569     6.892    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X125Y67        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.726    64.509    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X125Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    64.509    
                         clock uncertainty           -0.035    64.473    
    SLICE_X125Y67        FDCE (Setup_fdce_C_CE)      -0.205    64.268    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         64.268    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 57.376    

Slack (MET) :             57.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.580ns (29.488%)  route 1.387ns (70.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 34.509 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.818     6.200    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X125Y67        LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.569     6.892    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X125Y67        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.726    64.509    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X125Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    64.509    
                         clock uncertainty           -0.035    64.473    
    SLICE_X125Y67        FDCE (Setup_fdce_C_CE)      -0.205    64.268    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         64.268    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 57.376    

Slack (MET) :             57.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.580ns (29.488%)  route 1.387ns (70.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 34.509 - 30.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.977     2.977    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.073 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.852     4.925    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.456     5.381 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.818     6.200    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X125Y67        LUT2 (Prop_lut2_I1_O)        0.124     6.324 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.569     6.892    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X125Y67        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    62.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    62.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.726    64.509    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X125Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    64.509    
                         clock uncertainty           -0.035    64.473    
    SLICE_X125Y67        FDCE (Setup_fdce_C_CE)      -0.205    64.268    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         64.268    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 57.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.932ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.063%)  route 0.303ns (61.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.132    62.516    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X126Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X126Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X126Y68        FDRE (Hold_fdre_C_R)        -0.018    32.584    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -32.584    
                         arrival time                          62.516    
  -------------------------------------------------------------------
                         slack                                 29.932    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.429%)  route 0.425ns (69.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.170    62.338    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X125Y68        LUT1 (Prop_lut1_I0_O)        0.045    62.383 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.255    62.638    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X124Y68        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.926    32.566    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X124Y68                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    32.566    
                         clock uncertainty            0.035    32.602    
    SLICE_X124Y68        FDRE (Hold_fdre_C_R)         0.009    32.611    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                        -32.611    
                         arrival time                          62.638    
  -------------------------------------------------------------------
                         slack                                 30.028    

Slack (MET) :             30.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.545%)  route 0.404ns (68.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.287    62.455    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X125Y67        LUT2 (Prop_lut2_I1_O)        0.045    62.500 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.116    62.617    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X124Y67        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.927    32.567    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    32.567    
                         clock uncertainty            0.035    32.603    
    SLICE_X124Y67        FDCE (Hold_fdce_C_CE)       -0.016    32.587    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -32.587    
                         arrival time                          62.617    
  -------------------------------------------------------------------
                         slack                                 30.030    

Slack (MET) :             30.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.545%)  route 0.404ns (68.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.348    61.348    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.374 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.653    62.027    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X125Y68                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y68        FDCE (Prop_fdce_C_Q)         0.141    62.168 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.287    62.455    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X125Y67        LUT2 (Prop_lut2_I1_O)        0.045    62.500 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.116    62.617    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X124Y67        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612    31.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.927    32.567    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    32.567    
                         clock uncertainty            0.035    32.603    
    SLICE_X124Y67        FDCE (Hold_fdce_C_CE)       -0.016    32.587    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                        -32.587    
                         arrival time                          62.617    
  -------------------------------------------------------------------
                         slack                                 30.030    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync2_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.642ns (11.389%)  route 4.995ns (88.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 12.048 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         3.184     7.560    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1
    SLICE_X162Y21        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.048    12.048    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/clk_sys_i
    SLICE_X162Y21                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync2_reg/C
                         clock pessimism              0.016    12.064    
                         clock uncertainty           -0.134    11.930    
    SLICE_X162Y21        FDCE (Recov_fdce_C_CLR)     -0.319    11.611    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync2_reg
  -------------------------------------------------------------------
                         required time                         11.611    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync2_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.642ns (11.389%)  route 4.995ns (88.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 12.048 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         3.184     7.560    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/I1
    SLICE_X162Y21        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.048    12.048    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/clk_sys_i
    SLICE_X162Y21                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync2_reg/C
                         clock pessimism              0.016    12.064    
                         clock uncertainty           -0.134    11.930    
    SLICE_X162Y21        FDCE (Recov_fdce_C_CLR)     -0.319    11.611    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync2_reg
  -------------------------------------------------------------------
                         required time                         11.611    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync_posedge.sync2_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.642ns (11.729%)  route 4.831ns (88.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 12.049 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         3.020     7.396    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/I1
    SLICE_X161Y20        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync_posedge.sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.049    12.049    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/clk_sys_i
    SLICE_X161Y20                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync_posedge.sync2_reg/C
                         clock pessimism              0.016    12.065    
                         clock uncertainty           -0.134    11.931    
    SLICE_X161Y20        FDCE (Recov_fdce_C_CLR)     -0.405    11.526    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/sync_posedge.sync2_reg
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.642ns (12.432%)  route 4.522ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 12.049 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.711     7.087    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1
    SLICE_X163Y19        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.049    12.049    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/clk_sys_i
    SLICE_X163Y19                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg/C
                         clock pessimism              0.016    12.065    
                         clock uncertainty           -0.134    11.931    
    SLICE_X163Y19        FDCE (Recov_fdce_C_CLR)     -0.405    11.526    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync0_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.642ns (12.432%)  route 4.522ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 12.049 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.711     7.087    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/I1
    SLICE_X163Y19        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.049    12.049    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/clk_sys_i
    SLICE_X163Y19                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync0_reg/C
                         clock pessimism              0.016    12.065    
                         clock uncertainty           -0.134    11.931    
    SLICE_X163Y19        FDCE (Recov_fdce_C_CLR)     -0.405    11.526    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync0_reg
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync0_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.642ns (12.432%)  route 4.522ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 12.049 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.711     7.087    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/I1
    SLICE_X163Y19        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.049    12.049    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/clk_sys_i
    SLICE_X163Y19                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync0_reg/C
                         clock pessimism              0.016    12.065    
                         clock uncertainty           -0.134    11.931    
    SLICE_X163Y19        FDCE (Recov_fdce_C_CLR)     -0.405    11.526    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/sync_posedge.sync0_reg
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync_posedge.sync0_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.642ns (12.332%)  route 4.564ns (87.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.752     7.128    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/I1
    SLICE_X162Y18        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync_posedge.sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050    12.050    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/clk_sys_i
    SLICE_X162Y18                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync_posedge.sync0_reg/C
                         clock pessimism              0.016    12.066    
                         clock uncertainty           -0.134    11.932    
    SLICE_X162Y18        FDCE (Recov_fdce_C_CLR)     -0.319    11.613    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/sync_posedge.sync0_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync_posedge.sync0_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.642ns (12.332%)  route 4.564ns (87.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.752     7.128    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/I1
    SLICE_X162Y18        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync_posedge.sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.050    12.050    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/clk_sys_i
    SLICE_X162Y18                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync_posedge.sync0_reg/C
                         clock pessimism              0.016    12.066    
                         clock uncertainty           -0.134    11.932    
    SLICE_X162Y18        FDCE (Recov_fdce_C_CLR)     -0.319    11.613    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/sync_posedge.sync0_reg
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync1_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.642ns (12.432%)  route 4.522ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 12.049 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.711     7.087    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/I1
    SLICE_X162Y19        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.049    12.049    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/clk_sys_i
    SLICE_X162Y19                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync1_reg/C
                         clock pessimism              0.016    12.065    
                         clock uncertainty           -0.134    11.931    
    SLICE_X162Y19        FDCE (Recov_fdce_C_CLR)     -0.319    11.612    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync1_reg
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync2_reg/CLR
                            (recovery check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys rise@10.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.642ns (12.432%)  route 4.522ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.049ns = ( 12.049 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.922     1.922    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.518     2.440 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          1.812     4.252    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         2.711     7.087    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/I1
    SLICE_X162Y19        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        2.049    12.049    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/clk_sys_i
    SLICE_X162Y19                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync2_reg/C
                         clock pessimism              0.016    12.065    
                         clock uncertainty           -0.134    11.931    
    SLICE_X162Y19        FDCE (Recov_fdce_C_CLR)     -0.319    11.612    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/sync_posedge.sync2_reg
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  4.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.209ns (18.947%)  route 0.894ns (81.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.392     1.237    clk_sys_rstn
    SLICE_X141Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.282 f  cmp_spi2wbm_link_top_i_1/O
                         net (fo=12, routed)          0.503     1.784    cmp_spi2wbm_link_top/U_spi_link/rst_i
    SLICE_X140Y34        FDCE                                         f  cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.034     1.034    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X140Y34                                                     r  cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.008     1.025    
    SLICE_X140Y34        FDCE (Remov_fdce_C_CLR)     -0.067     0.958    cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_spi2wbm_link_top/U_spi_link/SCK_synch_reg/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.209ns (18.947%)  route 0.894ns (81.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.392     1.237    clk_sys_rstn
    SLICE_X141Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.282 f  cmp_spi2wbm_link_top_i_1/O
                         net (fo=12, routed)          0.503     1.784    cmp_spi2wbm_link_top/U_spi_link/rst_i
    SLICE_X140Y34        FDCE                                         f  cmp_spi2wbm_link_top/U_spi_link/SCK_synch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.034     1.034    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X140Y34                                                     r  cmp_spi2wbm_link_top/U_spi_link/SCK_synch_reg/C
                         clock pessimism             -0.008     1.025    
    SLICE_X140Y34        FDCE (Remov_fdce_C_CLR)     -0.067     0.958    cmp_spi2wbm_link_top/U_spi_link/SCK_synch_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_spi2wbm_link_top/U_spi_link/SDI_synch_reg/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.209ns (18.947%)  route 0.894ns (81.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.392     1.237    clk_sys_rstn
    SLICE_X141Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.282 f  cmp_spi2wbm_link_top_i_1/O
                         net (fo=12, routed)          0.503     1.784    cmp_spi2wbm_link_top/U_spi_link/rst_i
    SLICE_X140Y34        FDCE                                         f  cmp_spi2wbm_link_top/U_spi_link/SDI_synch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.034     1.034    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X140Y34                                                     r  cmp_spi2wbm_link_top/U_spi_link/SDI_synch_reg/C
                         clock pessimism             -0.008     1.025    
    SLICE_X140Y34        FDCE (Remov_fdce_C_CLR)     -0.067     0.958    cmp_spi2wbm_link_top/U_spi_link/SDI_synch_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_spi2wbm_link_top/U_spi_link/SCS_synch_reg/PRE
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.209ns (18.947%)  route 0.894ns (81.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.392     1.237    clk_sys_rstn
    SLICE_X141Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.282 f  cmp_spi2wbm_link_top_i_1/O
                         net (fo=12, routed)          0.503     1.784    cmp_spi2wbm_link_top/U_spi_link/rst_i
    SLICE_X140Y34        FDPE                                         f  cmp_spi2wbm_link_top/U_spi_link/SCS_synch_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.034     1.034    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X140Y34                                                     r  cmp_spi2wbm_link_top/U_spi_link/SCS_synch_reg/C
                         clock pessimism             -0.008     1.025    
    SLICE_X140Y34        FDPE (Remov_fdpe_C_PRE)     -0.071     0.954    cmp_spi2wbm_link_top/U_spi_link/SCS_synch_reg
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.694%)  route 1.043ns (83.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.392     1.237    clk_sys_rstn
    SLICE_X141Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.282 f  cmp_spi2wbm_link_top_i_1/O
                         net (fo=12, routed)          0.651     1.933    cmp_spi2wbm_link_top/U_spi_link/rst_i
    SLICE_X145Y35        FDCE                                         f  cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.035     1.035    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X145Y35                                                     r  cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.008     1.026    
    SLICE_X145Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.934    cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.209ns (16.694%)  route 1.043ns (83.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.392     1.237    clk_sys_rstn
    SLICE_X141Y48        LUT2 (Prop_lut2_I1_O)        0.045     1.282 f  cmp_spi2wbm_link_top_i_1/O
                         net (fo=12, routed)          0.651     1.933    cmp_spi2wbm_link_top/U_spi_link/rst_i
    SLICE_X145Y35        FDCE                                         f  cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.035     1.035    cmp_spi2wbm_link_top/U_spi_link/clk_i
    SLICE_X145Y35                                                     r  cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.008     1.026    
    SLICE_X145Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.934    cmp_spi2wbm_link_top/U_spi_link/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress_reg/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.209ns (13.847%)  route 1.300ns (86.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.724     1.569    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.045     1.614 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         0.577     2.191    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/p_0_in
    SLICE_X155Y37        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.038     1.038    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/clk_sys_i
    SLICE_X155Y37                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress_reg/C
                         clock pessimism             -0.008     1.029    
    SLICE_X155Y37        FDCE (Remov_fdce_C_CLR)     -0.092     0.937    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_sreg_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.209ns (13.847%)  route 1.300ns (86.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.724     1.569    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.045     1.614 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         0.577     2.191    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/p_0_in
    SLICE_X155Y37        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.038     1.038    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/clk_sys_i
    SLICE_X155Y37                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_sreg_reg[0]/C
                         clock pessimism             -0.008     1.029    
    SLICE_X155Y37        FDCE (Remov_fdce_C_CLR)     -0.092     0.937    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/regs_o_reg[bcr_wr_o]/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.209ns (13.847%)  route 1.300ns (86.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.724     1.569    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_n_i
    SLICE_X153Y50        LUT1 (Prop_lut1_I0_O)        0.045     1.614 f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/FSM_sequential_state[3]_i_1/O
                         net (fo=583, routed)         0.577     2.191    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/p_0_in
    SLICE_X155Y37        FDCE                                         f  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/regs_o_reg[bcr_wr_o]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        1.038     1.038    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/clk_sys_i
    SLICE_X155Y37                                                     r  cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/regs_o_reg[bcr_wr_o]/C
                         clock pessimism             -0.008     1.029    
    SLICE_X155Y37        FDCE (Remov_fdce_C_CLR)     -0.092     0.937    cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/regs_o_reg[bcr_wr_o]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 clk_sys_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg/CLR
                            (removal check against rising-edge clock clk_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.209ns (15.244%)  route 1.162ns (84.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.681     0.681    clk_sys_i
    SLICE_X142Y63                                                     r  clk_sys_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y63        FDCE (Prop_fdce_C_Q)         0.164     0.845 r  clk_sys_rstn_reg/Q
                         net (fo=11, routed)          0.936     1.781    clk_sys_rstn
    SLICE_X157Y56        LUT1 (Prop_lut1_I0_O)        0.045     1.826 f  clk_sys_rst_inferred_i_1/O
                         net (fo=123, routed)         0.226     2.052    cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/rst_i
    SLICE_X158Y56        FDCE                                         f  cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  cmp_sys_pll_inst/cmp_clkout0_buf/O
                         net (fo=1664, routed)        0.990     0.990    cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/clk_i
    SLICE_X158Y56                                                     r  cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg/C
                         clock pessimism             -0.237     0.752    
    SLICE_X158Y56        FDCE (Remov_fdce_C_CLR)     -0.067     0.685    cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/sync_posedge.sync0_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  1.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 1.021ns (17.992%)  route 4.654ns (82.008%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 34.515 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.582    10.730    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X119Y54        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.732    34.515    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X119Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.506    35.021    
                         clock uncertainty           -0.035    34.986    
    SLICE_X119Y54        FDPE (Recov_fdpe_C_PRE)     -0.359    34.627    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         34.627    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                 23.897    

Slack (MET) :             24.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.021ns (18.640%)  route 4.456ns (81.360%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 34.517 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.385    10.533    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X122Y50        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.734    34.517    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X122Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.506    35.023    
                         clock uncertainty           -0.035    34.988    
    SLICE_X122Y50        FDPE (Recov_fdpe_C_PRE)     -0.359    34.629    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         34.629    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                 24.096    

Slack (MET) :             24.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.021ns (19.687%)  route 4.165ns (80.313%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 34.517 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.094    10.241    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X127Y54        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.734    34.517    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X127Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.522    35.039    
                         clock uncertainty           -0.035    35.004    
    SLICE_X127Y54        FDCE (Recov_fdce_C_CLR)     -0.405    34.599    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         34.599    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 24.357    

Slack (MET) :             24.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.021ns (19.687%)  route 4.165ns (80.313%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 34.517 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.094    10.241    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X127Y54        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.734    34.517    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X127Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.522    35.039    
                         clock uncertainty           -0.035    35.004    
    SLICE_X127Y54        FDCE (Recov_fdce_C_CLR)     -0.405    34.599    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         34.599    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 24.357    

Slack (MET) :             24.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.021ns (19.687%)  route 4.165ns (80.313%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 34.517 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.094    10.241    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X127Y54        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.734    34.517    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X127Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.522    35.039    
                         clock uncertainty           -0.035    35.004    
    SLICE_X127Y54        FDCE (Recov_fdce_C_CLR)     -0.405    34.599    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         34.599    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 24.357    

Slack (MET) :             24.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.021ns (20.070%)  route 4.066ns (79.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.995    10.142    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X129Y53        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X129Y53        FDCE (Recov_fdce_C_CLR)     -0.405    34.584    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 24.441    

Slack (MET) :             24.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.021ns (20.070%)  route 4.066ns (79.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.995    10.142    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X129Y53        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X129Y53        FDCE (Recov_fdce_C_CLR)     -0.405    34.584    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 24.441    

Slack (MET) :             24.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.021ns (20.070%)  route 4.066ns (79.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.995    10.142    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X129Y53        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X129Y53        FDCE (Recov_fdce_C_CLR)     -0.405    34.584    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 24.441    

Slack (MET) :             24.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.021ns (20.070%)  route 4.066ns (79.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.995    10.142    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X129Y53        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X129Y53        FDCE (Recov_fdce_C_CLR)     -0.405    34.584    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 24.441    

Slack (MET) :             24.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.021ns (20.070%)  route 4.066ns (79.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 34.518 - 30.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.105     3.105    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.201 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.854     5.055    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X124Y67                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDCE (Prop_fdce_C_Q)         0.478     5.533 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.913     6.447    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X125Y67        LUT6 (Prop_lut6_I2_O)        0.295     6.742 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.742     7.484    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X127Y65        LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          1.416     9.024    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X126Y60        LUT2 (Prop_lut2_I0_O)        0.124     9.148 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.995    10.142    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X129Y53        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.692    32.692    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.783 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.735    34.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X129Y53                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.506    35.024    
                         clock uncertainty           -0.035    34.989    
    SLICE_X129Y53        FDCE (Recov_fdce_C_CLR)     -0.405    34.584    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         34.584    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 24.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.630%)  route 0.143ns (50.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.659     2.114    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y55                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y55        FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.143     2.398    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X124Y55        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/idrck
    SLICE_X124Y55                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.423     2.152    
    SLICE_X124Y55        FDPE (Remov_fdpe_C_PRE)     -0.071     2.081    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDCE (Remov_fdce_C_CLR)     -0.092     2.040    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDCE (Remov_fdce_C_CLR)     -0.092     2.040    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDCE (Remov_fdce_C_CLR)     -0.092     2.040    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDCE (Remov_fdce_C_CLR)     -0.092     2.040    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDCE (Remov_fdce_C_CLR)     -0.092     2.040    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDPE (Remov_fdpe_C_PRE)     -0.095     2.037    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.661     2.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X127Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDPE (Prop_fdpe_C_Q)         0.141     2.257 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.117     2.374    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X125Y50        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.936     2.576    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X125Y50                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.444     2.132    
    SLICE_X125Y50        FDPE (Remov_fdpe_C_PRE)     -0.095     2.037    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.659     2.114    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y55                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y55        FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.186     2.441    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X124Y54        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X124Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.423     2.152    
    SLICE_X124Y54        FDCE (Remov_fdce_C_CLR)     -0.067     2.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.104%)  route 0.186ns (56.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.429     1.429    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.455 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.659     2.114    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X123Y55                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y55        FDPE (Prop_fdpe_C_Q)         0.141     2.255 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.186     2.441    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X124Y54        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.612     1.612    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.641 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.935     2.575    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X124Y54                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.423     2.152    
    SLICE_X124Y54        FDCE (Remov_fdce_C_CLR)     -0.067     2.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.356    





