// Seed: 428248559
module module_0 (
    output id_0,
    input reg id_1
);
  reg id_2;
  reg id_3;
  always @(1 or posedge {id_3{id_1}}) begin
    id_0 <= ((id_1) == id_2);
    id_2 <= id_2;
    id_0 = id_3;
  end
endmodule
