$date
	Thu Oct 13 10:11:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 1 ! f $end
$var reg 4 " i [3:0] $end
$scope module f1 $end
$var wire 4 # i [3:0] $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 2 $ d [1:0] $end
$var wire 2 % s [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 %
b10 $
b1110 #
b1110 "
0!
$end
#20
b10 %
b1010 "
b1010 #
#40
1!
b0 %
b10 "
b10 #
#60
