`timescale 1ns / 1ps
/*
Module      : Floating Point Asymmetric Configurable Precision Adder (With Sign)
Timing      : Combinatorial Logic
Description : Adds two FP numbers with different exponents and signs.
              Aligns mantissas, preserves full precision (no bits discarded).
              Output format: {sign, exp_out, mant_out}.
              No rounding.
              It needs normalisation.
              The lossy part will be at the mantissa adder
Status      : Passed Simple Tests
*/

module fp_cp_asym_mult #(
    parameter int EXP_WIDTH_A       = 3,
    parameter int MANT_WIDTH_A      = 4,
    parameter int EXP_WIDTH_B       = 2,
    parameter int MANT_WIDTH_B      = 3,
    // Amount of bits needed to shift mantissas for alignment
    parameter int EXT_MANT_WIDTH    = 0,
    // Need to increase exp width by 1 to handle overflow
    parameter int EXT_EXP_WIDTH     = 0,
    localparam int OUT_EXP_WIDTH    = (EXP_WIDTH_A > EXP_WIDTH_B   ? EXP_WIDTH_A : EXP_WIDTH_B),
    localparam int OUT_MANT_WIDTH   = (MANT_WIDTH_A > MANT_WIDTH_B ? MANT_WIDTH_A : MANT_WIDTH_B)
)(
    input  logic clk,
    input  logic rst,
    input  logic data_in_valid,
    input  logic [EXP_WIDTH_A + MANT_WIDTH_A : 0] data_a,  // {sign, exp, mant}
    input  logic [EXP_WIDTH_B + MANT_WIDTH_B : 0] data_b,
    output logic [OUT_EXP_WIDTH + EXT_EXP_WIDTH + OUT_MANT_WIDTH + EXT_MANT_WIDTH : 0] data_out,
    output logic data_out_valid
);

    localparam int IN_EXP_WIDTH_A = EXP_WIDTH_A;
    localparam int IN_FIXED_WIDTH_A = MANT_WIDTH_A + 2;
    localparam int IN_FIXED_FRAC_WIDTH_A = MANT_WIDTH_A;
    localparam int IN_EXP_WIDTH_B = EXP_WIDTH_B;
    localparam int IN_FIXED_WIDTH_B = MANT_WIDTH_B + 2;
    localparam int IN_FIXED_FRAC_WIDTH_B = MANT_WIDTH_B;

    localparam int MULT_OUT_EXP_WIDTH = OUT_EXP_WIDTH + 2;
    localparam int MULT_OUT_FIXED_FRAC_WIDTH = IN_FIXED_FRAC_WIDTH_A + IN_FIXED_FRAC_WIDTH_B;
    localparam int MULT_OUT_FIXED_WIDTH = IN_FIXED_WIDTH_A + IN_FIXED_WIDTH_B - 1;

    localparam int NORMALIZE_OUT_EXP_WIDTH  = MULT_OUT_EXP_WIDTH + 1;
    localparam int NORMALIZE_OUT_MANT_WIDTH = MULT_OUT_FIXED_WIDTH - 1;

    // Internal signal declarations
    logic signed [IN_EXP_WIDTH_A:0]     signed_exp_a;
    logic signed [IN_FIXED_WIDTH_A - 1:0]   signed_mant_a;
    logic signed [IN_EXP_WIDTH_B:0]     signed_exp_b;
    logic signed [IN_FIXED_WIDTH_B - 1:0]   signed_mant_b;

    logic signed [IN_EXP_WIDTH_A:0]     p1_signed_exp_a;
    logic signed [IN_FIXED_WIDTH_A - 1:0]   p1_signed_mant_a;
    logic signed [IN_EXP_WIDTH_B:0]     p1_signed_exp_b;
    logic signed [IN_FIXED_WIDTH_B - 1:0]   p1_signed_mant_b;

    logic signed [MULT_OUT_EXP_WIDTH - 1:0]     signed_exp_out;
    logic signed [MULT_OUT_FIXED_WIDTH - 1:0]   signed_mant_out;

    logic signed [MULT_OUT_EXP_WIDTH - 1:0]     p2_signed_exp_out;
    logic signed [MULT_OUT_FIXED_WIDTH - 1:0]   p2_signed_mant_out;

    logic p1_mult_valid;
    logic p2_mult_valid;
    logic p3_mult_valid;
    logic p4_mult_valid;

    logic signed [NORMALIZE_OUT_EXP_WIDTH + NORMALIZE_OUT_MANT_WIDTH:0] p2_normalized_data;
    logic signed [NORMALIZE_OUT_EXP_WIDTH + NORMALIZE_OUT_MANT_WIDTH:0] p3_normalized_data;
    logic [OUT_EXP_WIDTH + EXT_EXP_WIDTH + OUT_MANT_WIDTH + EXT_MANT_WIDTH : 0] p4_casted_data;

    // Instantiate fp_ieee_partition for data_a
    fp_ieee_partition #(
        .EXP_WIDTH(EXP_WIDTH_A),
        .MANT_WIDTH(MANT_WIDTH_A)
    ) partition_a (
        .data_in(data_a),
        .signed_exp(signed_exp_a),
        .signed_mant(signed_mant_a)
    );

    register_slice_wo_hs #(
        .DATA_WIDTH(IN_EXP_WIDTH_A + 1 + IN_FIXED_WIDTH_A)
    ) buffer_partition_a (
        .clk(clk),
        .rst(rst),
        .data_in({signed_exp_a, signed_mant_a}),
        .data_in_valid(data_in_valid),
        .data_out({p1_signed_exp_a, p1_signed_mant_a}),
        .data_out_valid(p1_mult_valid)
    );

    // Instantiate fp_ieee_partition for data_b
    fp_ieee_partition #(
        .EXP_WIDTH(EXP_WIDTH_B),
        .MANT_WIDTH(MANT_WIDTH_B)
    ) partition_b (
        .data_in(data_b),
        .signed_exp(signed_exp_b),
        .signed_mant(signed_mant_b)
    );

    register_slice_wo_hs #(
        .DATA_WIDTH(IN_EXP_WIDTH_B + 1 + IN_FIXED_WIDTH_B)
    ) buffer_partition_b (
        .clk(clk),
        .rst(rst),
        .data_in({signed_exp_b, signed_mant_b}),
        .data_in_valid(data_in_valid),
        .data_out({p1_signed_exp_b, p1_signed_mant_b})
    );

    // Instantiate fp_mult
    fp_asym_mult #(
        .IN_EXP_WIDTH_A(IN_EXP_WIDTH_A + 1),
        .IN_FIX_WIDTH_A(IN_FIXED_WIDTH_A),
        .IN_FIX_FRAC_WIDTH_A(IN_FIXED_FRAC_WIDTH_A),
        .IN_EXP_WIDTH_B(IN_EXP_WIDTH_B + 1),
        .IN_FIX_WIDTH_B(IN_FIXED_WIDTH_B),
        .IN_FIX_FRAC_WIDTH_B(IN_FIXED_FRAC_WIDTH_B),
        .OUT_FIX_FRAC_WIDTH(MULT_OUT_FIXED_FRAC_WIDTH)
    ) fp_mult_inst (
        .exp_a      (p1_signed_exp_a),
        .mant_a     (p1_signed_mant_a),
        .exp_b      (p1_signed_exp_b),
        .mant_b     (p1_signed_mant_b),
        .exp_out    (signed_exp_out),
        .mant_out   (signed_mant_out)
    );

    register_slice_wo_hs #(
        .DATA_WIDTH(MULT_OUT_EXP_WIDTH + MULT_OUT_FIXED_WIDTH)
    ) buffer_mult (
        .clk(clk),
        .rst(rst),
        .data_in({signed_exp_out, signed_mant_out}),
        .data_in_valid(p1_mult_valid),
        .data_out({p2_signed_exp_out, p2_signed_mant_out}),
        .data_out_valid(p2_mult_valid)
    );


    // Instantiate fp_ieee_normalize for output
    fp_ieee_normalize #(
        .IN_FIXED_WIDTH         (MULT_OUT_FIXED_WIDTH),
        .IN_FIXED_FRAC_WIDTH    (MULT_OUT_FIXED_FRAC_WIDTH),
        .IN_EXP_WIDTH           (MULT_OUT_EXP_WIDTH),
        .OUT_MANT_WIDTH         (NORMALIZE_OUT_MANT_WIDTH)
    ) fp_normalize (
        .signed_mant    (p2_signed_mant_out),
        .signed_exp     (p2_signed_exp_out),
        .fp_out         (p2_normalized_data)
    );

    register_slice_wo_hs #(
        .DATA_WIDTH(NORMALIZE_OUT_EXP_WIDTH + NORMALIZE_OUT_MANT_WIDTH + 1)
    ) buffer_normalise (
        .clk(clk),
        .rst(rst),
        .data_in            (p2_normalized_data),
        .data_in_valid      (p2_mult_valid),
        .data_out           (p3_normalized_data),
        .data_out_valid     (p3_mult_valid)
    );

    fp_ieee_casting #(
        .IN_EXP_WIDTH   (NORMALIZE_OUT_EXP_WIDTH),
        .IN_MANT_WIDTH  (NORMALIZE_OUT_MANT_WIDTH),
        .OUT_EXP_WIDTH  (OUT_EXP_WIDTH + EXT_EXP_WIDTH),
        .OUT_MANT_WIDTH (OUT_MANT_WIDTH + EXT_MANT_WIDTH)
    ) fp_casting (
        .clk(clk),
        .rst(rst),
        .data_in_valid  (p3_mult_valid),
        .data_in        (p3_normalized_data),
        .data_out_valid (p4_mult_valid),
        .data_out       (p4_casted_data)
    );

    register_slice_wo_hs #(
        .DATA_WIDTH(OUT_EXP_WIDTH + EXT_EXP_WIDTH + OUT_MANT_WIDTH + EXT_MANT_WIDTH + 1)
    ) buffer_normalise_cast (
        .clk(clk),
        .rst(rst),
        .data_in            (p4_casted_data),
        .data_in_valid      (p4_mult_valid),
        .data_out           (data_out),
        .data_out_valid     (data_out_valid)
    );


endmodule
