
---------- Begin Simulation Statistics ----------
final_tick                                 3476440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 365396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683800                       # Number of bytes of host memory used
host_op_rate                                   389626                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.37                       # Real time elapsed on the host
host_tick_rate                              127027386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      10663135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003476                       # Number of seconds simulated
sim_ticks                                  3476440000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.969161                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  672738                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               764743                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 58                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19985                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            944255                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66658                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           67262                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1516070                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  250869                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8142                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36331110                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5386445                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19695                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1441362                       # Number of branches committed
system.cpu.commit.bw_lim_events                231884                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          344572                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000003                       # Number of instructions committed
system.cpu.commit.committedOps               10663135                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5484034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.944396                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       988514     18.03%     18.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2143318     39.08%     57.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       992424     18.10%     75.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       386970      7.06%     82.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       404533      7.38%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       185133      3.38%     93.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        83616      1.52%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67642      1.23%     95.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       231884      4.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5484034                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               285577                       # Number of function calls committed.
system.cpu.commit.int_insts                   9877700                       # Number of committed integer instructions.
system.cpu.commit.loads                       1197253                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8613416     80.78%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          125983      1.18%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1197253     11.23%     93.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         726479      6.81%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10663135                       # Class of committed instruction
system.cpu.commit.refs                        1923732                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      10663135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.556230                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.556230                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                290029                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   312                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               686817                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11167869                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   252252                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4748722                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  19797                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 78185                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                225817                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1516070                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3377972                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5485275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   360                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          510                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10626557                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           122                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   40184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.272561                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              30493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             990265                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.910459                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5536617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.041202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.989460                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60043      1.08%      1.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2420772     43.72%     44.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   286826      5.18%     49.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2768976     50.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5536617                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           25688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20536                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1453719                       # Number of branches executed
system.cpu.iew.exec_nop                             2                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.943433                       # Inst execution rate
system.cpu.iew.exec_refs                      1952466                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     727124                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   33029                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1244121                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               736608                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11045599                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1225342                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20301                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10809968                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   124                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19797                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   128                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           123276                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        46868                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10129                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5148                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          15388                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17191133                       # num instructions consuming a value
system.cpu.iew.wb_count                      10800527                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.474617                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8159202                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.941736                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10802559                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13072158                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7653440                       # number of integer regfile writes
system.cpu.ipc                               1.797816                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.797816                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8740008     80.70%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               129024      1.19%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1233099     11.39%     93.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              728128      6.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10830271                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3064091                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.282919                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2557725     83.47%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 373483     12.19%     95.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                132883      4.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13894354                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30283218                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10800527                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11428136                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11045546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10830271                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  51                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          382447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             21970                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1085765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5536617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.956117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.801167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              297988      5.38%      5.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              957063     17.29%     22.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3024165     54.62%     77.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1204726     21.76%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52675      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5536617                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.947083                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            118670                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              213                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1244121                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              736608                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1945433                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     78                       # number of misc regfile writes
system.cpu.numCycles                          5562305                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   60913                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13003571                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  12644                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   445239                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                101253                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50231621                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11084711                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13560019                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4775830                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1139                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  19797                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                 40737                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                233672                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   556419                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14366182                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1166                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    407823                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16259726                       # The number of ROB reads
system.cpu.rob.rob_writes                    22068373                       # The number of ROB writes
system.cpu.timesIdled                             407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                663                       # Transaction distribution
system.membus.trans_dist::WritebackClean           80                       # Transaction distribution
system.membus.trans_dist::ReadExReq               116                       # Transaction distribution
system.membus.trans_dist::ReadExResp              116                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           144                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   54976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               779                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.041078                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.198599                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     747     95.89%     95.89% # Request fanout histogram
system.membus.snoop_fanout::1                      32      4.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 779                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1527250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2754875                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1421250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 779                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9554602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4786506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14341108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9554602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9554602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9554602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4786506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14341108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000046553750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         71                       # Number of write requests accepted
system.mem_ctrls.readBursts                       779                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       71                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9271500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                23877750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11901.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30651.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      573                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      40                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   71                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.327103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.326792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.185461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          116     54.21%     54.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     12.62%     66.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      9.81%     76.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.14%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.61%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.80%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.93%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.80%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      6.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.360380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.008333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  49856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     127171875                       # Total gap between requests
system.mem_ctrls.avgGap                     149613.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9554601.834060130641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4786505.735752666369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 883662.597369723022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           71                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14198125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9679625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    450299250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27356.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37229.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6342242.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               913920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               485760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             161820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     274129440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         76264290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1270730400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1625113230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.464771                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3302633375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    115960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     57846625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3134460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              88740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     274129440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         75203520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1271623680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1625120250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.466791                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3305275000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    115960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     55205000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3377307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3377307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3377307                       # number of overall hits
system.cpu.icache.overall_hits::total         3377307                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          663                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            663                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          663                       # number of overall misses
system.cpu.icache.overall_misses::total           663                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36005739                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36005739                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36005739                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36005739                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3377970                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3377970                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3377970                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3377970                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000196                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000196                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54307.298643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54307.298643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54307.298643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54307.298643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9707                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               134                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.440299                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           80                       # number of writebacks
system.cpu.icache.writebacks::total                80                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30540368                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30540368                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30540368                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30540368                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58844.639692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58844.639692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58844.639692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58844.639692                       # average overall mshr miss latency
system.cpu.icache.replacements                     80                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3377307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3377307                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          663                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           663                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36005739                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36005739                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3377970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3377970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54307.298643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54307.298643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30540368                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30540368                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58844.639692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58844.639692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.953271                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3377826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6508.335260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.953271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.853424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13512399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13512399                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1770954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1770954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1770954                       # number of overall hits
system.cpu.dcache.overall_hits::total         1770954                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          952                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            952                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          952                       # number of overall misses
system.cpu.dcache.overall_misses::total           952                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     67255750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     67255750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     67255750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     67255750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1771906                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1771906                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1771906                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1771906                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70646.796218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70646.796218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70646.796218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70646.796218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.666667                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18100000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18100000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69615.384615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69615.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69615.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69615.384615                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1100006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1100006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29492375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29492375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1100411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1100411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72820.679012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72820.679012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10344125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10344125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71834.201389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71834.201389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       670948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         670948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37763375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37763375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       671495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       671495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69037.248629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69037.248629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7755875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7755875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66860.991379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66860.991379                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        99375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        99375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3476440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           258.601628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1771250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               260                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6812.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   258.601628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.505081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.505081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7088036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7088036                       # Number of data accesses

---------- End Simulation Statistics   ----------
