

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Mon Jan 22 06:00:03 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         1|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	3  / (!tmp)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%values_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %values)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%values1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %values_read, i32 2, i32 31)"

 <State 2> : 8.75ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = zext i30 %values1 to i64"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%CFG_addr = getelementptr i32* %CFG, i64 %tmp_4"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %CFG), !map !8"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %CFG, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [4 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 4, i32 4, i32 4, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls2/.apc/top.cpp:5]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %values, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls2/.apc/top.cpp:6]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls2/.apc/top.cpp:7]
ST_2 : Operation 17 [1/1] (8.75ns)   --->   "%CFG_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CFG_addr, i32 32)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [hls2/.apc/top.cpp:8]

 <State 3> : 8.75ns
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_1, %2 ]"
ST_3 : Operation 20 [1/1] (1.42ns)   --->   "%tmp = icmp eq i6 %j, -32" [hls2/.apc/top.cpp:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_3 : Operation 22 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j, 1" [hls2/.apc/top.cpp:8]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [hls2/.apc/top.cpp:8]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = shl i6 %j, 1" [hls2/.apc/top.cpp:9]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = or i6 %tmp_1, 1" [hls2/.apc/top.cpp:9]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %tmp_2 to i32" [hls2/.apc/top.cpp:9]
ST_3 : Operation 27 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %CFG_addr, i32 %tmp_2_cast, i4 -1)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [hls2/.apc/top.cpp:8]
ST_3 : Operation 29 [5/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 30 [4/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 31 [3/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 32 [2/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 33 [2/2] (0.00ns)   --->   "ret void" [hls2/.apc/top.cpp:11]

 <State 7> : 8.75ns
ST_7 : Operation 34 [1/5] (8.75ns)   --->   "%CFG_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CFG_addr)" [hls2/.apc/top.cpp:9]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "ret void" [hls2/.apc/top.cpp:11]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'values' [3]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('CFG_addr') [6]  (0 ns)
	bus request on port 'CFG' (hls2/.apc/top.cpp:9) [12]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', hls2/.apc/top.cpp:8) [15]  (0 ns)
	'shl' operation ('tmp_1', hls2/.apc/top.cpp:9) [21]  (0 ns)
	'or' operation ('tmp_2', hls2/.apc/top.cpp:9) [22]  (0 ns)
	bus write on port 'CFG' (hls2/.apc/top.cpp:9) [24]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'CFG' (hls2/.apc/top.cpp:9) [27]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'CFG' (hls2/.apc/top.cpp:9) [27]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'CFG' (hls2/.apc/top.cpp:9) [27]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'CFG' (hls2/.apc/top.cpp:9) [27]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
