{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580521948767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580521948771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 20:52:28 2020 " "Processing started: Fri Jan 31 20:52:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580521948771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521948771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_REG -c ALU_REG " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_REG -c ALU_REG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521948772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580521949260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580521949260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_0 out_0 ALU_REG.v(8) " "Verilog HDL Declaration information at ALU_REG.v(8): object \"OUT_0\" differs only in case from object \"out_0\" in the same scope" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580521955978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_5 out_5 ALU_REG.v(10) " "Verilog HDL Declaration information at ALU_REG.v(10): object \"OUT_5\" differs only in case from object \"out_5\" in the same scope" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580521955978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_reg.v 6 6 " "Found 6 design units, including 6 entities, in source file alu_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_REG " "Found entity 1: ALU_REG" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521955980 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_Flip_Flop " "Found entity 2: D_Flip_Flop" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521955980 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder4 " "Found entity 3: fullAdder4" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521955980 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder4 " "Found entity 4: Adder4" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521955980 ""} { "Info" "ISGN_ENTITY_NAME" "5 VerilogPlus " "Found entity 5: VerilogPlus" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521955980 ""} { "Info" "ISGN_ENTITY_NAME" "6 DECODER " "Found entity 6: DECODER" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580521955980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521955980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_REG " "Elaborating entity \"ALU_REG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580521956022 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_7 ALU_REG.v(38) " "Verilog HDL Always Construct warning at ALU_REG.v(38): inferring latch(es) for variable \"out_7\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580521956030 "|ALU_REG"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_6 ALU_REG.v(38) " "Verilog HDL Always Construct warning at ALU_REG.v(38): inferring latch(es) for variable \"out_6\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580521956030 "|ALU_REG"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_5 ALU_REG.v(38) " "Verilog HDL Always Construct warning at ALU_REG.v(38): inferring latch(es) for variable \"out_5\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580521956030 "|ALU_REG"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_1 ALU_REG.v(38) " "Verilog HDL Always Construct warning at ALU_REG.v(38): inferring latch(es) for variable \"out_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580521956030 "|ALU_REG"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_0 ALU_REG.v(38) " "Verilog HDL Always Construct warning at ALU_REG.v(38): inferring latch(es) for variable \"out_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580521956030 "|ALU_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder4:A4_1 " "Elaborating entity \"Adder4\" for hierarchy \"Adder4:A4_1\"" {  } { { "ALU_REG.v" "A4_1" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580521956056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4 Adder4:A4_1\|fullAdder4:Adder_1 " "Elaborating entity \"fullAdder4\" for hierarchy \"Adder4:A4_1\|fullAdder4:Adder_1\"" {  } { { "ALU_REG.v" "Adder_1" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580521956067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerilogPlus VerilogPlus:caseone " "Elaborating entity \"VerilogPlus\" for hierarchy \"VerilogPlus:caseone\"" {  } { { "ALU_REG.v" "caseone" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580521956080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flip_Flop D_Flip_Flop:d0 " "Elaborating entity \"D_Flip_Flop\" for hierarchy \"D_Flip_Flop:d0\"" {  } { { "ALU_REG.v" "d0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580521956095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:one " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:one\"" {  } { { "ALU_REG.v" "one" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580521956106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[0\] GND " "Pin \"OUT_4\[0\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[1\] GND " "Pin \"OUT_4\[1\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[2\] GND " "Pin \"OUT_4\[2\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[3\] GND " "Pin \"OUT_4\[3\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[4\] GND " "Pin \"OUT_4\[4\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[5\] GND " "Pin \"OUT_4\[5\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4\[6\] VCC " "Pin \"OUT_4\[6\]\" is stuck at VCC" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[0\] GND " "Pin \"OUT_5\[0\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[1\] GND " "Pin \"OUT_5\[1\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[2\] GND " "Pin \"OUT_5\[2\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[3\] GND " "Pin \"OUT_5\[3\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[4\] GND " "Pin \"OUT_5\[4\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[5\] GND " "Pin \"OUT_5\[5\]\" is stuck at GND" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5\[6\] VCC " "Pin \"OUT_5\[6\]\" is stuck at VCC" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580521956532 "|ALU_REG|OUT_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580521956532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580521956588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/output_files/ALU_REG.map.smsg " "Generated suppressed messages file C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/output_files/ALU_REG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521956756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580521956906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580521956906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[4\] " "No output dependent on input pin \"SWITCH\[4\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|SWITCH[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[5\] " "No output dependent on input pin \"SWITCH\[5\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|SWITCH[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[6\] " "No output dependent on input pin \"SWITCH\[6\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|SWITCH[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[7\] " "No output dependent on input pin \"SWITCH\[7\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|SWITCH[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[8\] " "No output dependent on input pin \"SWITCH\[8\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|SWITCH[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[9\] " "No output dependent on input pin \"SWITCH\[9\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|SWITCH[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ALU_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part II/ALU_REG.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580521957028 "|ALU_REG|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580521957028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580521957029 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580521957029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580521957029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580521957029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580521957057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 20:52:37 2020 " "Processing ended: Fri Jan 31 20:52:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580521957057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580521957057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580521957057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580521957057 ""}
