<?xml version="1.0"?>
<block name="FPGA-example1.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:7c02c2b3c8dc38539a4555db4328be1b69f368db20e0725cc6462efa4b723e94" atom_netlist_id="SHA256:f6b83de4ed3ec30e25c8aa9762eaa241d7dc4146527def7e8c3ccb20d4eeeeb2">
	<inputs>inst_1269_in inst_1270_in inst_1271_in inst_1272_in inst_1273_in inst_1274_in inst_1275_in inst_1276_in inst_1277_in inst_1278_in inst_1279_in inst_1280_in inst_1281_in inst_1282_in inst_1283_in inst_1284_in inst_1285_in inst_1286_in inst_1287_in inst_1288_in inst_1289_in inst_1290_in inst_1291_in inst_1292_in inst_1293_in inst_1294_in inst_1295_in inst_1296_in inst_1297_in inst_1298_in inst_1299_in inst_1300_in inst_1301_in inst_1302_in inst_1303_in inst_1304_in inst_1305_in inst_1306_in inst_1307_in inst_1308_in inst_1309_in inst_1310_in inst_1311_in inst_1312_in inst_1313_in inst_1314_in inst_1315_in inst_1316_in inst_1317_in inst_1318_in inst_3340_in</inputs>
	<outputs>out:inst_3319_out out:inst_3320_out out:inst_3321_out out:inst_3322_out out:inst_3323_out out:inst_3324_out out:inst_3325_out out:inst_3326_out out:inst_3327_out out:inst_3328_out out:inst_3329_out out:inst_3330_out out:inst_3331_out out:inst_3332_out out:inst_3333_out out:inst_3334_out out:inst_3335_out out:inst_3336_out out:inst_3337_out out:inst_3338_out</outputs>
	<clocks>clk_BUFGP_net_top_wire</clocks>
	<block name="net_1624" instance="DSP[0]" mode="DSP48E2">
		<inputs>
			<port name="inputs">open open net_1651 net_1639 net_607 net_3024 net_579 net_596 net_1472 open open net_562 open net_891 net_1460 open open open open open open open open open open open net_1650 net_1643 net_1655 net_1662 net_1657 net_2598 net_1623 net_1637 net_1691 net_1640 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_1666 net_1635 net_1631 net_1462 net_1686 net_1628 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_1629 net_1672 net_1675 net_1654 net_1644 net_1659 net_1693 net_1667 net_1638 net_1677 net_1668 net_1680 net_1684 net_1660 net_1645 open open open open open open open open open open open open open open open open open open open net_1649 net_1630 net_1632 net_1648 net_1663 net_1653 net_1683 net_1685 net_1689 net_1688 net_1671 net_1674 net_1642 net_1661 net_1665 net_1676 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="outputs">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open DSP48E2[0].P[0]-&gt;output DSP48E2[0].P[1]-&gt;output DSP48E2[0].P[2]-&gt;output DSP48E2[0].P[3]-&gt;output DSP48E2[0].P[4]-&gt;output DSP48E2[0].P[5]-&gt;output DSP48E2[0].P[6]-&gt;output DSP48E2[0].P[7]-&gt;output DSP48E2[0].P[8]-&gt;output DSP48E2[0].P[9]-&gt;output DSP48E2[0].P[10]-&gt;output DSP48E2[0].P[11]-&gt;output DSP48E2[0].P[12]-&gt;output DSP48E2[0].P[13]-&gt;output DSP48E2[0].P[14]-&gt;output DSP48E2[0].P[15]-&gt;output open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clock">clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1624" instance="DSP48E2[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="CARRYCASCIN">open</port>
				<port name="CARRYIN">open</port>
				<port name="CEA1">DSP.inputs[2]-&gt;input</port>
				<port name="CEA2">DSP.inputs[3]-&gt;input</port>
				<port name="CEAD">DSP.inputs[4]-&gt;input</port>
				<port name="CEALUMODE">DSP.inputs[5]-&gt;input</port>
				<port name="CEB1">DSP.inputs[6]-&gt;input</port>
				<port name="CEB2">DSP.inputs[7]-&gt;input</port>
				<port name="CEC">DSP.inputs[8]-&gt;input</port>
				<port name="CECARRYIN">open</port>
				<port name="CECTRL">open</port>
				<port name="CED">DSP.inputs[11]-&gt;input</port>
				<port name="CEINMODE">open</port>
				<port name="CEM">DSP.inputs[13]-&gt;input</port>
				<port name="CEP">DSP.inputs[14]-&gt;input</port>
				<port name="MULTSIGNIN">open</port>
				<port name="RSTA">open</port>
				<port name="RSTALLCARRYIN">open</port>
				<port name="RSTALUMODE">open</port>
				<port name="RSTB">open</port>
				<port name="RSTC">open</port>
				<port name="RSTCTRL">open</port>
				<port name="RSTD">open</port>
				<port name="RSTINMODE">open</port>
				<port name="RSTM">open</port>
				<port name="RSTP">open</port>
				<port name="A">DSP.inputs[26]-&gt;input DSP.inputs[27]-&gt;input DSP.inputs[28]-&gt;input DSP.inputs[29]-&gt;input DSP.inputs[30]-&gt;input DSP.inputs[31]-&gt;input DSP.inputs[32]-&gt;input DSP.inputs[33]-&gt;input DSP.inputs[34]-&gt;input DSP.inputs[35]-&gt;input open open open open open open open open open open open open open open open open open open open open</port>
				<port name="ACIN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="B">DSP.inputs[86]-&gt;input DSP.inputs[87]-&gt;input DSP.inputs[88]-&gt;input DSP.inputs[89]-&gt;input DSP.inputs[90]-&gt;input DSP.inputs[91]-&gt;input open open open open open open open open open open open open</port>
				<port name="BCIN">open open open open open open open open open open open open open open open open open open</port>
				<port name="D">DSP.inputs[122]-&gt;input DSP.inputs[123]-&gt;input DSP.inputs[124]-&gt;input DSP.inputs[125]-&gt;input DSP.inputs[126]-&gt;input DSP.inputs[127]-&gt;input DSP.inputs[128]-&gt;input DSP.inputs[129]-&gt;input DSP.inputs[130]-&gt;input DSP.inputs[131]-&gt;input DSP.inputs[132]-&gt;input DSP.inputs[133]-&gt;input DSP.inputs[134]-&gt;input DSP.inputs[135]-&gt;input DSP.inputs[136]-&gt;input open open open open open open open open open open open open</port>
				<port name="CARRYINSEL">open open open</port>
				<port name="ALUMODE">open open open open</port>
				<port name="C">DSP.inputs[156]-&gt;input DSP.inputs[157]-&gt;input DSP.inputs[158]-&gt;input DSP.inputs[159]-&gt;input DSP.inputs[160]-&gt;input DSP.inputs[161]-&gt;input DSP.inputs[162]-&gt;input DSP.inputs[163]-&gt;input DSP.inputs[164]-&gt;input DSP.inputs[165]-&gt;input DSP.inputs[166]-&gt;input DSP.inputs[167]-&gt;input DSP.inputs[168]-&gt;input DSP.inputs[169]-&gt;input DSP.inputs[170]-&gt;input DSP.inputs[171]-&gt;input open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PCIN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="INMODE">open open open open open</port>
				<port name="OPMODE">open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="CARRYCASCOUT">open</port>
				<port name="MULTSIGNOUT">open</port>
				<port name="OVERFLOW">open</port>
				<port name="PATTERNBDETECT">open</port>
				<port name="PATTERNDETECT">open</port>
				<port name="UNDERFLOW">open</port>
				<port name="BCOUT">open open open open open open open open open open open open open open open open open open</port>
				<port name="ACOUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CARRYOUT">open open open open</port>
				<port name="P">net_1633 net_1626 net_1646 net_1641 net_1627 net_1673 net_1687 net_1679 net_1690 net_1634 net_1656 net_1652 net_1682 net_1664 net_1624 net_1678 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PCOUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="XOROUT">open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK">DSP.clock[0]-&gt;clock</port>
			</clocks>
		</block>
	</block>
	<block name="net_3284" instance="DSP[1]" mode="DSP48E2">
		<inputs>
			<port name="inputs">open open net_2716 net_847 net_3323 net_15 net_2696 net_1773 net_15 open open net_2644 open net_647 net_403 open open open open open open open open open open open net_3308 net_3326 net_3296 net_3288 net_3331 net_3294 net_3292 net_3305 net_3324 net_3306 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_3316 net_3318 net_3309 net_3322 net_3328 net_3311 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_292 net_2639 net_448 net_2678 net_470 net_2694 net_2667 net_603 net_214 net_3312 net_392 net_436 net_3312 net_1774 net_858 open open open open open open open open open open open open open open open open open open open net_2648 net_492 net_303 net_2744 net_3298 net_3289 net_3285 net_3315 net_3300 net_3325 net_3310 net_3321 net_3299 net_3287 net_3286 net_3327 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="outputs">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open DSP48E2[0].P[0]-&gt;output DSP48E2[0].P[1]-&gt;output DSP48E2[0].P[2]-&gt;output DSP48E2[0].P[3]-&gt;output DSP48E2[0].P[4]-&gt;output DSP48E2[0].P[5]-&gt;output DSP48E2[0].P[6]-&gt;output DSP48E2[0].P[7]-&gt;output DSP48E2[0].P[8]-&gt;output DSP48E2[0].P[9]-&gt;output DSP48E2[0].P[10]-&gt;output DSP48E2[0].P[11]-&gt;output DSP48E2[0].P[12]-&gt;output DSP48E2[0].P[13]-&gt;output DSP48E2[0].P[14]-&gt;output DSP48E2[0].P[15]-&gt;output open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clock">clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3284" instance="DSP48E2[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="CARRYCASCIN">open</port>
				<port name="CARRYIN">open</port>
				<port name="CEA1">DSP.inputs[2]-&gt;input</port>
				<port name="CEA2">DSP.inputs[3]-&gt;input</port>
				<port name="CEAD">DSP.inputs[4]-&gt;input</port>
				<port name="CEALUMODE">DSP.inputs[5]-&gt;input</port>
				<port name="CEB1">DSP.inputs[6]-&gt;input</port>
				<port name="CEB2">DSP.inputs[7]-&gt;input</port>
				<port name="CEC">DSP.inputs[8]-&gt;input</port>
				<port name="CECARRYIN">open</port>
				<port name="CECTRL">open</port>
				<port name="CED">DSP.inputs[11]-&gt;input</port>
				<port name="CEINMODE">open</port>
				<port name="CEM">DSP.inputs[13]-&gt;input</port>
				<port name="CEP">DSP.inputs[14]-&gt;input</port>
				<port name="MULTSIGNIN">open</port>
				<port name="RSTA">open</port>
				<port name="RSTALLCARRYIN">open</port>
				<port name="RSTALUMODE">open</port>
				<port name="RSTB">open</port>
				<port name="RSTC">open</port>
				<port name="RSTCTRL">open</port>
				<port name="RSTD">open</port>
				<port name="RSTINMODE">open</port>
				<port name="RSTM">open</port>
				<port name="RSTP">open</port>
				<port name="A">DSP.inputs[26]-&gt;input DSP.inputs[27]-&gt;input DSP.inputs[28]-&gt;input DSP.inputs[29]-&gt;input DSP.inputs[30]-&gt;input DSP.inputs[31]-&gt;input DSP.inputs[32]-&gt;input DSP.inputs[33]-&gt;input DSP.inputs[34]-&gt;input DSP.inputs[35]-&gt;input open open open open open open open open open open open open open open open open open open open open</port>
				<port name="ACIN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="B">DSP.inputs[86]-&gt;input DSP.inputs[87]-&gt;input DSP.inputs[88]-&gt;input DSP.inputs[89]-&gt;input DSP.inputs[90]-&gt;input DSP.inputs[91]-&gt;input open open open open open open open open open open open open</port>
				<port name="BCIN">open open open open open open open open open open open open open open open open open open</port>
				<port name="D">DSP.inputs[122]-&gt;input DSP.inputs[123]-&gt;input DSP.inputs[124]-&gt;input DSP.inputs[125]-&gt;input DSP.inputs[126]-&gt;input DSP.inputs[127]-&gt;input DSP.inputs[128]-&gt;input DSP.inputs[129]-&gt;input DSP.inputs[130]-&gt;input DSP.inputs[131]-&gt;input DSP.inputs[132]-&gt;input DSP.inputs[133]-&gt;input DSP.inputs[134]-&gt;input DSP.inputs[135]-&gt;input DSP.inputs[136]-&gt;input open open open open open open open open open open open open</port>
				<port name="CARRYINSEL">open open open</port>
				<port name="ALUMODE">open open open open</port>
				<port name="C">DSP.inputs[156]-&gt;input DSP.inputs[157]-&gt;input DSP.inputs[158]-&gt;input DSP.inputs[159]-&gt;input DSP.inputs[160]-&gt;input DSP.inputs[161]-&gt;input DSP.inputs[162]-&gt;input DSP.inputs[163]-&gt;input DSP.inputs[164]-&gt;input DSP.inputs[165]-&gt;input DSP.inputs[166]-&gt;input DSP.inputs[167]-&gt;input DSP.inputs[168]-&gt;input DSP.inputs[169]-&gt;input DSP.inputs[170]-&gt;input DSP.inputs[171]-&gt;input open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PCIN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="INMODE">open open open open open</port>
				<port name="OPMODE">open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="CARRYCASCOUT">open</port>
				<port name="MULTSIGNOUT">open</port>
				<port name="OVERFLOW">open</port>
				<port name="PATTERNBDETECT">open</port>
				<port name="PATTERNDETECT">open</port>
				<port name="UNDERFLOW">open</port>
				<port name="BCOUT">open open open open open open open open open open open open open open open open open open</port>
				<port name="ACOUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CARRYOUT">open open open open</port>
				<port name="P">net_3284 net_3313 net_3329 net_3330 net_3304 net_3302 net_3314 net_3317 net_3319 net_3295 net_3320 net_3297 net_3293 net_3303 net_3307 net_3291 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PCOUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="XOROUT">open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK">DSP.clock[0]-&gt;clock</port>
			</clocks>
		</block>
	</block>
	<block name="net_1487" instance="BRAM[2]" mode="RAMB36E2">
		<inputs>
			<port name="inputs">net_292 net_292 open open open open open open open open open open open open net_303 net_392 open open net_436 net_292 net_3323 net_48 net_3323 net_48 open open open open open open open net_1493 net_1489 open open open open open open open open open open open open open open open open open open open open net_1486 net_1488 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_1490 net_1491 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_403 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="outputs">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open RAMB36E2[0].DOUTADOUT[0]-&gt;outputs open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clocks">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1487" instance="RAMB36E2[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="ADDRENA">BRAM.inputs[0]-&gt;inputs</port>
				<port name="ADDRENB">BRAM.inputs[1]-&gt;inputs</port>
				<port name="CASDIMUXA">open</port>
				<port name="CASDIMUXB">open</port>
				<port name="CASDOMUXA">open</port>
				<port name="CASDOMUXB">open</port>
				<port name="CASDOMUXEN_A">open</port>
				<port name="CASDOMUXEN_B">open</port>
				<port name="CASINDBITERR">open</port>
				<port name="CASINSBITERR">open</port>
				<port name="CASOREGIMUXA">open</port>
				<port name="CASOREGIMUXB">open</port>
				<port name="CASOREGIMUXEN_A">open</port>
				<port name="CASOREGIMUXEN_B">open</port>
				<port name="ECCPIPECE">open</port>
				<port name="ENARDEN">BRAM.inputs[14]-&gt;inputs</port>
				<port name="ENBWREN">BRAM.inputs[15]-&gt;inputs</port>
				<port name="INJECTDBITERR">open</port>
				<port name="INJECTSBITERR">open</port>
				<port name="REGCEAREGCE">BRAM.inputs[18]-&gt;inputs</port>
				<port name="REGCEB">BRAM.inputs[19]-&gt;inputs</port>
				<port name="RSTRAMARSTRAM">BRAM.inputs[20]-&gt;inputs</port>
				<port name="RSTRAMB">BRAM.inputs[21]-&gt;inputs</port>
				<port name="RSTREGARSTREG">BRAM.inputs[22]-&gt;inputs</port>
				<port name="RSTREGB">BRAM.inputs[23]-&gt;inputs</port>
				<port name="SLEEP">open</port>
				<port name="ADDRARDADDR">open open open open open open BRAM.inputs[31]-&gt;inputs BRAM.inputs[32]-&gt;inputs open open open open open open open</port>
				<port name="ADDRBWRADDR">open open open open open open open open open open open open open BRAM.inputs[53]-&gt;inputs BRAM.inputs[54]-&gt;inputs</port>
				<port name="CASDINA">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDINB">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DINADIN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DINBDIN">BRAM.inputs[151]-&gt;inputs BRAM.inputs[152]-&gt;inputs open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDINPA">open open open open</port>
				<port name="CASDINPB">open open open open</port>
				<port name="DINPADINP">open open open open</port>
				<port name="DINPBDINP">open open open open</port>
				<port name="WEA">open open open open</port>
				<port name="WEBWE">BRAM.inputs[203]-&gt;inputs open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="CASOUTDBITERR">open</port>
				<port name="CASOUTSBITERR">open</port>
				<port name="DBITERR">open</port>
				<port name="SBITERR">open</port>
				<port name="CASDOUTA">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDOUTB">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DOUTADOUT">net_1487 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DOUTBDOUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDOUTPA">open open open open</port>
				<port name="CASDOUTPB">open open open open</port>
				<port name="DOUTPADOUTP">open open open open</port>
				<port name="DOUTPBDOUTP">open open open open</port>
				<port name="ECCPARITY">open open open open open open open open</port>
				<port name="RDADDRECC">open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">BRAM.clocks[0]-&gt;clocks</port>
				<port name="CLKBWRCLK">BRAM.clocks[1]-&gt;clocks</port>
			</clocks>
		</block>
	</block>
	<block name="net_873" instance="BRAM[3]" mode="RAMB36E2">
		<inputs>
			<port name="inputs">net_292 net_292 open open open open open open open open open open open open net_303 net_392 open open net_436 net_292 net_48 net_214 net_48 net_214 open open open open open open open net_867 net_870 open open open open open open open open open open open open open open open open open open open open net_868 net_872 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_871 net_866 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open net_403 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="outputs">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open RAMB36E2[0].DOUTADOUT[0]-&gt;outputs open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clocks">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_873" instance="RAMB36E2[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="ADDRENA">BRAM.inputs[0]-&gt;inputs</port>
				<port name="ADDRENB">BRAM.inputs[1]-&gt;inputs</port>
				<port name="CASDIMUXA">open</port>
				<port name="CASDIMUXB">open</port>
				<port name="CASDOMUXA">open</port>
				<port name="CASDOMUXB">open</port>
				<port name="CASDOMUXEN_A">open</port>
				<port name="CASDOMUXEN_B">open</port>
				<port name="CASINDBITERR">open</port>
				<port name="CASINSBITERR">open</port>
				<port name="CASOREGIMUXA">open</port>
				<port name="CASOREGIMUXB">open</port>
				<port name="CASOREGIMUXEN_A">open</port>
				<port name="CASOREGIMUXEN_B">open</port>
				<port name="ECCPIPECE">open</port>
				<port name="ENARDEN">BRAM.inputs[14]-&gt;inputs</port>
				<port name="ENBWREN">BRAM.inputs[15]-&gt;inputs</port>
				<port name="INJECTDBITERR">open</port>
				<port name="INJECTSBITERR">open</port>
				<port name="REGCEAREGCE">BRAM.inputs[18]-&gt;inputs</port>
				<port name="REGCEB">BRAM.inputs[19]-&gt;inputs</port>
				<port name="RSTRAMARSTRAM">BRAM.inputs[20]-&gt;inputs</port>
				<port name="RSTRAMB">BRAM.inputs[21]-&gt;inputs</port>
				<port name="RSTREGARSTREG">BRAM.inputs[22]-&gt;inputs</port>
				<port name="RSTREGB">BRAM.inputs[23]-&gt;inputs</port>
				<port name="SLEEP">open</port>
				<port name="ADDRARDADDR">open open open open open open BRAM.inputs[31]-&gt;inputs BRAM.inputs[32]-&gt;inputs open open open open open open open</port>
				<port name="ADDRBWRADDR">open open open open open open open open open open open open open BRAM.inputs[53]-&gt;inputs BRAM.inputs[54]-&gt;inputs</port>
				<port name="CASDINA">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDINB">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DINADIN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DINBDIN">BRAM.inputs[151]-&gt;inputs BRAM.inputs[152]-&gt;inputs open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDINPA">open open open open</port>
				<port name="CASDINPB">open open open open</port>
				<port name="DINPADINP">open open open open</port>
				<port name="DINPBDINP">open open open open</port>
				<port name="WEA">open open open open</port>
				<port name="WEBWE">BRAM.inputs[203]-&gt;inputs open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="CASOUTDBITERR">open</port>
				<port name="CASOUTSBITERR">open</port>
				<port name="DBITERR">open</port>
				<port name="SBITERR">open</port>
				<port name="CASDOUTA">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDOUTB">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DOUTADOUT">net_873 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="DOUTBDOUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="CASDOUTPA">open open open open</port>
				<port name="CASDOUTPB">open open open open</port>
				<port name="DOUTPADOUTP">open open open open</port>
				<port name="DOUTPBDOUTP">open open open open</port>
				<port name="ECCPARITY">open open open open open open open open</port>
				<port name="RDADDRECC">open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLKARDCLK">BRAM.clocks[0]-&gt;clocks</port>
				<port name="CLKBWRCLK">BRAM.clocks[1]-&gt;clocks</port>
			</clocks>
		</block>
	</block>
	<block name="inst_3319_out" instance="IO[4]" mode="OBUF">
		<inputs>
			<port name="in">net_2791 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3319_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3319_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3319_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3320_out" instance="IO[5]" mode="OBUF">
		<inputs>
			<port name="in">net_2802 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3320_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3320_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3320_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3321_out" instance="IO[6]" mode="OBUF">
		<inputs>
			<port name="in">net_2813 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3321_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3321_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3321_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3322_out" instance="IO[7]" mode="OBUF">
		<inputs>
			<port name="in">net_2824 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3322_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3322_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3322_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3323_out" instance="IO[8]" mode="OBUF">
		<inputs>
			<port name="in">net_2835 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3323_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3323_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3323_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3324_out" instance="IO[9]" mode="OBUF">
		<inputs>
			<port name="in">net_2846 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3324_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3324_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3324_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3325_out" instance="IO[10]" mode="OBUF">
		<inputs>
			<port name="in">net_2857 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3325_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3325_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3325_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3326_out" instance="IO[11]" mode="OBUF">
		<inputs>
			<port name="in">net_2868 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3326_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3326_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3326_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3327_out" instance="IO[12]" mode="OBUF">
		<inputs>
			<port name="in">net_2879 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3327_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3327_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3327_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3328_out" instance="IO[13]" mode="OBUF">
		<inputs>
			<port name="in">net_2890 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3328_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3328_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3328_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3329_out" instance="IO[14]" mode="OBUF">
		<inputs>
			<port name="in">net_2902 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3329_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3329_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3329_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3330_out" instance="IO[15]" mode="OBUF">
		<inputs>
			<port name="in">net_2913 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3330_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3330_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3330_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3331_out" instance="IO[16]" mode="OBUF">
		<inputs>
			<port name="in">net_2924 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3331_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3331_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3331_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3332_out" instance="IO[17]" mode="OBUF">
		<inputs>
			<port name="in">net_2935 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3332_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3332_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3332_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3333_out" instance="IO[18]" mode="OBUF">
		<inputs>
			<port name="in">net_2946 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3333_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3333_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3333_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3334_out" instance="IO[19]" mode="OBUF">
		<inputs>
			<port name="in">net_2957 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3334_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3334_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3334_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3335_out" instance="IO[20]" mode="OBUF">
		<inputs>
			<port name="in">net_2968 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3335_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3335_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3335_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3336_out" instance="IO[21]" mode="OBUF">
		<inputs>
			<port name="in">net_2979 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3336_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3336_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3336_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3337_out" instance="IO[22]" mode="OBUF">
		<inputs>
			<port name="in">net_2990 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3337_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3337_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3337_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_3338_out" instance="IO[23]" mode="OBUF">
		<inputs>
			<port name="in">net_3001 open</port>
		</inputs>
		<outputs>
			<port name="out">open</port>
		</outputs>
		<clocks />
		<block name="out:inst_3338_out" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">OBUF[0].O[0]-&gt;output</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
		<block name="inst_3338_out" instance="OBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">inst_3338_out</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1269_in" instance="IO[24]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1269_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1269_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1270_in" instance="IO[25]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1270_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1270_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1271_in" instance="IO[26]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1271_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1271_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_3" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1272_in" instance="IO[27]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1272_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1272_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_114" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_114</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1273_in" instance="IO[28]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1273_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1273_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_225" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_225</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1274_in" instance="IO[29]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1274_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1274_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_336" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_336</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1275_in" instance="IO[30]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1275_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1275_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_447" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_447</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1276_in" instance="IO[31]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1276_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1276_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_558" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_558</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1277_in" instance="IO[32]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1277_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1277_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_669" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_669</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1278_in" instance="IO[33]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1278_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1278_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_780" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_780</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1279_in" instance="IO[34]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1279_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1279_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_891" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_891</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1280_in" instance="IO[35]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1280_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1280_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1002" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1002</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1281_in" instance="IO[36]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1281_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1281_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1113" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1113</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1282_in" instance="IO[37]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1282_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1282_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1114" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1114</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1283_in" instance="IO[38]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1283_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1283_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1225" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1225</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1284_in" instance="IO[39]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1284_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1284_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1336" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1336</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1285_in" instance="IO[40]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1285_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1285_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1447" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1447</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1286_in" instance="IO[41]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1286_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1286_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1558" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1558</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1287_in" instance="IO[42]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1287_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1287_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1669" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1669</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1288_in" instance="IO[43]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1288_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1288_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1780" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1780</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1289_in" instance="IO[44]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1289_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1289_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_1891" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_1891</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1290_in" instance="IO[45]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1290_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1290_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2002" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2002</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1291_in" instance="IO[46]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1291_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1291_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2113" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2113</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1292_in" instance="IO[47]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1292_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1292_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2224" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2224</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1293_in" instance="IO[48]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1293_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1293_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2225" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2225</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1294_in" instance="IO[49]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1294_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1294_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2336" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2336</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1295_in" instance="IO[50]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1295_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1295_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2447" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2447</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1296_in" instance="IO[51]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1296_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1296_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2558" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2558</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1297_in" instance="IO[52]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1297_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1297_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2613" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2613</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1298_in" instance="IO[53]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1298_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1298_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2624" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2624</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1299_in" instance="IO[54]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1299_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1299_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2635" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2635</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1300_in" instance="IO[55]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1300_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1300_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2646" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2646</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1301_in" instance="IO[56]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1301_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1301_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2657" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2657</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1302_in" instance="IO[57]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1302_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1302_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2668" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2668</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1303_in" instance="IO[58]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1303_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1303_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2679" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2679</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1304_in" instance="IO[59]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1304_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1304_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2680" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2680</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1305_in" instance="IO[60]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1305_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1305_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2691" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2691</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1306_in" instance="IO[61]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1306_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1306_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2702" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2702</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1307_in" instance="IO[62]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1307_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1307_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2713" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2713</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1308_in" instance="IO[63]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1308_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1308_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2724" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2724</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1309_in" instance="IO[64]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1309_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1309_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2735" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2735</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1310_in" instance="IO[65]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1310_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1310_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2746" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2746</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1311_in" instance="IO[66]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1311_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1311_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2757" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2757</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1312_in" instance="IO[67]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1312_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1312_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2768" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2768</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1313_in" instance="IO[68]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1313_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1313_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2779" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2779</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1314_in" instance="IO[69]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1314_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1314_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2790" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2790</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1315_in" instance="IO[70]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1315_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1315_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_2901" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_2901</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1316_in" instance="IO[71]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1316_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1316_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_3012" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_3012</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1317_in" instance="IO[72]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1317_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1317_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_3123" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_3123</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="inst_1318_in" instance="IO[73]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_1318_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_1318_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="net_3234" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">net_3234</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="net_1281" instance="CLB[74]" mode="default">
		<inputs>
			<port name="LUTA">net_1303 net_3112 net_459 open open open</port>
			<port name="LUTB">net_1370 net_1348 net_1226 open open open</port>
			<port name="LUTC">net_1303 net_558 open open open open</port>
			<port name="LUTD">net_1403 net_1337 net_1102 net_1203 open open</port>
			<port name="LUTE">net_658 net_903 open open open open</port>
			<port name="LUTF">net_1292 net_1237 net_3112 net_459 open open</port>
			<port name="LUTG">net_148 net_1181 net_470 net_1003 open open</port>
			<port name="LUTH">net_1214 net_459 net_1259 net_3112 net_1237 net_1248</port>
			<port name="I">net_1270 net_1237 net_1192 net_1976 net_2528 net_574 net_1816 open</port>
			<port name="X">net_1337 net_1805 net_1887 net_1424 net_1909 net_1452 net_2561 net_1846</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_292 net_303 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1226" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1226" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1226" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1226</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1846" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1846" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1846" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1846</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1203" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1203" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1203" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1203</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1816" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1816" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1816" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1816</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1337" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1337" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1337" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1337</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1270" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1270" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1270" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1270</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1248" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1214" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1214" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1214</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1248" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1248" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1248</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1281" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1281" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1281</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1403" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1403" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1403</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1259" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1259" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1259</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3112" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">open</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3112" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">open</port>
				</inputs>
				<outputs>
					<port name="Q">net_3112</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1292" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1292" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1292</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_148" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_148" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_148</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1181" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1181" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1181</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1383" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1383" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1383</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_903" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_903" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_903</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_658" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_658" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_658</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1424" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1424" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1424</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1330" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1330" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1330</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1362" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1362" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1362</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1454" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1454" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1454</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_237" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_237" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_237</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_370" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_370" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_370</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1303" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1303" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1303</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1681" instance="CLB[75]" mode="default">
		<inputs>
			<port name="LUTA">net_1725 net_1658 net_1681 net_2824 open open</port>
			<port name="LUTB">net_3158 net_281 open open open open</port>
			<port name="LUTC">net_2699 net_769 net_1025 net_3278 net_725 open</port>
			<port name="LUTD">net_1681 net_1658 net_2824 net_1592 net_1447 net_1625</port>
			<port name="LUTE">net_1658 net_2824 net_1592 net_1625 net_1681 net_1447</port>
			<port name="LUTF">net_1058 net_936 net_3068 net_4 net_558 net_2224</port>
			<port name="LUTG">net_1658 net_2824 net_1681 open open open</port>
			<port name="LUTH">net_514 net_1114 net_3046 net_2968 net_2635 net_2679</port>
			<port name="I">net_281 net_1790 net_1992 open net_2699 net_704 net_1979 net_1786</port>
			<port name="X">open net_1791 net_1953 open net_1957 net_769 net_1102 net_1658</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_403 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1815" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1815" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1815" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1815</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3144" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3144" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3144" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3144</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3215" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3215" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3215" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3215</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1791" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1791" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1791</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1703" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1703" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1703</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1658" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1658" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1658</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1786" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1786" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1786" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1786</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1681" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1681" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1681</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_281" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_281" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_281</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3158" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3158" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3158</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_725" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_725" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_725</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_769" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_769" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_769</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_514" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_514" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_514</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1058" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1058" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1058</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_1025" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1025" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1025</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3281" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3281" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3281</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3282" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3282" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3282</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1361" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1361" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1361</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1159" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1159" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1159</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2699" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2699" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2699</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1725" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1725" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1725</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_703" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_703" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_703</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3318" instance="CLB[76]" mode="default">
		<inputs>
			<port name="LUTA">net_63 net_3343 net_39 net_60 net_3317 open</port>
			<port name="LUTB">net_3343 net_60 net_63 net_39 open open</port>
			<port name="LUTC">net_379 net_378 net_371 net_372 net_375 open</port>
			<port name="LUTD">net_359 net_2683 net_18 net_357 open open</port>
			<port name="LUTE">net_253 net_357 net_2683 net_359 open open</port>
			<port name="LUTF">net_3343 net_53 net_60 net_3317 net_63 net_148</port>
			<port name="LUTG">net_481 net_3284 net_2968 open open open</port>
			<port name="LUTH">net_82 net_86 net_79 net_75 net_84 net_85</port>
			<port name="I">net_1879 net_2172 net_2216 net_1773 net_2540 net_2598 net_1986 net_2139</port>
			<port name="X">net_2167 net_2152 net_2192 net_393 net_1420 open open net_2132</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_403 net_392 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_82" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_82" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_82" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_82</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_86" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_86" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_86" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_86</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_76" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_76" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_76</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2132" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2132" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2132" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2132</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_371" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_371" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_371" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_371</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_369" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_369" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_369</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_375" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_375" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_375" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_375</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_393" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_393" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_393</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_85" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_85" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_85</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_79" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_79" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_79" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_79</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3318" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3318" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3318</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3343" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3343" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3343</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2683" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2683" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2683</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_18" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_18" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_18</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_39" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_39" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_39</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_253" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_253" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_253</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_357" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_357" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_357</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_394" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_394" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_394</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_92" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">open</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_92" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">open</port>
				</inputs>
				<outputs>
					<port name="Q">net_92</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1395" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1395" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1395</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1420" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1420" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1420</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1456" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1456" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1456</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2968" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2968" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2968</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_60" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_60" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_60</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_53" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_53" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_53</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_112" instance="CLB[77]" mode="default">
		<inputs>
			<port name="LUTA">net_113 net_119 net_124 net_111 open open</port>
			<port name="LUTB">net_2699 net_13 net_2701 net_38 open open</port>
			<port name="LUTC">net_471 net_472 net_455 net_473 open open</port>
			<port name="LUTD">net_120 net_936 net_4 open open open</port>
			<port name="LUTE">net_112 net_123 net_121 net_118 net_122 open</port>
			<port name="LUTF">net_2701 net_2946 net_25 net_2699 net_13 net_5</port>
			<port name="LUTG">net_4 net_2946 net_120 net_936 open open</port>
			<port name="LUTH">net_4 net_120 net_936 net_2946 net_38 net_127</port>
			<port name="I">open net_1981 net_13 open net_1401 net_2523 net_1920 net_38</port>
			<port name="X">open open open open net_2148 net_2155 net_1871 net_119</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_403 net_392 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">open LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1860" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1860" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1860" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1860</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2164" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2164" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2164</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_111" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_111" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_111" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_111</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_118" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_118" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_118</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2148" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2148" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2148" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2148</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3294" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3294" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3294</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_122" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_122" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_122" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_122</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3316" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3316" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3316" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3316</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_119" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_119" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_119</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_124" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_116" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_116" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_116</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_124" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_124" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_124</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_112" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_112" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_112</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2643" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2643" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2643</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_30" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O5[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_30" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_30</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_936" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_936" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_936</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_125" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_125" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_125</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_13" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_13" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_13</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1407" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1407" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1407</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_38" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_38" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_38</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1445" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1445" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1445</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2701" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2701" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2701</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_4" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_4" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_4</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_120" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_120" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_120</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_127" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_127" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_127</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_110" instance="CLB[78]" mode="default">
		<inputs>
			<port name="LUTA">net_2714 net_11 net_245 net_892 open open</port>
			<port name="LUTB">net_2714 net_892 open open open open</port>
			<port name="LUTC">net_171 net_166 net_172 net_173 open open</port>
			<port name="LUTD">net_465 net_464 open open open open</port>
			<port name="LUTE">net_3266 net_3267 net_3222 net_3224 net_3225 open</port>
			<port name="LUTF">net_3263 net_2630 net_2723 net_2813 open open</port>
			<port name="LUTG">net_473 net_457 net_466 net_455 net_474 open</port>
			<port name="LUTH">net_2662 net_28 net_3330 net_12 net_2675 net_880</port>
			<port name="I">net_1894 net_2162 open open net_2630 net_1895 net_814 net_1926</port>
			<port name="X">net_2123 net_2200 net_1978 open net_1899 net_110 net_1774 net_2174</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_292 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_474" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_474" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_474" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_474</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_467" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_467" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_467</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_466" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_466" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_466" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_466</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2162" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2162" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2162" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2162</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_457" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_457" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_457" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_457</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1926" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1926" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1926" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1926</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3224" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3224" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3224" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3224</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2174" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2174" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2174" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2174</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_110" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_110" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_110</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_12" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_12" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_12</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_880" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_880" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_880</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_245" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_245" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_245</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_11" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_11" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_11</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2662" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2662" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2662</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_892" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_892" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_892</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3263" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3263" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3263</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_130" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_130" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_130</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2630" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2630" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2630</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3179" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3179" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3179</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_464" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_464" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_464</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_28" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_28" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_28</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2675" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2675" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2675</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2130" instance="CLB[79]" mode="default">
		<inputs>
			<port name="LUTA">net_2846 net_33 net_23 net_2658 net_59 open</port>
			<port name="LUTB">net_97 net_96 net_94 net_98 open open</port>
			<port name="LUTC">net_473 net_455 net_471 open open open</port>
			<port name="LUTD">net_2492 net_1113 net_2459 net_2436 open open</port>
			<port name="LUTE">net_96 net_94 net_97 open open open</port>
			<port name="LUTF">net_134 net_61 open open open open</port>
			<port name="LUTG">net_2846 net_135 net_23 net_33 open open</port>
			<port name="LUTH">net_97 net_98 net_96 net_94 net_2728 net_101</port>
			<port name="I">net_1776 net_1870 net_1703 net_3280 open open net_2128 open</port>
			<port name="X">net_2111 net_2168 net_1861 open net_1888 net_1159 net_1764 net_2846</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_303 net_436 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_94" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_94" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_94" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_94</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_97" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_97" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_97</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2111" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2111" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2111" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2111</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2168" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2168" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2168" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2168</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1776" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1776" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1776" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1776</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2133" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2133" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2133" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2133</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1957" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1957" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1957</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_96" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_96" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_96" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_96</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_101" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_98" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_98" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_98</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_101" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_101" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_101</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2130" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2130" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2130</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3336" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3336" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3336</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_59" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_59" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_59</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_33" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_33" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_33</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2846" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2846" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2846</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2658" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2658" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2658</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1692" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1692" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1692</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_3278" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3278" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3278</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2728" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2728" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2728</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_1137" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1137" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1137</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_3068" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3068" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3068</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_23" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_23" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_23</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_135" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_135" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_135</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_22" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_22" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_22</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1952" instance="CLB[80]" mode="default">
		<inputs>
			<port name="LUTA">net_88 net_87 open open open open</port>
			<port name="LUTB">net_76 net_3284 net_80 net_2695 net_78 open</port>
			<port name="LUTC">net_90 net_3317 open open open open</port>
			<port name="LUTD">net_3284 net_76 net_2695 net_80 open open</port>
			<port name="LUTE">net_89 net_65 net_470 net_63 open open</port>
			<port name="LUTF">net_2968 net_77 net_481 net_3284 open open</port>
			<port name="LUTG">net_2620 net_2617 open open open open</port>
			<port name="LUTH">net_3284 net_80 net_76 net_78 net_2695 net_348</port>
			<port name="I">net_470 net_2619 net_1809 open net_66 open net_2135 open</port>
			<port name="X">net_87 net_2156 net_925 net_2590 net_63 net_1890 open net_1775</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_392 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O LUT6_2[5].O6[0]-&gt;O open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_78" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_78" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_78" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_78</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2135" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2135" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2135" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2135</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_80" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_80" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_80" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_80</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_66" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_66" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_66" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_66</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_77" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_77" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_77" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_77</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2156" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2156" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2156" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2156</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2134" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2134" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2134</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1775" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1809" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1809" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1809</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1775" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1775" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1775</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1952" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1952" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1952</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_88" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_88" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_88</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_87" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_87" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_87</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_6" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_6" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_6</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2620" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2620" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2620</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2547" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2547" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2547</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_803" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_803" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_803</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1427" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1427" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1427</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_90" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_90" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_90</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_65" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_65" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_65</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_481" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_481" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_481</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_3342" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3342" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3342</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_348" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_348" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_348</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_325" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_325" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_325</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_123" instance="CLB[81]" mode="default">
		<inputs>
			<port name="LUTA">net_2701 net_25 net_2699 net_70 open open</port>
			<port name="LUTB">net_2613 net_1003 net_3235 open open open</port>
			<port name="LUTC">net_193 net_194 open open open open</port>
			<port name="LUTD">net_3072 net_3075 net_3071 net_3069 open open</port>
			<port name="LUTE">net_258 net_3313 net_2725 net_351 net_3333 open</port>
			<port name="LUTF">net_2795 net_2815 net_2638 net_2799 net_126 net_2684</port>
			<port name="LUTG">net_1069 net_514 net_1603 net_1114 open open</port>
			<port name="LUTH">net_25 net_13 net_38 net_70 net_2701 net_2699</port>
			<port name="I">net_2019 open open open net_2118 net_2537 net_2020 net_1802</port>
			<port name="X">net_1855 net_2042 open open net_3072 net_2059 net_2833 net_1813</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_392 net_292 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_113" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_113" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_113" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_113</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1069" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1069" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1069" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1069</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1855" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1855" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1855" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1855</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2019" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2019" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2019" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2019</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2059" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2059" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2059</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2684" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2684" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2684" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2684</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2833" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2833" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2833</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1802" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1813" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1813" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1813</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1802" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1802" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1802</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_123" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_123" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_123</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2638" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2638" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2638</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2815" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2815" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2815</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2799" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2799" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2799</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_3075" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3075" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3075</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3333" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3333" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3333</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2917" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2917" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2917</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1433" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1433" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1433</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2840" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2840" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2840</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2795" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2795" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2795</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_126" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_126" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_126</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_70" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_70" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_70</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1862" instance="CLB[82]" mode="default">
		<inputs>
			<port name="LUTA">net_2700 net_414 net_2946 net_46 open open</port>
			<port name="LUTB">net_2846 net_33 net_2658 net_61 net_100 open</port>
			<port name="LUTC">net_131 net_2664 net_2728 open open open</port>
			<port name="LUTD">net_102 net_133 net_95 open open open</port>
			<port name="LUTE">net_46 net_2700 net_2946 net_414 net_614 open</port>
			<port name="LUTF">net_133 net_95 net_102 net_2846 net_61 net_99</port>
			<port name="LUTG">net_2664 net_2728 net_614 open open open</port>
			<port name="LUTH">net_95 net_99 net_2846 net_133 net_102 net_61</port>
			<port name="I">net_1886 open open open net_1793 net_2606 net_2664 open</port>
			<port name="X">net_2171 open open open open open open net_132</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_392 net_392 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_95" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_95" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_95" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_95</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_104" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_104" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_104</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_132" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_132" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_132" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_132</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_100" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_100" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_100" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_100</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1886" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1886" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1886" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1886</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1884" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1884" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1884</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_102" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_102" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_102" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_102</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2118" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2118" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2118</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_99" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_99" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_99" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_99</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1862" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1862" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1862</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_61" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_61" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_61</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2625" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2625" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2625</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2946" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2946" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2946</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1472" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1472" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1472</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_131" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_131" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_131</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_133" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_133" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_133</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2708" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2708" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2708</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2214" instance="CLB[83]" mode="default">
		<inputs>
			<port name="LUTA">net_407 net_405 net_410 open open open</port>
			<port name="LUTB">net_360 net_345 net_344 net_346 net_338 open</port>
			<port name="LUTC">net_498 net_501 net_504 net_499 open open</port>
			<port name="LUTD">net_524 net_526 net_520 open open open</port>
			<port name="LUTE">net_30 net_382 net_335 net_803 open open</port>
			<port name="LUTF">net_803 net_354 net_4 net_3307 open open</port>
			<port name="LUTG">net_345 net_344 net_346 net_360 open open</port>
			<port name="LUTH">net_394 net_258 net_3333 net_366 net_393 net_376</port>
			<port name="I">net_2217 net_2196 open open net_380 net_497 net_2221 open</port>
			<port name="X">open net_2236 net_377 open open open open net_2233</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_436 net_403 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">open LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2220" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2220" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2220" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2220</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_524" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_524" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_524" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_524</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2217" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2217" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2217" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2217</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2221" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2221" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2221" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2221</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2236" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2236" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2236</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_376" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_376" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_376" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_376</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_386" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_386" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_386</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_380" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_380" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_380" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_380</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_377" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_377" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_377</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_526" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_523" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_523" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_523</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_526" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_526" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_526</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2214" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2214" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2214</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_360" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_360" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_360</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_346" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_346" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_346</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_354" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_354" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_354</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_258" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_258" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_258</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_391" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_391" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_391</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_382" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_382" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_382</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_498" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_498" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_498</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_335" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_335" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_335</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_345" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_345" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_345</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_344" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_344" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_344</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_407" instance="CLB[84]" mode="default">
		<inputs>
			<port name="LUTA">net_2857 net_243 net_581 net_251 open open</port>
			<port name="LUTB">net_393 net_376 net_366 net_258 open open</port>
			<port name="LUTC">net_326 net_327 net_324 net_319 open open</port>
			<port name="LUTD">net_334 net_332 net_3342 open open open</port>
			<port name="LUTE">net_318 net_332 net_316 open open open</port>
			<port name="LUTF">net_2879 net_252 net_312 net_3339 net_31 open</port>
			<port name="LUTG">net_3233 net_3236 net_3232 net_3239 open open</port>
			<port name="LUTH">net_3302 net_254 net_359 net_246 net_2742 net_2659</port>
			<port name="I">net_332 net_2879 net_1984 open net_1831 net_315 net_2154 net_1877</port>
			<port name="X">net_2212 net_331 net_318 net_2159 open open open net_2190</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2190" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2190" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2190" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2190</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2159" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2159" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2159</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_251" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_251" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_251" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_251</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2212" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2212" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2212" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2212</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_319" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_319" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_319" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_319</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_331" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_331" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_331" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_331</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_316" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_316" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_316" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_316</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1877" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1877" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1877" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1877</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_407" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_407" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_407</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_246" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_246" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_246</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_334" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_334" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_334</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_332" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_332" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_332</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_312" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_312" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_312</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_333" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_333" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_333</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2742" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2742" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2742</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_24" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_24" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_24</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2879" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2879" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2879</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_318" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_318" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_318</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_31" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_31" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_31</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_254" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_254" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_254</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2659" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2659" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2659</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_399" instance="CLB[85]" mode="default">
		<inputs>
			<port name="LUTA">net_401 net_2723 net_2730 net_400 open open</port>
			<port name="LUTB">net_3111 net_3108 net_3110 open open open</port>
			<port name="LUTC">net_2776 net_3116 open open open open</port>
			<port name="LUTD">net_3116 net_270 net_2640 net_2776 open open</port>
			<port name="LUTE">net_3116 net_2640 open open open open</port>
			<port name="LUTF">net_3108 net_3113 net_3109 net_3111 open open</port>
			<port name="LUTG">net_398 net_399 open open open open</port>
			<port name="LUTH">net_2723 net_3340 net_45 net_2730 net_228 net_636</port>
			<port name="I">net_2005 net_2133 open open net_1902 net_2194 net_1987 net_2730</port>
			<port name="X">net_2776 open open open open open open net_2723</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_403 net_403 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_398" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_398" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_398" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_398</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1987" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1987" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1987" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1987</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3110" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3110" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3110" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3110</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3108" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3108" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3108" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3108</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3103" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3103" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3103</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3113" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3113" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3113" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3113</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2716" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2716" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2716" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2716</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2042" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2042" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2042</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3327" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3327" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3327" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3327</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_399" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_399" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_399</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3116" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3116" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3116</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2776" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2776" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2776</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_45" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_45" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_45</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2640" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2640" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2640</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_228" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_228" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_228</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2723" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2723" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2723</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_401" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_401" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_401</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_400" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_400" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_400</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_362" instance="CLB[86]" mode="default">
		<inputs>
			<port name="LUTA">net_24 net_903 net_10 net_559 open open</port>
			<port name="LUTB">net_559 net_24 net_903 net_10 net_2711 open</port>
			<port name="LUTC">net_2686 net_24 net_958 net_2711 open open</port>
			<port name="LUTD">net_485 net_14 net_489 net_491 net_488 net_349</port>
			<port name="LUTE">net_151 net_147 net_149 net_150 net_142 net_145</port>
			<port name="LUTF">net_142 net_145 net_147 net_151 net_149 net_150</port>
			<port name="LUTG">net_362 net_361 open open open open</port>
			<port name="LUTH">net_45 net_2723 net_2730 net_636 net_228 net_3340</port>
			<port name="I">net_1795 net_1872 net_1864 open net_2548 net_2579 net_1951 net_2127</port>
			<port name="X">net_2157 net_1827 net_1857 net_1335 net_2106 net_2238 open net_2105</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_403 net_292 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_150" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_150" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_150" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_150</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_136" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_136" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_136</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_149" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_149" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_149" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_149</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_142" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_142" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_142" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_142</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_144" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_144" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_144</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2157" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2157" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2157</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1951" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1951" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1951</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2105" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2105" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2105</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2127" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2127" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2127" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2127</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_362" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_362" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_362</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_10" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_10" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_10</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_559" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_559" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_559</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_636" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_636" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_636</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2711" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2711" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2711</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2730" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2730" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2730</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_958" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_958" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_958</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1334" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1334" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1334</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_14" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_14" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_14</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1421" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1421" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1421</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_349" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_349" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_349</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1412" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1412" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1412</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_947" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_947" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_947</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3340" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3340" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3340</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_55" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_55" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_55</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2128" instance="CLB[87]" mode="default">
		<inputs>
			<port name="LUTA">net_412 net_246 net_3302 net_359 open open</port>
			<port name="LUTB">net_414 net_2790 net_2968 open open open</port>
			<port name="LUTC">net_792 net_181 net_2896 net_3090 net_2895 net_3067</port>
			<port name="LUTD">net_2025 net_2091 net_1980 net_1991 net_2014 net_2147</port>
			<port name="LUTE">net_3054 net_3081 net_3082 net_3078 net_3055 net_3056</port>
			<port name="LUTF">net_2147 net_1980 net_1991 net_2025 net_2014 net_2091</port>
			<port name="LUTG">net_2710 net_359 net_260 net_2742 net_836 open</port>
			<port name="LUTH">net_246 net_359 net_412 net_3302 net_32 net_2742</port>
			<port name="I">net_1834 net_3061 net_2173 net_1779 net_2543 net_1520 net_397 net_1785</port>
			<port name="X">net_1859 net_2052 net_2649 open net_1411 net_1901 net_1546 net_2208</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_436 net_303 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2208" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2208" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2208" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2208</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_397" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_397" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_397</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2014" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2014" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2014" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2014</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1991" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1991" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1991</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3055" instance="LUT6_2[2]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">CLB.LUTC[5]-&gt;LUTC</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3055" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3055</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1834" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1834" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1834</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1859" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1859" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1859</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1785" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1785" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1785</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_412" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_412" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_412" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_412</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2128" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2128" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2128</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2710" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2710" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2710</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_792" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_792" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_792</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2895" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2895" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2895</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3067" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3067" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3067</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_68" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_68" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_68</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_32" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_32" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_32</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_359" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_359" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_359</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1289" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1289" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1289</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1234" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1234" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1234</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2649" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2649" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2649</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1537" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1537" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1537</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1548" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1548" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1548</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_396" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_396" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_396</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_221" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_221" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_221</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_836" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_836" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_836</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_366" instance="CLB[88]" mode="default">
		<inputs>
			<port name="LUTA">net_2706 net_247 net_3112 open open open</port>
			<port name="LUTB">net_221 net_279 net_2706 net_247 open open</port>
			<port name="LUTC">net_2706 net_3112 net_247 net_221 net_279 open</port>
			<port name="LUTD">net_247 net_279 net_3112 net_3319 net_2706 open</port>
			<port name="LUTE">net_276 net_277 net_274 net_275 open open</port>
			<port name="LUTF">net_2747 net_3112 net_3319 net_241 net_3338 open</port>
			<port name="LUTG">net_258 net_366 net_3333 net_394 open open</port>
			<port name="LUTH">net_228 net_2730 net_45 net_2723 net_636 net_3340</port>
			<port name="I">net_2166 net_2594 open open net_2599 net_2538 net_2582 net_2186</port>
			<port name="X">open net_3319 open open net_2587 net_2607 net_1411 net_2201</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_392 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_280" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_280" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_280" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_280</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_278" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_278" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_278</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_272" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_272" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_272" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_272</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_274" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_274" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_274" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_274</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_276" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_276" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_276" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_276</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2166" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2166" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2166" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2166</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_275" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_275" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_275" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_275</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2186" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2201" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2201" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2201</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2186" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2186" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2186</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_366" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_366" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_366</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_279" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_279" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_279</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3337" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3337" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3337</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_282" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_282" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_282</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1411" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1411" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1411</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_1437" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1437" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1437</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1458" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1458" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1458</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1471" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1471" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1471</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1239" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1239" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1239</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1290" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1290" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1290</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1426" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1426" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1426</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_252" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_252" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_252</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_247" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_247" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_247</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_339" instance="CLB[89]" mode="default">
		<inputs>
			<port name="LUTA">net_405 net_407 net_410 net_398 net_408 open</port>
			<port name="LUTB">net_521 net_527 net_517 open open open</port>
			<port name="LUTC">net_342 net_530 net_352 open open open</port>
			<port name="LUTD">net_527 net_517 net_521 net_516 open open</port>
			<port name="LUTE">net_342 net_530 net_356 net_352 open open</port>
			<port name="LUTF">net_520 net_526 net_523 net_338 net_517 net_518</port>
			<port name="LUTG">net_529 net_355 net_339 open open open</port>
			<port name="LUTH">net_2730 net_2723 net_636 net_228 net_45 net_3340</port>
			<port name="I">net_517 open open open open open net_2593 open</port>
			<port name="X">net_2219 net_2229 net_405 net_1799 open open open net_2223</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_303 net_403 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2223" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2223" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2223" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2223</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2238" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2238" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2238" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2238</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2232" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2232" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2232</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_517" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_517" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_517" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_517</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2222" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2222" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2222" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2222</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_516" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_516" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_516" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_516</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_522" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_522" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_522</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2219" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2219" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2219</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_518" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_521" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_521" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_521</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_518" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_518" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_518</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_339" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_339" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_339</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_347" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_347" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_347</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_527" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_527" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_527</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_356" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_356" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_356</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="net_417" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_417" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_417</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_270" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_270" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_270</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_1432" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1432" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1432</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_355" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_355" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_355</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_529" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_529" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_529</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1854" instance="CLB[90]" mode="default">
		<inputs>
			<port name="LUTA">net_410 net_406 net_409 net_411 open open</port>
			<port name="LUTB">net_2742 net_359 net_254 net_32 open open</port>
			<port name="LUTC">net_409 net_407 net_410 net_405 open open</port>
			<port name="LUTD">net_409 net_405 net_408 net_410 net_407 open</port>
			<port name="LUTE">net_2 net_415 net_260 net_257 open open</port>
			<port name="LUTF">net_2 net_257 net_260 net_415 open open</port>
			<port name="LUTG">net_32 net_359 open open open open</port>
			<port name="LUTH">net_410 net_405 net_408 net_409 net_407 net_406</port>
			<port name="I">net_2207 net_3 open open net_1621 net_1750 net_1599 open</port>
			<port name="X">net_2183 net_415 net_2180 open net_539 net_3 net_2259 net_2185</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_303 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3287" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3287" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3287" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3287</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_411" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_411" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_411" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_411</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_409" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_409" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_409</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2185" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2185" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2185" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2185</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2183" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2183" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2183" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2183</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_410" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_410" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_410" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_410</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_402" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_402" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_402</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_405" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_405" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_405" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_405</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_406" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_406" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_406" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_406</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1854" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1854" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1854</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_229" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_229" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_229</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_257" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_257" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_257</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_416" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_416" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_416</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2180" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2180" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2180</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2191" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2191" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2191</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_1719" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1719" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1719</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1620" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1620" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1620</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1588" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1588" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1588</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1756" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1756" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1756</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2603" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2603" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2603</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1604" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1604" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1604</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_241" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_241" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_241</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2736" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2736" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2736</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_255" instance="CLB[91]" mode="default">
		<inputs>
			<port name="LUTA">net_396 net_418 net_3291 net_222 net_18 open</port>
			<port name="LUTB">net_258 net_3291 net_418 net_396 open open</port>
			<port name="LUTC">net_190 net_187 open open open open</port>
			<port name="LUTD">net_2617 net_2620 net_2618 net_2621 open open</port>
			<port name="LUTE">net_226 net_670 net_353 net_6 net_44 net_363</port>
			<port name="LUTF">net_258 net_396 net_3291 net_418 net_222 net_18</port>
			<port name="LUTG">net_329 net_327 net_263 open open open</port>
			<port name="LUTH">net_222 net_396 net_258 net_18 net_418 net_3291</port>
			<port name="I">net_1810 net_365 net_1896 net_2531 net_171 open net_2120 net_222</port>
			<port name="X">net_327 net_2614 net_464 net_2600 net_2230 net_3267 open net_2197</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_403 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_365" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_365" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_365" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_365</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_25" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_25" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_25" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_25</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_363" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_363" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_363</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2120" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2120" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2120" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2120</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1810" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1810" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1810" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1810</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2123" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2123" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2123</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_364" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_364" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_364</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2197" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2197" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2197" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2197</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_255" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_255" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_255</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_329" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_329" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_329</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_670" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_670" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_670</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2621" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2621" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2621</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_429" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_429" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_429</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_465" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_465" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_465</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2714" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2714" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2714</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1463" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1463" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1463</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1252" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1252" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1252</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_353" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_353" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_353</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_177" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_177" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_177</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3277" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3277" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3277</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_44" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_44" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_44</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_222" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_222" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_222</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_418" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_418" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_418</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2151" instance="CLB[92]" mode="default">
		<inputs>
			<port name="LUTA">net_3181 net_3183 net_3182 net_3185 net_3184 open</port>
			<port name="LUTB">net_1370 net_1392 open open open open</port>
			<port name="LUTC">net_1359 net_1325 net_1348 open open open</port>
			<port name="LUTD">net_958 net_2711 net_2686 net_24 net_536 open</port>
			<port name="LUTE">net_144 net_146 open open open open</port>
			<port name="LUTF">net_958 net_2686 net_2711 net_24 net_536 net_27</port>
			<port name="LUTG">net_27 net_2711 net_958 net_24 net_2686 open</port>
			<port name="LUTH">net_366 net_393 net_3313 net_3333 net_376 net_351</port>
			<port name="I">net_2121 net_2228 net_2715 open open open net_1821 open</port>
			<port name="X">net_1381 net_1777 net_1863 net_1878 net_1910 net_1537 net_1605 net_1918</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_292 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1918" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1918" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1918" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1918</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1821" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1821" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1821" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1821</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1381" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1381" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1381" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1381</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_146" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_146" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_146" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_146</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2121" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2121" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2121" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2121</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_147" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_147" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_147</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_140" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_140" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_140" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_140</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2151" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2151" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2151</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1392" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1392" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1392</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_17" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_17" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_17</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_980" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_980" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_980</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_351" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_351" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_351</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2722" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2722" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2722</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3137" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3137" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3137</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2660" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2660" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2660</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_2715" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2715" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2715</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_1538" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1538" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1538</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_1606" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1606" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1606</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_536" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_536" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_536</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2686" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2686" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2686</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_27" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_27" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_27</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_292" instance="CLB[93]" mode="default">
		<inputs>
			<port name="LUTA">net_2113 net_2857 net_1336 net_470 open open</port>
			<port name="LUTB">net_1714 net_2668 net_1636 net_1114 open open</port>
			<port name="LUTC">net_1714 net_1114 net_2668 open open open</port>
			<port name="LUTD">net_1448 net_1115 net_1470 net_1080 open open</port>
			<port name="LUTE">net_1137 net_1080 net_1115 net_1448 net_2890 net_1470</port>
			<port name="LUTF">net_1736 net_2113 net_1336 net_470 net_3124 net_2857</port>
			<port name="LUTG">net_1736 net_2113 net_1336 net_470 open open</port>
			<port name="LUTH">net_1636 net_2668 net_1114 net_1069 net_514 net_1603</port>
			<port name="I">net_2326 net_2573 net_2601 net_1897 net_1865 net_1905 net_1788 net_2113</port>
			<port name="X">net_459 net_1873 net_2530 net_2568 open open open net_2668</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_436 net_392 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1603" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1603" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1603" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1603</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1790" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1790" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1790" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1790</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1080" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1080" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1080" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1080</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_403" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_403" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_403" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_403</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1788" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1788" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1788</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1625" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1625" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1625</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1636" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1636" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1636" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1636</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_292" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_292" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_292</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_470" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_470" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_470</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2857" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2857" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2857</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_459" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_459" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_459</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1429" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1429" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1429</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1441" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1441" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1441</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1457" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1457" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1457</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1255" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1255" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1255</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2631" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2631" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2631</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_2729" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2729" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2729</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_925" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_925" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_925</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_3090" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3090" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3090</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1714" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1714" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1714</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1736" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1736" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1736</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1953" instance="CLB[94]" mode="default">
		<inputs>
			<port name="LUTA">net_170 net_47 open open open open</port>
			<port name="LUTB">net_47 net_21 net_170 net_2709 open open</port>
			<port name="LUTC">net_3283 net_3282 net_769 net_2699 open open</port>
			<port name="LUTD">net_199 net_170 net_21 net_47 open open</port>
			<port name="LUTE">net_513 net_501 net_504 net_498 open open</port>
			<port name="LUTF">net_2611 net_2612 net_2610 open open open</port>
			<port name="LUTG">net_185 net_2703 net_3334 net_179 open open</port>
			<port name="LUTH">net_2703 net_179 net_3334 net_185 net_182 net_3293</port>
			<port name="I">net_2149 net_2109 open open net_1845 open net_501 net_3293</port>
			<port name="X">net_2699 net_1982 net_2703 net_1912 net_170 open open net_1782</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_403 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O LUT6_2[5].O6[0]-&gt;O open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_179" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_179" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_179" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_179</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_182" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_182" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_182" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_182</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2709" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2709" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2709" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2709</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3280" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3280" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3280</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_188" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_188" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_188" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_188</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2109" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2109" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2109" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2109</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1845" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1845" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1845" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1845</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1777" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1777" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1777</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_180" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3300" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3300" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3300</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_180" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_180" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_180</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1953" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1953" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1953</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3283" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3283" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3283</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_21" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_21" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_21</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2703" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2703" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2703</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_47" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_47" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_47</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2856" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2856" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2856</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_2626" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2626" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2626</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_199" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_199" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_199</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3334" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3334" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3334</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_513" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_513" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_513</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_170" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">open</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_170" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">open</port>
				</inputs>
				<outputs>
					<port name="Q">net_170</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_185" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_185" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_185</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3321" instance="CLB[95]" mode="default">
		<inputs>
			<port name="LUTA">net_3014 net_3016 net_3011 net_3006 net_3010 open</port>
			<port name="LUTB">net_3016 net_3014 open open open open</port>
			<port name="LUTC">net_3257 net_2929 net_2937 net_825 open open</port>
			<port name="LUTD">net_2937 net_2929 net_825 net_2664 open open</port>
			<port name="LUTE">net_3152 net_3153 net_3154 net_3150 open open</port>
			<port name="LUTF">net_3014 net_3016 net_3011 net_3010 net_3006 net_3007</port>
			<port name="LUTG">net_2637 net_925 net_204 net_207 open open</port>
			<port name="LUTH">net_205 net_210 net_206 net_48 net_211 net_208</port>
			<port name="I">net_1940 net_3014 net_825 net_3257 open open net_2053 net_1868</port>
			<port name="X">net_2050 net_1989 open open net_1794 net_1972 net_1612 net_3010</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_303 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1868" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1868" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1868" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1868</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2696" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2696" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2696" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2696</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3010" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3010" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3010" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3010</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3014" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3014" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3014</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3007" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3007" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3007" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3007</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3008" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3008" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3008</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2050" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2050" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2050" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2050</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3312" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3312" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3312</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_208" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1972" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1972" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1972</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_208" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_208" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_208</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3321" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3321" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3321</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2929" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2929" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2929</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_825" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_825" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_825</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2664" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2664" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2664</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3015" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3015" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3015</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_2058" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2058" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2058</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_69" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_69" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_69</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3257" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3257" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3257</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_2673" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2673" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2673</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_1622" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1622" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1622</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2937" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2937" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2937</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3016" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3016" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3016</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2637" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2637" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2637</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1900" instance="CLB[96]" mode="default">
		<inputs>
			<port name="LUTA">net_991 net_2894 open open open open</port>
			<port name="LUTB">net_2977 net_2926 net_2976 open open open</port>
			<port name="LUTC">net_3152 net_3153 net_3154 net_3150 open open</port>
			<port name="LUTD">net_3137 net_2715 open open open open</port>
			<port name="LUTE">net_3129 net_3127 net_3132 net_3142 net_3134 net_3126</port>
			<port name="LUTF">net_2922 net_2650 net_2940 net_2974 net_2984 net_2973</port>
			<port name="LUTG">net_2926 net_2666 net_2975 net_2911 net_2900 open</port>
			<port name="LUTH">net_178 net_190 net_180 net_187 net_47 net_183</port>
			<port name="I">net_2926 net_2098 net_2097 open open open net_2030 open</port>
			<port name="X">net_2926 net_2051 net_2940 open net_1529 net_2924 net_1706 net_2666</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_436 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2984" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2984" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2984" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2984</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2973" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2973" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2973" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2973</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2051" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2051" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2051" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2051</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3126" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3126" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3126" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3126</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2098" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2098" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2098</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2030" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2030" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2030</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2974" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2974" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2974" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2974</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1900" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1900" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1900</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2977" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2977" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2977</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2976" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2976" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2976</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2911" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2911" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2911</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2940" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2940" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2940</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3004" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3004" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3004</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2900" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2900" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2900</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_1540" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1540" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1540</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_1609" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1609" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1609</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_1710" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1710" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1710</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2782" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2782" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2782</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2975" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2975" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2975</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2666" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2666" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2666</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2154" instance="CLB[97]" mode="default">
		<inputs>
			<port name="LUTA">net_2676 net_525 net_137 net_115 net_209 open</port>
			<port name="LUTB">net_137 net_2676 net_525 net_115 open open</port>
			<port name="LUTC">net_925 net_204 net_207 net_2637 net_2669 open</port>
			<port name="LUTD">net_115 net_2676 net_137 net_525 net_2674 open</port>
			<port name="LUTE">net_780 net_3223 net_2036 net_1914 net_92 open</port>
			<port name="LUTF">net_3255 net_3259 net_3248 net_3254 net_3253 open</port>
			<port name="LUTG">net_3337 net_2669 open open open open</port>
			<port name="LUTH">net_925 net_2669 net_207 net_204 net_2637 net_3337</port>
			<port name="I">net_1875 net_3258 open open net_1579 net_1548 net_1627 net_1933</port>
			<port name="X">net_1874 net_1822 net_1783 open open open open net_2138</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1902" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1902" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1902" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1902</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_207" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_207" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_207" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_207</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_202" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_202" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_202</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2138" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2138" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2138" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2138</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_204" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_204" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_204" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_204</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1822" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1822" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1822" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1822</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1875" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1875" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1875" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1875</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_209" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_209" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_209" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_209</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2154" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2154" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2154</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2676" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2676" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2676</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2674" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2674" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2674</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_525" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_525" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_525</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3259" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3259" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3259</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3223" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3223" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3223</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_1590" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1590" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1590</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1549" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1549" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1549</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_1727" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1727" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1727</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_19" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_19" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_19</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2669" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2669" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2669</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_277" instance="CLB[98]" mode="default">
		<inputs>
			<port name="LUTA">net_41 net_232 net_2748 net_340 net_240 open</port>
			<port name="LUTB">net_2781 net_991 net_2894 net_2932 open open</port>
			<port name="LUTC">net_3027 net_2894 net_991 net_2781 open open</port>
			<port name="LUTD">net_781 net_2933 net_2939 net_2922 open open</port>
			<port name="LUTE">net_3020 net_3022 net_3021 net_3023 net_3019 net_3025</port>
			<port name="LUTF">net_3025 net_3021 net_3019 net_3020 net_3023 net_3022</port>
			<port name="LUTG">net_283 net_278 net_277 net_274 open open</port>
			<port name="LUTH">net_3319 net_2747 net_247 net_2706 net_3112 net_279</port>
			<port name="I">net_2061 net_2038 open open net_2085 open net_2100 net_278</port>
			<port name="X">net_1916 net_2068 net_2218 open open open open net_2189</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_422" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_422" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_422" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_422</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3019" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3019" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3019" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3019</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3022" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3022" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3022</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3023" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3023" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3023" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3023</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3025" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3025" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3025" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3025</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3021" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3021" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3021</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2061" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2061" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2061</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1916" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1916" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1916</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2189" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2189" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2189" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2189</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_277" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_277" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_277</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2748" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2748" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2748</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2909" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2909" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2909</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2939" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2939" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2939</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2781" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2781" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2781</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_340" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_340" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_340</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2922" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2922" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2922</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_2933" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2933" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2933</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_240" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_240" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_240</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_283" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_283" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_283</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1923" instance="CLB[99]" mode="default">
		<inputs>
			<port name="LUTA">net_3066 net_3065 net_3064 net_3053 net_3062 open</port>
			<port name="LUTB">net_2896 net_2895 net_2632 net_181 net_2936 open</port>
			<port name="LUTC">net_2895 net_2896 net_181 net_2936 open open</port>
			<port name="LUTD">net_2896 net_2632 net_2936 net_181 net_792 open</port>
			<port name="LUTE">net_2899 net_2719 net_2923 open open open</port>
			<port name="LUTF">net_2645 net_459 net_2941 net_2800 net_2904 net_2784</port>
			<port name="LUTG">net_3063 net_2731 open open open open</port>
			<port name="LUTH">net_2626 net_2722 net_758 net_658 net_2739 net_188</port>
			<port name="I">net_2101 open open open net_2906 net_1876 net_2084 open</port>
			<port name="X">open net_2064 net_1934 net_1818 net_1778 net_1904 net_1911 net_2731</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_392 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">open LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2095" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2095" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2095" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2095</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3064" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3064" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3064" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3064</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3056" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3056" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3056</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3065" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3065" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3065" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3065</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3066" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3066" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3066" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3066</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2101" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2101" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2101" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2101</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3053" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3053" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3053</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3062" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3062" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3062" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3062</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1923" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1923" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1923</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2906" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2906" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2906</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2936" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2936" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2936</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2904" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2904" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2904</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="net_2632" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2632" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2632</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_181" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_181" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_181</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_1036" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1036" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1036</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2978" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2978" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2978</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2743" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2743" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2743</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2739" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2739" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2739</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2705" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2705" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2705</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2941" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2941" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2941</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3063" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3063" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3063</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2731" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2731" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2731</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_211" instance="CLB[100]" mode="default">
		<inputs>
			<port name="LUTA">net_56 net_216 net_425 net_58 open open</port>
			<port name="LUTB">net_216 net_56 net_58 net_425 net_212 open</port>
			<port name="LUTC">net_505 net_500 net_493 open open open</port>
			<port name="LUTD">net_206 net_211 net_205 net_210 open open</port>
			<port name="LUTE">net_56 net_216 net_58 net_425 open open</port>
			<port name="LUTF">net_210 net_211 net_205 net_206 open open</port>
			<port name="LUTG">net_3269 net_3272 net_3274 net_3271 open open</port>
			<port name="LUTH">net_56 net_425 net_58 net_216 net_212 net_2720</port>
			<port name="I">net_2150 net_1560 net_1734 net_3235 net_1526 net_1928 net_1797 net_1881</port>
			<port name="X">net_215 net_2119 net_1565 net_1720 open open open net_213</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_436 net_403 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_213" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_213" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_213" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_213</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_206" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_206" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_206</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_215" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_215" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_215" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_215</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2150" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2150" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2150" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2150</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2119" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2119" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2119" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2119</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2175" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2175" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2175</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_205" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_205" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_205" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_205</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_210" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_210" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_210</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1937" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1937" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1937" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1937</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2153" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2153" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2153</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1881" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1932" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1932" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1932</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1881" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1881" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1881</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_211" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_211" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_211</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_216" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_216" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_216</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_58" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_58" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_58</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3339" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3339" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3339</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1557" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1557" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1557</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1591" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1591" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1591</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1760" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1760" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1760</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1729" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1729" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1729</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1479" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1479" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1479</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_1524" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1524" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1524</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2712" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2712" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2712</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_425" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">open</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_425" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">open</port>
				</inputs>
				<outputs>
					<port name="Q">net_425</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_212" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_212" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_212</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2720" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2720" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2720</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2196" instance="CLB[101]" mode="default">
		<inputs>
			<port name="LUTA">net_278 net_272 net_268 net_274 open open</port>
			<port name="LUTB">net_81 net_2721 net_2718 net_2733 net_2804 open</port>
			<port name="LUTC">net_439 net_437 net_434 net_230 open open</port>
			<port name="LUTD">net_2780 net_459 net_225 net_2785 open open</port>
			<port name="LUTE">net_2525 net_2448 net_2514 net_747 net_2481 open</port>
			<port name="LUTF">net_3301 net_758 net_2746 net_2713 open open</port>
			<port name="LUTG">net_282 net_3319 net_247 net_2747 open open</port>
			<port name="LUTH">net_278 net_277 net_274 net_272 net_268 net_276</port>
			<port name="I">net_1943 net_2894 net_1006 net_556 net_1190 net_1052 net_1796 net_1974</port>
			<port name="X">net_437 net_2142 net_2073 net_804 net_2046 net_2199 net_230 net_1961</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_436 net_292 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1974" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1974" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1974" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1974</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1895" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1895" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1895</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3162" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3162" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3162" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3162</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1961" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1961" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1961" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1961</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2804" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2804" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2804" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2804</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2819" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2819" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2819</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1796" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1796" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1796" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1796</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2259" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2259" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2259</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2481" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2481" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2481" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2481</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2436" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2436" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2436</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_268" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_268" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_268" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_268</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2196" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2196" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2196</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_439" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_439" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_439</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2718" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2718" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2718</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3338" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3338" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3338</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3027" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3027" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3027</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2932" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2932" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2932</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1019" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1019" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1019</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1033" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1033" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1033</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1180" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1180" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1180</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2780" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2780" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2780</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1202" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1202" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1202</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_230" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_230" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_230</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1082" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1082" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1082</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_442" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_442" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_442</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_81" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_81" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_81</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2733" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2733" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2733</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2721" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2721" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2721</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2205" instance="CLB[102]" mode="default">
		<inputs>
			<port name="LUTA">net_2706 net_34 net_220 net_2747 open open</port>
			<port name="LUTB">net_121 net_112 net_111 net_123 open open</port>
			<port name="LUTC">net_3319 net_279 net_221 net_241 open open</port>
			<port name="LUTD">net_443 net_230 net_441 open open open</port>
			<port name="LUTE">net_442 net_230 net_440 net_441 open open</port>
			<port name="LUTF">net_714 net_430 net_353 net_433 net_6 net_435</port>
			<port name="LUTG">net_271 net_274 net_284 net_273 net_272 net_269</port>
			<port name="LUTH">net_284 net_269 net_273 net_271 net_272 net_274</port>
			<port name="I">net_230 net_2448 open open net_440 net_230 net_2137 open</port>
			<port name="X">net_2211 open open open net_2117 net_2027 net_1745 net_269</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_303 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_273" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_273" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_273" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_273</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_271" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_271" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_271</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2137" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2137" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2137" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2137</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2117" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2117" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2117</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_269" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_269" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_269" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_269</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_435" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_435" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_435" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_435</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_438" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_438" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_438" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_438</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2211" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2211" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2211</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3298" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3298" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3298</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2205" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2205" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2205</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_220" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_220" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_220</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_443" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_443" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_443</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_2525" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2525" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2525</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_43" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_43" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_43</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_441" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_441" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_441</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2785" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2785" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2785</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_440" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_440" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_440</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1757" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1757" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1757</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_34" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_34" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_34</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_284" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_284" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_284</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_256" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_256" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_256</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2141" instance="CLB[103]" mode="default">
		<inputs>
			<port name="LUTA">net_347 net_244 net_358 net_45 net_35 open</port>
			<port name="LUTB">net_526 net_524 net_520 net_346 open open</port>
			<port name="LUTC">net_505 net_493 net_500 net_499 net_502 open</port>
			<port name="LUTD">net_347 net_358 net_45 net_244 net_35 net_703</port>
			<port name="LUTE">net_35 net_358 net_45 net_244 net_703 net_347</port>
			<port name="LUTF">net_493 net_504 net_501 net_500 net_499 net_506</port>
			<port name="LUTG">net_358 net_35 net_45 open open open</port>
			<port name="LUTH">net_182 net_3334 net_2703 net_179 net_3293 net_3329</port>
			<port name="I">net_505 open open open net_35 net_1533 net_2210 open</port>
			<port name="X">net_2234 open open open net_520 net_347 open net_2140</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_292 net_392 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_499" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_499" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_499" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_499</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2234" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2234" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2234" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2234</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1943" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1943" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1943" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1943</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_502" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_502" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_502</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_500" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_500" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_500</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2140" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2140" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2140</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_506" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_505" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_505" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_505</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_506" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_506" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_506</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2141" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2141" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2141</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_358" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_358" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_358</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_515" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_515" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_515</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_528" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_528" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_528</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_508" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_508" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_508</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_507" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_507" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_507</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1539" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1539" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1539</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_244" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_244" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_244</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_42" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_42" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_42</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_35" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_35" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_35</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_214" instance="CLB[104]" mode="default">
		<inputs>
			<port name="LUTA">net_1269 net_1272 net_1268 net_1271 open open</port>
			<port name="LUTB">net_1336 net_2857 net_592 net_3124 net_2702 open</port>
			<port name="LUTC">net_2679 net_3035 net_685 net_676 open open</port>
			<port name="LUTD">net_1421 net_2336 net_567 net_583 open open</port>
			<port name="LUTE">net_1421 net_583 net_2336 net_567 net_588 net_655</port>
			<port name="LUTF">net_1078 net_1416 net_1255 net_1052 net_1081 net_1074</port>
			<port name="LUTG">net_3124 net_3135 open open open open</port>
			<port name="LUTH">net_1592 net_1625 net_1670 net_1091 net_1647 net_1692</port>
			<port name="I">net_2311 net_2175 open open net_2924 net_1771 net_2372 net_1765</port>
			<port name="X">net_2383 net_2244 net_671 open open open open net_2375</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1765" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1765" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1765" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1765</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2372" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2372" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2372</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1670" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1670" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1670" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1670</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1269" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1269" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1269" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1269</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1271" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1271" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1271" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1271</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1272" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1272" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1272</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2375" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2375" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2375</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1647" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1647" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1647" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1647</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_214" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_214" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_214</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_655" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_655" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_655</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_588" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_588" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_588</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_583" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_583" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_583</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_592" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_592" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_592</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_852" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_852" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_852</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_1608" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1608" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1608</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2924" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2924" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2924</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_671" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_671" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_671</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_685" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_685" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_685</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3135" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">open</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3135" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">open</port>
				</inputs>
				<outputs>
					<port name="Q">net_3135</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1939" instance="CLB[105]" mode="default">
		<inputs>
			<port name="LUTA">net_361 net_43 net_226 net_427 open open</port>
			<port name="LUTB">net_1002 net_3046 net_2680 net_1803 open open</port>
			<port name="LUTC">net_1758 net_2613 net_2979 open open open</port>
			<port name="LUTD">net_2613 net_1003 net_1880 net_2913 net_1903 open</port>
			<port name="LUTE">net_2680 net_3046 net_1002 net_1803 net_1025 open</port>
			<port name="LUTF">net_353 net_226 net_6 open open open</port>
			<port name="LUTG">net_423 net_424 open open open open</port>
			<port name="LUTH">net_22 net_337 net_250 net_262 net_236 net_234</port>
			<port name="I">net_1800 net_1885 net_1932 net_971 net_1830 net_2153 net_1769 open</port>
			<port name="X">net_226 net_2339 net_1917 net_1924 net_1892 net_1848 net_57 net_2206</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_423" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_423" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_423" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_423</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_29" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_29" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_29</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1800" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1800" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1800" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1800</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1825" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1825" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1825</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1803" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1803" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1803" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1803</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1769" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1769" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1769" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1769</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1804" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1804" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1804" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1804</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_424" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_424" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_424" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_424</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_352" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_352" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_352</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2206" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2206" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2206" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2206</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1939" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1939" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1939</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_427" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_427" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_427</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_226" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_226" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_226</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3046" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3046" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3046</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2651" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2651" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2651</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2727" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2727" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2727</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2663" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2663" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2663</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_747" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_747" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_747</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1023" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1023" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1023</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1880" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1880" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1880</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_337" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_337" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_337</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2979" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2979" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2979</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_57" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_57" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_57</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_461" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_461" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_461</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1758" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1758" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1758</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_236" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_236" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_236</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2670" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2670" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2670</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_299" instance="CLB[106]" mode="default">
		<inputs>
			<port name="LUTA">net_449 net_446 net_41 net_714 open open</port>
			<port name="LUTB">net_41 net_714 net_340 net_6 open open</port>
			<port name="LUTC">net_139 net_2641 net_140 net_138 net_64 open</port>
			<port name="LUTD">net_2392 net_2403 net_2359 net_2370 net_2381 open</port>
			<port name="LUTE">net_1 net_3168 net_3035 open open open</port>
			<port name="LUTF">net_2547 net_925 net_1 open open open</port>
			<port name="LUTG">net_450 net_431 net_432 open open open</port>
			<port name="LUTH">net_3297 net_233 net_224 net_239 net_235 net_227</port>
			<port name="I">net_2108 net_2209 net_336 open net_1850 open net_446 net_2198</port>
			<port name="X">net_714 net_2181 net_3168 net_65 net_1784 open open net_431</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_392 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_432" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_432" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_432" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_432</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_434" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_434" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_434</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_431" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_431" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_431" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_431</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2108" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2108" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2108" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2108</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1784" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1784" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1784" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1784</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2392" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2392" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2392" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2392</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2403" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2403" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2403" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2403</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2198" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2198" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2198" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2198</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_299" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_299" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_299</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_446" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_446" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_446</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_41" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_41" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_41</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_233" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_233" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_233</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_239" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_239" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_239</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2559" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2559" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2559</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3035" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3035" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3035</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_89" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_89" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_89</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_714" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_714" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_714</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3168" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3168" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3168</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_449" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_449" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_449</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_450" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_450" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_450</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_227" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_227" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_227</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_291" instance="CLB[107]" mode="default">
		<inputs>
			<port name="LUTA">net_3057 net_3297 net_235 open open open</port>
			<port name="LUTB">net_233 net_224 net_239 net_3297 open open</port>
			<port name="LUTC">net_3165 net_3164 net_3166 net_3167 open open</port>
			<port name="LUTD">net_407 net_405 net_410 open open open</port>
			<port name="LUTE">net_19 net_229 net_3057 net_3297 net_235 net_2688</port>
			<port name="LUTF">net_233 net_227 net_3297 net_235 net_224 net_239</port>
			<port name="LUTG">net_293 net_291 net_294 net_295 open open</port>
			<port name="LUTH">net_2688 net_19 net_229 net_3297 net_235 net_3057</port>
			<port name="I">net_1966 net_3164 open open net_3166 net_1694 net_2195 net_2187</port>
			<port name="X">net_2193 open open open net_298 open open net_1889</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_436 net_292 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_293" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_293" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_293" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_293</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_300" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_300" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_300</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_294" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_294" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_294" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_294</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_298" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_298" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_298</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1889" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1889" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1889" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1889</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2078" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2078" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2078</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2195" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2195" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2195" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2195</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_296" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_296" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_296</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_295" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_295" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_295</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2187" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2187" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2187" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2187</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_291" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_291" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_291</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_224" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_224" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_224</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3057" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3057" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3057</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_3172" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3172" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3172</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_311" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_311" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_311</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3171" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3171" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3171</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1695" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1695" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1695</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_235" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_235" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_235</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2688" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2688" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2688</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_238" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_238" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_238</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_302" instance="CLB[108]" mode="default">
		<inputs>
			<port name="LUTA">net_3057 net_3297 open open open open</port>
			<port name="LUTB">net_2651 net_255 net_16 open open open</port>
			<port name="LUTC">net_9 net_167 net_2712 open open open</port>
			<port name="LUTD">net_3279 net_3344 open open open open</port>
			<port name="LUTE">net_3297 net_235 net_3057 net_19 net_229 open</port>
			<port name="LUTF">net_327 net_326 net_330 net_324 net_263 net_320</port>
			<port name="LUTG">net_302 net_301 net_305 net_297 open open</port>
			<port name="LUTH">net_2642 net_2651 net_8 net_255 net_370 net_16</port>
			<port name="I">net_2112 net_2104 net_2642 open net_3344 net_1099 net_320 net_2204</port>
			<port name="X">net_1922 net_1835 net_1977 net_1098 open open open net_2129</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_297" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_297" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_297" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_297</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_305" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_305" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_305" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_305</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2129" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2129" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2129" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2129</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1922" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1922" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1922</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_167" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_167" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_167" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_167</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_301" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_301" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_301" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_301</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2112" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2112" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2112</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2204" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2199" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2199" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2199</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2204" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2204" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2204</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_302" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_302" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_302</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2671" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2671" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2671</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_9" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_9" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_9</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3279" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3279" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3279</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3344" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3344" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3344</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2642" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2642" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2642</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3276" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3276" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3276</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1101" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1101" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1101</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_176" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_176" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_176</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1098" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1098" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1098</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_330" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_330" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_330</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_16" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_16" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_16</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_231" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_231" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_231</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2210" instance="CLB[109]" mode="default">
		<inputs>
			<port name="LUTA">net_358 net_244 net_703 net_347 net_490 open</port>
			<port name="LUTB">net_349 net_14 net_491 open open open</port>
			<port name="LUTC">net_265 net_313 open open open open</port>
			<port name="LUTD">net_980 net_249 net_2634 net_203 net_3295 open</port>
			<port name="LUTE">net_3130 net_3139 net_3140 net_3134 open open</port>
			<port name="LUTF">net_404 net_402 net_406 open open open</port>
			<port name="LUTG">net_2857 net_219 net_337 net_288 net_236 open</port>
			<port name="LUTH">net_288 net_219 net_337 net_236 net_2857 net_234</port>
			<port name="I">net_2176 net_3130 open open open open net_1789 net_219</port>
			<port name="X">net_1867 net_3138 net_2857 open net_3139 open net_1958 net_2177</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_303 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2177" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2177" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2177" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2177</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_490" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_490" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_490" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_490</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3308" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3308" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3308</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_315" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_315" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_315" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_315</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_313" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_313" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_313" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_313</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1867" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1867" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1867" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1867</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2034" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2034" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2034</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2176" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2176" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2176" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2176</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1948" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1948" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1948</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2645" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_265" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_265" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_265</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2645" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2645" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2645</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2210" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2210" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2210</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2634" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2634" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2634</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_249" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_249" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_249</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3139" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3139" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3139</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3140" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3140" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3140</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1747" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1747" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1747</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_3141" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3141" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3141</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_869" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">LUT6_2[5].O5[0]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_869" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_869</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_2213" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2213" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2213</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_203" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">open</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_203" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">open</port>
				</inputs>
				<outputs>
					<port name="Q">net_203</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_219" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_219" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_219</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_288" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_288" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_288</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_264" instance="CLB[110]" mode="default">
		<inputs>
			<port name="LUTA">net_333 net_332 net_3342 net_317 net_318 open</port>
			<port name="LUTB">net_3342 net_317 net_333 net_332 net_318 open</port>
			<port name="LUTC">net_326 net_321 net_324 net_320 net_322 open</port>
			<port name="LUTD">net_328 net_50 net_3336 net_242 open open</port>
			<port name="LUTE">net_324 net_263 net_320 net_326 net_327 net_321</port>
			<port name="LUTF">net_324 net_321 net_327 net_263 net_322 net_323</port>
			<port name="LUTG">net_332 net_3342 net_317 net_333 open open</port>
			<port name="LUTH">net_299 net_304 net_298 net_305 net_307 net_296</port>
			<port name="I">net_1519 net_1026 net_1007 net_654 open open net_2160 open</port>
			<port name="X">net_2182 net_2260 open open net_2378 net_563 net_1049 net_50</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_392 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_320" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_320" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_320" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_320</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_322" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_322" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_322" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_322</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2194" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2194" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2194" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2194</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_323" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_323" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_323" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_323</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1934" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1934" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1934</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2192" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2192" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2192</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_321" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_321" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_321" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_321</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_264" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_264" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_264</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_242" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_242" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_242</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1518" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1518" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1518</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_563" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_563" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_563</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1024" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1024" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1024</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_1017" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1017" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1017</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1200" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1200" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1200</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_654" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_654" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_654</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_1075" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1075" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1075</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_1052" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1052" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1052</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_50" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_50" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_50</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_328" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_328" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_328</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_317" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_317" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_317</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_426" instance="CLB[111]" mode="default">
		<inputs>
			<port name="LUTA">net_22 net_337 net_250 net_262 open open</port>
			<port name="LUTB">net_2857 net_219 net_337 open open open</port>
			<port name="LUTC">net_419 net_445 net_438 net_444 open open</port>
			<port name="LUTD">net_353 net_226 net_6 net_44 net_670 open</port>
			<port name="LUTE">net_241 net_249 net_227 net_219 net_250 open</port>
			<port name="LUTF">net_2859 net_2622 net_2627 net_2774 open open</port>
			<port name="LUTG">net_267 net_287 net_266 net_286 open open</port>
			<port name="LUTH">net_3246 net_714 net_261 net_2691 net_230 net_2729</port>
			<port name="I">net_2203 net_444 net_1965 net_1219 net_232 net_1217 open net_2184</port>
			<port name="X">net_266 net_2188 net_353 net_1217 net_2622 net_1837 net_1217 net_286</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_403 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_267" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_267" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_267" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_267</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2188" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2188" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2188</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_266" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_266" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_266" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_266</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2203" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2203" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2203" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2203</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2155" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2155" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2155</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_419" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_419" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_419" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_419</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_262" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_262" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_262" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_262</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2847" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2847" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2847" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2847</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2184" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1898" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1898" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1898</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2184" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2184" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2184</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_426" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_426" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_426</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_286" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_286" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_286</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_250" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_250" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_250</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_232" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_232" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_232</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_445" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_445" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_445</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_486" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_486" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_486</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2627" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2627" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2627</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1221" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1221" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1221</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1217" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1217" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1217</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2859" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2859" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2859</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_512" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_512" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_512</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3246" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3246" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3246</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1222" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1222" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1222</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1223" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1223" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1223</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2622" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">LUT6_2[6].O6[0]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2622" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2622</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_287" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_287" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_287</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_261" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_261" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_261</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2165" instance="CLB[112]" mode="default">
		<inputs>
			<port name="LUTA">net_429 net_365 net_420 open open open</port>
			<port name="LUTB">net_519 net_524 net_520 net_338 open open</port>
			<port name="LUTC">net_520 net_519 net_524 net_523 net_338 open</port>
			<port name="LUTD">net_339 net_355 net_352 net_341 net_356 open</port>
			<port name="LUTE">net_352 net_342 net_356 net_341 net_339 open</port>
			<port name="LUTF">net_424 net_426 net_365 net_422 net_421 net_420</port>
			<port name="LUTG">net_353 net_6 net_340 open open open</port>
			<port name="LUTH">net_365 net_420 net_422 net_424 net_426 net_421</port>
			<port name="I">net_352 net_2169 net_1063 net_1133 net_2562 net_2535 net_2227 open</port>
			<port name="X">net_2235 net_1064 net_1066 net_1065 net_365 net_2232 net_2222 net_2215</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_436 net_392 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2215" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2215" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2215" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2215</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2218" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2218" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2218" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2218</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2228" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2228" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2228" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2228</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_519" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_519" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_519" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_519</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_520" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_520" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_520" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_520</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3285" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3285" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3285</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_421" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_420" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_420" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_420</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_421" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_421" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_421</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2165" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2165" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2165</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_341" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_341" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_341</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_530" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_530" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_530</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1066" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1066" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1066</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2158" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2158" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2158</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1065" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1065" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1065</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1064" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1064" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1064</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1067" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1067" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1067</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1136" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1136" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1136</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_428" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_428" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_428</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1246" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1246" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1246</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_350" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_350" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_350</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1263" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1263" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1263</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_361" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_361" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_361</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_342" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_342" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_342</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_338" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_338" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_338</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_63" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_63" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_63</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2149" instance="CLB[113]" mode="default">
		<inputs>
			<port name="LUTA">net_414 net_3250 net_2653 open open open</port>
			<port name="LUTB">net_3260 net_3252 net_3255 net_3251 open open</port>
			<port name="LUTC">net_414 net_3250 net_3301 net_248 open open</port>
			<port name="LUTD">net_3251 net_3252 net_3255 net_3248 net_3253 open</port>
			<port name="LUTE">net_3256 net_3301 net_3250 net_414 open open</port>
			<port name="LUTF">net_414 net_248 net_3250 net_3301 net_3219 open</port>
			<port name="LUTG">net_364 net_43 net_238 net_361 net_362 net_226</port>
			<port name="LUTH">net_43 net_226 net_361 net_364 net_238 net_362</port>
			<port name="I">net_3301 net_1820 net_1882 net_1983 open open net_1930 net_1945</port>
			<port name="X">net_3249 net_3220 net_1811 net_2757 net_2757 open open net_3252</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3251" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3251" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3251" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3251</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1930" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1930" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1930" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1930</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3252" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3252" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3252" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3252</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1874" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1874" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1874" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1874</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3255" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3255" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3255" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3255</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3253" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3253" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3253" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3253</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1945" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1945" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1945</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2149" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2149" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2149</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3250" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3250" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3250</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3256" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3256" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3256</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3219" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3219" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3219</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_248" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_248" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_248</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_115" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_115" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_115</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3301" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3301" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3301</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2314" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2314" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2314</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_414" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_414" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_414</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1481" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1481" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1481</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_2693" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2693" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2693</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3260" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3260" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3260</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2653" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2653" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2653</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_430" instance="CLB[114]" mode="default">
		<inputs>
			<port name="LUTA">net_238 net_2691 net_2729 open open open</port>
			<port name="LUTB">net_2887 net_2715 net_3119 net_2751 net_2697 open</port>
			<port name="LUTC">net_2855 net_2861 net_2852 net_2853 open open</port>
			<port name="LUTD">net_3017 net_3016 net_3014 net_3011 open open</port>
			<port name="LUTE">net_3119 net_2887 net_2751 net_2886 open open</port>
			<port name="LUTF">net_2886 net_2887 net_3119 net_2697 net_2715 net_2798</port>
			<port name="LUTG">net_353 net_433 net_714 net_430 open open</port>
			<port name="LUTH">net_714 net_230 net_361 net_41 net_2691 net_238</port>
			<port name="I">net_3118 net_2056 net_271 net_1721 net_1551 net_1577 net_3016 net_1942</port>
			<port name="X">net_2065 net_3119 open open open open open net_2029</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_403 net_436 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_433" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_433" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_433" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_433</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3122" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3122" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3122" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3122</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2029" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2029" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2029" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2029</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2860" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2860" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2860</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2065" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2065" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2065" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2065</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3128" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3128" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3128" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3128</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3125" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3125" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3125</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3132" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3132" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3132</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2209" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1942" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1942" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1942</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2209" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2209" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2209</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_430" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_430" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_430</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2887" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2887" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2887</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3119" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3119" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3119</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3136" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3136" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3136</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2886" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2886" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2886</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_285" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_285" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_285</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1728" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1728" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1728</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_1550" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1550" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1550</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1589" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1589" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1589</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_3017" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3017" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3017</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2798" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2798" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2798</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2697" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2697" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2697</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2131" instance="CLB[115]" mode="default">
		<inputs>
			<port name="LUTA">net_106 net_108 net_105 net_107 net_104 open</port>
			<port name="LUTB">net_5 net_38 net_2701 open open open</port>
			<port name="LUTC">net_2701 net_38 net_5 net_2946 open open</port>
			<port name="LUTD">net_6 net_353 net_41 net_340 net_361 open</port>
			<port name="LUTE">net_2779 net_2768 net_2902 net_1557 open open</port>
			<port name="LUTF">net_1566 net_1571 net_1574 net_1564 net_1567 open</port>
			<port name="LUTG">net_5 net_38 net_2946 net_2701 net_109 open</port>
			<port name="LUTH">net_230 net_2729 net_2691 net_434 net_437 net_238</port>
			<port name="I">net_2596 net_1197 net_1053 open net_1057 net_2291 net_1197 open</port>
			<port name="X">open net_1196 net_1085 open net_1086 net_612 net_597 net_5</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_303 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">open LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1967" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1967" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1967" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1967</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_108" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_108" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_108" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_108</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_105" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_105" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_105</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_106" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_106" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_106" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_106</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_437" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_437" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_437" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_437</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1565" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1565" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1565" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1565</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1564" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1564" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1564</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2596" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2596" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2596" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2596</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_107" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_107" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_107" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_107</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2131" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2131" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2131</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2902" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2902" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2902</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1460" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1460" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1460</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1197" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1197" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1197</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1198" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1198" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1198</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1086" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1086" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1086</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1085" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1085" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1085</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_1087" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1087" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1087</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1068" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1068" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1068</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1107" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1107" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1107</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_612" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_612" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_612</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1216" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1216" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1216</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1199" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1199" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1199</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_109" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_109" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_109</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_5" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_5" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_5</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1820" instance="CLB[116]" mode="default">
		<inputs>
			<port name="LUTA">net_2702 net_1058 net_1137 net_2757 net_470 open</port>
			<port name="LUTB">net_1214 net_3112 net_1091 net_558 open open</port>
			<port name="LUTC">net_2892 net_1047 net_1003 net_2918 open open</port>
			<port name="LUTD">net_3002 net_2998 net_2994 net_2997 open open</port>
			<port name="LUTE">net_1047 net_2892 net_1003 net_2918 open open</port>
			<port name="LUTF">net_3050 net_2962 net_2964 net_2961 open open</port>
			<port name="LUTG">net_1747 net_1336 net_2447 open open open</port>
			<port name="LUTH">net_1091 net_1636 net_1114 net_1647 net_1603 net_1614</port>
			<port name="I">net_2962 open open open net_2567 net_999 net_2998 net_1819</port>
			<port name="X">net_2087 net_996 open open net_1960 net_1003 net_2998 net_2090</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_303 net_292 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1091" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1091" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1091" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1091</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1819" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1819" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1819" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1819</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3111" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3111" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3111" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3111</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3109" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3109" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3109</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2090" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2090" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2090" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2090</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2046" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2046" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2046</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3114" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3114" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3114" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3114</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2087" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2087" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2087" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2087</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1614" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1614" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1614" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1614</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1820" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1820" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1820</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2892" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2892" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2892</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3050" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3050" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3050</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_999" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_999" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_999</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_1003" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1003" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1003</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1258" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1258" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1258</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3115" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3115" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3115</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1000" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1000" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1000</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3003" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3003" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3003</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3002" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3002" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3002</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2918" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2918" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2918</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1047" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1047" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1047</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2110" instance="CLB[117]" mode="default">
		<inputs>
			<port name="LUTA">net_184 net_52 net_3334 net_969 open open</port>
			<port name="LUTB">net_969 net_3334 net_52 net_49 net_570 open</port>
			<port name="LUTC">net_278 net_274 net_272 open open open</port>
			<port name="LUTD">net_515 net_505 net_500 net_493 open open</port>
			<port name="LUTE">net_195 net_197 net_196 net_194 open open</port>
			<port name="LUTF">net_2660 net_49 net_570 net_969 net_52 net_3334</port>
			<port name="LUTG">net_2660 net_52 net_969 net_49 net_570 open</port>
			<port name="LUTH">net_165 net_158 net_162 net_163 net_164 net_160</port>
			<port name="I">net_2170 open open open net_2126 net_1733 net_1826 net_161</port>
			<port name="X">net_52 net_1843 open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_303 net_436 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_163" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_163" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_163" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_163</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_160" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_160" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_160" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_160</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2170" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2170" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2170" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2170</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1966" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1966" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1966</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2126" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2126" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2126" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2126</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_161" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_161" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_161" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_161</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_162" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_162" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_162</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_158" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_183" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_183" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_183</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_158" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_158" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_158</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2110" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2110" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2110</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_184" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_184" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_184</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_52" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_52" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_52</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_969" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_969" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_969</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_49" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_49" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_49</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1759" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1759" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1759</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_570" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_570" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_570</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_36" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_36" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_36</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_164" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_164" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_164</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_138" instance="CLB[118]" mode="default">
		<inputs>
			<port name="LUTA">net_42 net_29 net_20 net_2711 net_2802 open</port>
			<port name="LUTB">net_144 net_145 net_155 net_143 open open</port>
			<port name="LUTC">net_2793 net_2910 net_3052 net_2698 net_2919 open</port>
			<port name="LUTD">net_914 net_1036 open open open open</port>
			<port name="LUTE">net_1980 net_2125 open open open open</port>
			<port name="LUTF">net_29 net_536 net_20 net_2802 net_42 net_2711</port>
			<port name="LUTG">net_263 net_327 net_324 open open open</port>
			<port name="LUTH">net_536 net_29 net_20 net_2802 net_42 net_2711</port>
			<port name="I">net_1971 net_2041 net_1241 net_573 net_2860 net_2298 net_1807 net_2122</port>
			<port name="X">net_1823 net_155 net_728 net_1123 net_154 net_2452 open net_1906</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_143" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_143" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_143" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_143</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1906" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1906" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1906" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1906</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1971" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1971" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1971</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3118" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3118" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3118" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3118</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3052" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3052" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3052" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3052</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1823" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1823" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1823" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1823</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_145" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_145" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_145</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2122" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2122" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2122" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2122</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_138" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_138" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_138</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_914" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_914" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_914</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2692" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2692" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2692</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_156" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_156" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_156</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2800" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2800" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2800</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1231" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1231" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1231</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1044" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1044" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1044</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1124" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1124" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1124</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1177" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1177" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1177</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_155" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_155" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_155</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2861" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2861" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2861</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_728" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_728" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_728</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_573" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_573" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_573</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2802" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2802" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2802</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2698" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2698" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2698</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_20" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_20" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_20</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_174" instance="CLB[119]" mode="default">
		<inputs>
			<port name="LUTA">net_7 net_2663 net_2704 net_2712 open open</port>
			<port name="LUTB">net_500 net_504 net_501 net_498 open open</port>
			<port name="LUTC">net_3344 net_175 net_168 net_169 open open</port>
			<port name="LUTD">net_2663 net_9 net_2704 net_2712 net_55 open</port>
			<port name="LUTE">net_1025 net_769 net_2699 net_3218 net_3217 open</port>
			<port name="LUTF">net_2685 net_2630 net_3262 net_2813 open open</port>
			<port name="LUTG">net_51 net_175 net_168 net_3344 net_174 open</port>
			<port name="LUTH">net_2663 net_2704 net_7 net_9 net_2712 net_55</port>
			<port name="I">net_1908 net_1931 net_2143 net_1884 net_61 net_1856 net_1919 net_1950</port>
			<port name="X">net_2124 open open open open open open net_2161</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_292 net_292 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_168" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_168" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_168" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_168</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_175" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_175" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_175</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2161" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2161" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2161" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2161</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2143" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2143" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2143</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2173" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2173" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2173" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2173</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1919" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1919" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1919</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_169" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_169" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_169" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_169</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1908" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1908" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1908" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1908</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3217" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3217" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3217" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3217</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3245" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3245" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3245</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1950" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1950" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1950" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1950</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_174" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_174" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_174</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_7" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_7" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_7</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2704" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2704" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2704</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_2685" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2685" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2685</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_46" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_46" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_46</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_2690" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2690" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2690</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_134" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_134" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_134</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2745" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2745" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2745</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2633" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2633" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2633</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_51" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_51" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_51</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2655" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2655" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2655</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3325" instance="CLB[120]" mode="default">
		<inputs>
			<port name="LUTA">net_140 net_138 net_2641 net_139 open open</port>
			<port name="LUTB">net_64 net_139 net_2641 net_140 net_136 open</port>
			<port name="LUTC">net_69 net_3257 net_2649 net_68 open open</port>
			<port name="LUTD">net_2752 net_2765 open open open open</port>
			<port name="LUTE">net_2773 net_2752 net_2764 net_2765 open open</port>
			<port name="LUTF">net_3183 net_3177 net_3184 net_3181 net_3182 net_3186</port>
			<port name="LUTG">net_157 net_29 open open open open</port>
			<port name="LUTH">net_139 net_64 net_140 net_2641 net_138 net_136</port>
			<port name="I">net_2001 net_3181 open open net_1116 net_2336 net_2011 net_29</port>
			<port name="X">net_2015 open open open open open open net_2017</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_303 net_292 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3310" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3310" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3310" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3310</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3315" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3315" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3315</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3331" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3331" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3331" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3331</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_64" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_64" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_64" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_64</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3186" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3186" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3186" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3186</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3177" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3177" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3177" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3177</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3180" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3180" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3180</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2641" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2641" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2641</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_139" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_139" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_139" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_139</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3325" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3325" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3325</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2752" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2752" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2752</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2764" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2764" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2764</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_3192" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3192" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3192</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_1117" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1117" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1117</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2226" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2226" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2226</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2773" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2773" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2773</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2765" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2765" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2765</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_157" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_157" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_157</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_165" instance="CLB[121]" mode="default">
		<inputs>
			<port name="LUTA">net_2723 net_2630 net_2813 net_3262 net_2685 open</port>
			<port name="LUTB">net_2036 net_1914 open open open open</port>
			<port name="LUTC">net_825 net_114 net_3012 net_3 open open</port>
			<port name="LUTD">net_2080 net_2036 net_3223 net_780 open open</port>
			<port name="LUTE">net_780 net_2036 net_3223 net_1914 open open</port>
			<port name="LUTF">net_232 net_223 net_2740 net_350 net_192 open</port>
			<port name="LUTG">net_2813 net_2630 net_2723 net_3262 net_2685 open</port>
			<port name="LUTH">net_2704 net_7 net_2663 net_2712 net_9 net_55</port>
			<port name="I">net_1812 net_1893 net_114 net_2542 net_2555 net_1419 net_2532 net_3261</port>
			<port name="X">net_2036 open open open open open open net_1842</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_292 net_436 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3261" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3261" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3261" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3261</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1842" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1842" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1842" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1842</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2036" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2036" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2036" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2036</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_647" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_647" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_647" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_647</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1812" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1812" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1812" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1812</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_491" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_491" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_491" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_491</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3222" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3222" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3222" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3222</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_165" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_165" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_165</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2080" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2080" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2080</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_192" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_192" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_192</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_2740" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2740" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2740</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_2202" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2202" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2202</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1419" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1419" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1419</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_1251" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1251" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1251</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_989" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_989" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_989</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_1261" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1261" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1261</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2813" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2813" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2813</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3262" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3262" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3262</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2233" instance="CLB[122]" mode="default">
		<inputs>
			<port name="LUTA">net_390 net_387 net_388 net_386 net_389 open</port>
			<port name="LUTB">net_30 net_3307 net_803 net_4 net_354 open</port>
			<port name="LUTC">net_219 net_337 net_234 open open open</port>
			<port name="LUTD">net_30 net_2730 net_354 net_3307 net_4 net_383</port>
			<port name="LUTE">net_383 net_2730 net_354 net_30 net_3307 net_222</port>
			<port name="LUTF">net_3307 net_803 net_30 net_354 net_4 net_2730</port>
			<port name="LUTG">net_389 net_390 net_388 net_386 open open</port>
			<port name="LUTH">net_386 net_389 net_388 net_390 net_387 net_385</port>
			<port name="I">net_1513 net_1474 net_1927 net_1007 net_1200 net_1029 net_2179 net_388</port>
			<port name="X">net_384 open open open open open open net_385</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_403 net_436 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2182" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2182" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2182" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2182</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_388" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_388" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_388" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_388</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2179" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2179" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2179" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2179</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_384" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_384" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_384</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_385" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_385" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_385</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_387" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_387" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_387</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_234" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2181" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2181" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2181</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_234" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_234" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_234</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2233" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2233" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2233</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_383" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_383" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_383</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1521" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1521" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1521</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_1473" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1473" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1473</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_2737" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2737" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2737</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1018" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1018" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1018</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_1201" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1201" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1201</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_1032" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1032" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1032</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_260" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_260" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_260</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_390" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_390" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_390</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_389" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_389" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_389</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_378" instance="CLB[123]" mode="default">
		<inputs>
			<port name="LUTA">net_936 net_2946 net_4 open open open</port>
			<port name="LUTB">net_121 net_116 open open open open</port>
			<port name="LUTC">net_625 net_2808 open open open open</port>
			<port name="LUTD">net_2828 net_2811 net_2826 net_2830 net_2799 open</port>
			<port name="LUTE">net_2823 net_2745 net_2794 open open open</port>
			<port name="LUTF">net_2828 net_2811 net_2829 net_2799 net_2826 net_2830</port>
			<port name="LUTG">net_354 net_3307 net_4 net_803 net_30 open</port>
			<port name="LUTH">net_3307 net_30 net_2730 net_803 net_354 net_4</port>
			<port name="I">net_2823 open open open net_1016 net_581 net_2822 net_1963</port>
			<port name="X">net_2044 net_2808 open open net_625 net_2032 net_581 net_2022</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_403 net_292 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_121" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_121" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_121" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_121</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1963" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1963" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1963" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1963</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2826" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2826" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2826" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2826</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2793" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2793" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2793" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2793</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2828" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2828" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2828" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2828</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1864" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1864" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1864</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_379" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_379" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_379" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_379</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_378" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_378" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_378</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2811" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2811" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2811</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2832" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2832" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2832</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2838" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2838" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2838</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_2839" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2839" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2839</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1015" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1015" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1015</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2808" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2808" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2808</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_290" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_290" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_290</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_289" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_289" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_289</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2823" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2823" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2823</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2794" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2794" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2794</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_625" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_625" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_625</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1931" instance="CLB[124]" mode="default">
		<inputs>
			<port name="LUTA">net_18 net_253 net_3303 net_357 net_2659 open</port>
			<port name="LUTB">net_351 net_3333 net_3313 net_258 net_2725 open</port>
			<port name="LUTC">net_2885 net_2719 open open open open</port>
			<port name="LUTD">net_391 net_377 net_374 net_373 open open</port>
			<port name="LUTE">net_2699 net_3218 net_769 net_1025 net_3217 net_2750</port>
			<port name="LUTF">net_2683 net_357 net_359 net_253 net_3303 net_347</port>
			<port name="LUTG">net_395 net_2725 net_258 net_3313 open open</port>
			<port name="LUTH">net_374 net_377 net_373 net_369 net_368 net_367</port>
			<port name="I">net_2576 net_2544 net_1369 net_1380 net_690 net_1318 net_1915 net_2725</port>
			<port name="X">net_2591 net_2588 net_1358 net_1372 net_1780 net_1319 net_1390 net_1921</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_368" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_368" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_368" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_368</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_373" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_373" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_373" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_373</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1921" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1921" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1921" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1921</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2750" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2750" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2750" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2750</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1861" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1861" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1861</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_374" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_374" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_374</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_367" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_367" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_367" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_367</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1931" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1931" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1931</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1431" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1431" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1431</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1430" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1430" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1430</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1451" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1451" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1451</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1444" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1444" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1444</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1369" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1369" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1369</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1371" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1371" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1371</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1384" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1384" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1384</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1389" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1389" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1389</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1393" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1393" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1393</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1408" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1408" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1408</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1409" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1409" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1409</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1410" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1410" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1410</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1391" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1391" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1391</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2719" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2719" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2719</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2725" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2725" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2725</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_395" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_395" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_395</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3305" instance="CLB[125]" mode="default">
		<inputs>
			<port name="LUTA">net_3275 net_2636 net_3265 net_3210 open open</port>
			<port name="LUTB">net_3265 net_2636 net_3210 net_3264 open open</port>
			<port name="LUTC">net_237 net_3229 open open open open</port>
			<port name="LUTD">net_3244 net_2682 net_3231 net_2708 open open</port>
			<port name="LUTE">net_2671 net_3264 net_3265 net_3210 net_2636 net_2642</port>
			<port name="LUTF">net_3271 net_3269 net_3273 net_3272 net_3274 net_3270</port>
			<port name="LUTG">net_253 net_357 net_359 net_3303 open open</port>
			<port name="LUTH">net_3303 net_357 net_359 net_253 net_347 net_2683</port>
			<port name="I">net_3231 net_3226 net_306 open net_1962 open net_3232 net_2636</port>
			<port name="X">net_3211 net_2642 open open net_413 net_306 net_3304 net_3221</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_403 net_436 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3270" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3270" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3270" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3270</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3273" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3273" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3273" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3273</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3221" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3221" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3221" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3221</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3229" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3229" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3229" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3229</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3228" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3228" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3228</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3271" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3271" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3271</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1933" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1933" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1933</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2636" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2636" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2636" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2636</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3305" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3305" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3305</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3210" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3210" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3210</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3244" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3244" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3244</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_308" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_308" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_308</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3264" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3264" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3264</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_309" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_309" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_309</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_415" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_415" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_415</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2682" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2682" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2682</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_310" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_310" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_310</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_475" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_475" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_475</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3231" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3231" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3231</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3265" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3265" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3265</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3275" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3275" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3275</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1592" instance="CLB[126]" mode="default">
		<inputs>
			<port name="LUTA">net_720 net_1229 net_2868 net_568 open open</port>
			<port name="LUTB">net_1602 net_1601 net_1556 open open open</port>
			<port name="LUTC">net_720 net_1229 net_2868 open open open</port>
			<port name="LUTD">net_1858 net_1847 net_1836 net_1792 open open</port>
			<port name="LUTE">net_1224 net_2713 net_1227 net_2680 open open</port>
			<port name="LUTF">net_2713 net_1227 net_2680 net_1224 net_1182 open</port>
			<port name="LUTG">net_1182 net_2680 net_1224 open open open</port>
			<port name="LUTH">net_470 net_2113 net_1336 net_3124 net_2857 net_2702</port>
			<port name="I">net_2868 net_1766 net_2390 net_343 net_462 net_2093 net_2231 net_2346</port>
			<port name="X">net_1601 net_2421 net_2435 net_1268 net_482 net_2852 net_2062 net_2322</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_303 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1224" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1224" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1224" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1224</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1227" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1227" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1227</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2322" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2322" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2322" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2322</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1228" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1228" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1228" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1228</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1766" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1766" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1766" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1766</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2349" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2349" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2349" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2349</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2435" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2435" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2435</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2390" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2390" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2390" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2390</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2346" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2346" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2346" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2346</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1592" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1592" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1592</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1602" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1602" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1602</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1229" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1229" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1229</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_720" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_720" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_720</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2868" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2868" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2868</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_729" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_729" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_729</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_694" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_694" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_694</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1295" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1295" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1295</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_487" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_487" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_487</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_480" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_480" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_480</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_463" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_463" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_463</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2862" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2862" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2862</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2926" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2926" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2926</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2945" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2945" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2945</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_343" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_343" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_343</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_568" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_568" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_568</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3124" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3124" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3124</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_243" instance="CLB[127]" mode="default">
		<inputs>
			<port name="LUTA">net_37 net_2727 net_3223 net_3304 net_892 open</port>
			<port name="LUTB">net_467 net_473 net_458 open open open</port>
			<port name="LUTC">net_2945 net_2672 net_2654 net_103 net_2925 open</port>
			<port name="LUTD">net_477 net_473 net_456 open open open</port>
			<port name="LUTE">net_256 net_231 net_814 net_636 net_3333 net_17</port>
			<port name="LUTF">net_460 net_456 net_458 net_467 net_468 net_473</port>
			<port name="LUTG">net_256 net_814 net_3333 net_463 open open</port>
			<port name="LUTH">net_473 net_458 net_467 net_456 net_468 net_460</port>
			<port name="I">net_473 net_1806 net_460 net_2557 net_1257 net_2533 net_1213 net_1956</port>
			<port name="X">net_1935 net_1804 open open net_1051 net_1258 net_2572 net_2071</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_292 net_392 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_468" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_468" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_468" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_468</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1956" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1956" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1956" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1956</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3143" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3143" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3143" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3143</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1935" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1935" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1935" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1935</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_456" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_456" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_456</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2139" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2139" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2139</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_460" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_458" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_458" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_458</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_460" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_460" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_460</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_243" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_243" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_243</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2654" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2654" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2654</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_477" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_477" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_477</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_103" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_103" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_103</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_37" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_37" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_37</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_476" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_476" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_476</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1257" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1257" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1257</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1050" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1050" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1050</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1134" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1134" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1134</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1178" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1178" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1178</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1253" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1253" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1253</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1243" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1243" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1243</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1220" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1220" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1220</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2925" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2925" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2925</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2672" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2672" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2672</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_485" instance="CLB[128]" mode="default">
		<inputs>
			<port name="LUTA">net_3082 net_3055 open open open open</port>
			<port name="LUTB">net_2773 net_2772 net_2755 net_2764 net_2765 open</port>
			<port name="LUTC">net_3108 net_3107 net_3109 net_3104 open open</port>
			<port name="LUTD">net_2755 net_2773 net_2764 net_2765 net_2772 open</port>
			<port name="LUTE">net_2764 net_2772 net_2765 open open open</port>
			<port name="LUTF">net_2628 net_325 net_2629 net_2920 open open</port>
			<port name="LUTG">net_2765 net_2772 net_2764 net_2773 net_2755 open</port>
			<port name="LUTH">net_353 net_343 net_2656 net_1058 net_40 net_238</port>
			<port name="I">net_1968 net_2628 open open net_510 net_2001 net_2057 net_2134</port>
			<port name="X">net_2004 net_1949 open open net_3082 net_2349 open net_1996</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_292 net_403 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1996" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1996" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1996" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1996</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2761" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2761" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2761" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2761</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2004" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2004" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2004" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2004</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2077" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2077" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2077</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2695" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2695" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2695" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2695</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2747" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2747" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2747" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2747</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2717" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2717" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2717</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3104" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3104" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3104" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3104</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2656" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2656" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2656" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2656</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_485" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_485" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_485</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2772" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2772" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2772</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2629" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2629" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2629</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2628" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2628" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2628</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3106" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3106" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3106</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_3086" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3086" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3086</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_511" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_511" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_511</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2913" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2913" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2913</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2870" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2870" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2870</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2920" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2920" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2920</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2755" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2755" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2755</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_40" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_40" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_40</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2124" instance="CLB[129]" mode="default">
		<inputs>
			<port name="LUTA">net_3304 net_475 net_2727 net_37 open open</port>
			<port name="LUTB">net_2727 net_3304 net_3223 net_37 net_892 open</port>
			<port name="LUTC">net_472 net_455 net_471 net_473 open open</port>
			<port name="LUTD">net_471 net_472 net_455 open open open</port>
			<port name="LUTE">net_2749 net_2703 net_2805 net_2726 open open</port>
			<port name="LUTF">net_2849 net_2845 net_2848 net_2847 net_2850 open</port>
			<port name="LUTG">net_2727 net_3304 net_37 net_3223 open open</port>
			<port name="LUTH">net_473 net_472 net_471 net_469 net_466 net_457</port>
			<port name="I">net_419 net_2891 open open open open net_1852 net_1907</port>
			<port name="X">net_2021 net_2088 net_2096 net_2950 open open open net_2048</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_392 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_472" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_472" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_472" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_472</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_473" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_473" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_473</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_471" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_471" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_471" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_471</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1907" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1907" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1907" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1907</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3324" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3324" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3324</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1915" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1915" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1915" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1915</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2850" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2850" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2850" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2850</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2852" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2852" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2852</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2048" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2048" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2048" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2048</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_469" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_469" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_469" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_469</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2124" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2124" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2124</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2805" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2805" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2805</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_444" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_444" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_444</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2891" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2891" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2891</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3170" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3170" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3170</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2944" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2944" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2944</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_2949" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2949" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2949</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_2749" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2749" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2749</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2814" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2814" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2814</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2726" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2726" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2726</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_482" instance="CLB[130]" mode="default">
		<inputs>
			<port name="LUTA">net_487 net_343 net_486 net_353 open open</port>
			<port name="LUTB">net_57 net_17 net_3333 open open open</port>
			<port name="LUTC">net_461 net_57 net_17 open open open</port>
			<port name="LUTD">net_453 net_454 net_483 net_452 open open</port>
			<port name="LUTE">net_256 net_3333 net_814 net_636 net_231 open</port>
			<port name="LUTF">net_453 net_452 net_454 net_451 net_480 net_479</port>
			<port name="LUTG">net_484 net_453 open open open open</port>
			<port name="LUTH">net_480 net_452 net_453 net_451 net_479 net_454</port>
			<port name="I">net_1841 net_1171 net_1453 net_2549 open open net_1970 net_478</port>
			<port name="X">net_453 open open open net_1117 net_729 net_1245 net_453</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_403 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_451" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_451" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_451" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_451</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_454" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_454" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_454" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_454</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_453" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_453" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_453" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_453</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1970" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1970" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1970" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1970</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_452" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_452" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_452" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_452</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1897" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1897" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1897</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_478" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_478" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_478" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_478</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_482" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_482" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_482</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_483" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_483" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_483</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_814" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_814" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_814</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_1179" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1179" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1179</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_1076" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1076" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1076</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1453" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1453" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1453</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1112" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1112" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1112</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_1062" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1062" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1062</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_1135" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1135" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1135</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2738" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2738" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2738</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_484" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_484" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_484</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_479" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_479" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_479</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2193" instance="CLB[131]" mode="default">
		<inputs>
			<port name="LUTA">net_193 net_194 net_195 net_196 open open</port>
			<port name="LUTB">net_491 net_349 net_488 open open open</port>
			<port name="LUTC">net_348 net_2968 net_3284 net_2695 net_54 open</port>
			<port name="LUTD">net_488 net_349 net_489 net_491 net_485 open</port>
			<port name="LUTE">net_496 net_495 open open open open</port>
			<port name="LUTF">net_488 net_491 net_489 net_14 net_349 open</port>
			<port name="LUTG">net_351 net_36 net_3332 open open open</port>
			<port name="LUTH">net_349 net_14 net_491 net_488 net_489 net_485</port>
			<port name="I">net_2145 open open open open open net_494 net_2144</port>
			<port name="X">net_495 net_75 open open net_2054 net_2070 net_2956 net_2116</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_303 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2144" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2144" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2144" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2144</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2116" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2116" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2116" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2116</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_75" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_75" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_75" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_75</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_494" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_494" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_494" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_494</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_493" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_493" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_493" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_493</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2145" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2145" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2145" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2145</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_488" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_501" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_501" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_501</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_488" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_488" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_488</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2193" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2193" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2193</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_496" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_496" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_496</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_62" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_62" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_62</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_93" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_93" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_93</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_2893" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2893" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2893</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_2898" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2898" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2898</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_2955" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2955" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2955</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_495" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_495" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_495</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_54" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_54" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_54</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3332" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3332" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3332</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_509" instance="CLB[132]" mode="default">
		<inputs>
			<port name="LUTA">net_232 net_350 net_223 net_2740 open open</port>
			<port name="LUTB">net_223 net_350 net_232 net_2740 open open</port>
			<port name="LUTC">net_498 net_504 net_501 net_500 net_509 open</port>
			<port name="LUTD">net_507 net_347 open open open open</port>
			<port name="LUTE">net_512 net_232 net_350 open open open</port>
			<port name="LUTF">net_509 net_498 net_500 net_504 net_501 net_499</port>
			<port name="LUTG">net_285 net_271 open open open open</port>
			<port name="LUTH">net_2740 net_350 net_192 net_232 net_223 net_511</port>
			<port name="I">net_997 net_2786 net_1995 net_2055 net_2063 net_1801 net_2527 net_2178</port>
			<port name="X">net_2047 net_1832 net_2760 net_2094 open open open net_2077</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_392 net_303 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_489" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_489" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_489" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_489</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_510" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_510" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_510" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_510</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1949" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1949" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1949" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1949</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_504" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_504" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_504" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_504</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_497" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_497" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_497" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_497</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2235" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2235" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2235</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2178" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2178" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2178" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2178</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_509" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_509" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_509</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2069" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2069" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2069</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_998" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_998" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_998</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3290" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3290" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3290</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2863" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2863" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2863</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2843" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2843" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2843</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2760" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2760" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2760</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2928" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2928" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2928</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2927" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2927" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2927</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_2934" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2934" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2934</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_159" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_159" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_159</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_1236" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1236" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1236</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2942" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2942" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2942</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_223" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_223" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_223</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2231" instance="CLB[133]" mode="default">
		<inputs>
			<port name="LUTA">net_528 net_520 open open open open</port>
			<port name="LUTB">net_508 net_35 net_244 net_490 open open</port>
			<port name="LUTC">net_3141 net_3139 net_3130 net_3134 open open</port>
			<port name="LUTD">net_2715 net_2665 net_2886 net_481 net_2887 open</port>
			<port name="LUTE">net_407 net_255 open open open open</port>
			<port name="LUTF">net_3134 net_3130 net_3133 net_3131 net_3128 net_3126</port>
			<port name="LUTG">net_519 net_346 net_526 net_524 net_520 net_522</port>
			<port name="LUTH">net_346 net_526 net_524 net_520 net_338 net_519</port>
			<port name="I">net_2556 net_2565 net_2569 net_1833 net_1763 net_2843 net_1113 net_1973</port>
			<port name="X">net_2034 open open open open open open net_3134</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_403 net_392 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2230" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2230" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2230" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2230</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2229" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2229" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2229" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2229</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1879" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1879" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1879" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1879</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3130" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3130" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3130" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3130</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3131" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3131" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3131</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1973" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1973" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1973" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1973</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3138" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3138" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3138</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2216" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2216" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2216</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2231" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2231" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2231</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2787" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2787" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2787</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1262" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1262" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1262</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_1244" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1244" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1244</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_1242" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1242" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1242</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_137" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_137" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_137</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_2935" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2935" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2935</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2844" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2844" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2844</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2237" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2237" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2237</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3142" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3142" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3142</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2665" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2665" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2665</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_842" instance="CLB[134]" mode="default">
		<inputs>
			<port name="LUTA">net_966 net_908 net_906 net_907 open open</port>
			<port name="LUTB">net_671 net_754 net_790 net_794 net_1260 open</port>
			<port name="LUTC">net_1098 net_1093 open open open open</port>
			<port name="LUTD">net_1032 net_1114 net_632 open open open</port>
			<port name="LUTE">net_1260 net_754 net_794 net_790 net_671 open</port>
			<port name="LUTF">net_1010 net_1007 net_1011 net_807 net_1017 net_1015</port>
			<port name="LUTG">net_666 net_842 open open open open</port>
			<port name="LUTH">net_1260 net_754 net_671 net_790 net_794 net_823</port>
			<port name="I">net_2458 net_2305 net_2467 net_807 open open net_2526 net_2513</port>
			<port name="X">net_908 net_2471 net_1840 open net_2395 net_2863 net_2072 net_2487</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_292 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2526" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2526" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2526" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2526</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_846" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_846" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_846" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_846</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2458" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2458" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2458" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2458</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_794" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_794" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_794" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_794</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1027" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1027" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1027</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_845" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_845" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_845" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_845</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2487" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2487" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2487</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2513" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2513" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2513" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2513</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_842" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_842" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_842</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_966" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_966" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_966</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_754" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_754" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_754</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_790" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_790" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_790</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_632" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_632" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_632</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_581" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_581" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_581</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_807" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_807" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_807</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1013" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1013" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1013</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_666" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_666" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_666</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_2864" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2864" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2864</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_2930" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2930" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2930</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1260" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1260" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1260</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_823" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_823" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_823</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_779" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_779" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_779</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_850" instance="CLB[135]" mode="default">
		<inputs>
			<port name="LUTA">net_790 net_695 net_671 net_734 open open</port>
			<port name="LUTB">net_1291 net_1279 net_1285 open open open</port>
			<port name="LUTC">net_790 net_695 net_671 open open open</port>
			<port name="LUTD">net_844 net_850 net_860 net_846 net_843 open</port>
			<port name="LUTE">net_850 net_860 net_844 open open open</port>
			<port name="LUTF">net_696 net_793 open open open open</port>
			<port name="LUTG">net_1215 net_1218 net_1220 net_1209 open open</port>
			<port name="LUTH">net_695 net_790 net_671 net_734 net_852 net_823</port>
			<port name="I">net_2510 open open open net_2874 net_2981 net_2408 net_2430</port>
			<port name="X">net_1279 open open open open net_2475 open net_2376</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_403 net_292 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_849" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_849" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_849" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_849</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_848" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_848" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_848</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2376" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2376" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2376" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2376</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_843" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_843" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_843" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_843</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2510" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2510" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2510" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2510</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2475" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2475" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2475</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2482" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2482" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2482" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2482</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2480" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2480" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2480</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_935" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_935" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_935" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_935</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2430" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2360" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2360" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2360</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2430" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2430" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2430</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_850" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_850" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_850</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1291" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1291" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1291</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_767" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_767" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_767</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_793" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">LUT6_2[4].O6[0]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_793" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_793</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2882" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2882" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2882</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_805" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_805" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_805</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2980" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2980" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2980</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_650" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">LUT6_2[6].O6[0]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_650" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_650</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_696" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_696" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_696</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_695" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_695" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_695</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_734" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_734" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_734</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_861" instance="CLB[136]" mode="default">
		<inputs>
			<port name="LUTA">net_1033 net_804 open open open open</port>
			<port name="LUTB">net_826 net_764 net_816 net_766 open open</port>
			<port name="LUTC">net_1007 net_807 net_1005 net_1008 open open</port>
			<port name="LUTD">net_1002 net_2968 net_599 open open open</port>
			<port name="LUTE">net_1052 net_1048 net_729 net_646 net_1049 net_1050</port>
			<port name="LUTF">net_907 net_908 net_906 net_909 net_784 net_905</port>
			<port name="LUTG">net_1163 net_1164 net_1162 open open open</port>
			<port name="LUTH">net_826 net_820 net_816 net_668 net_766 net_739</port>
			<port name="I">net_2519 open open open net_2078 net_2086 net_2871 net_2446</port>
			<port name="X">net_2457 net_2295 open open net_2506 net_2405 net_2476 net_2515</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_436 net_292 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_905" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_905" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_905" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_905</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_853" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_853" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_853" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_853</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2519" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2519" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2519" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2519</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1048" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1048" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1048" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1048</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2457" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2457" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2457</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2515" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2515" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2515</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2446" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2446" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2446" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2446</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_861" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_861" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_861</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_764" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_764" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_764</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_826" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_826" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_826</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_646" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_646" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_646</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_816" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_816" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_816</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2943" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2943" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2943</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_668" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_668" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_668</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2903" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2903" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2903</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_804" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_804" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_804</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2883" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2883" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2883</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_766" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_766" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_766</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_739" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_739" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_739</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1581" instance="CLB[137]" mode="default">
		<inputs>
			<port name="LUTA">net_982 net_783 net_759 net_983 open open</port>
			<port name="LUTB">net_1093 net_1097 net_1098 net_1249 open open</port>
			<port name="LUTC">net_759 net_982 net_783 net_983 net_1431 open</port>
			<port name="LUTD">net_1431 net_784 net_783 net_1428 open open</port>
			<port name="LUTE">net_749 net_1426 net_1171 net_706 open open</port>
			<port name="LUTF">net_1431 net_759 net_977 net_983 net_783 net_982</port>
			<port name="LUTG">net_1636 net_1581 open open open open</port>
			<port name="LUTH">net_3124 net_3135 net_4 net_2890 net_880 net_1558</port>
			<port name="I">net_2563 net_2441 open open net_2049 net_2079 net_2495 net_2271</port>
			<port name="X">net_2517 open open open open open open net_2463</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_436 net_392 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2271" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2271" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2271" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2271</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2463" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2463" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2463" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2463</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2517" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2517" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2517" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2517</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_983" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_983" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_983" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_983</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2563" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2563" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2563" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2563</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1172" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1172" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1172</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_964" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_964" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_964</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1806" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1806" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1806" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1806</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1581" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1581" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1581</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_812" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_812" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_812</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1428" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1428" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1428</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_749" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_749" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_749</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2894" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2894" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2894</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2916" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2916" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2916</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_783" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_783" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_783</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_759" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_759" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_759</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2890" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2890" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2890</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_15" instance="CLB[138]" mode="default">
		<inputs>
			<port name="LUTA">net_1058 net_2655 net_758 net_381 net_2742 open</port>
			<port name="LUTB">net_2136 net_2014 net_1936 net_1991 net_1947 open</port>
			<port name="LUTC">net_947 net_3234 net_3101 open open open</port>
			<port name="LUTD">net_3101 net_447 net_1113 net_947 open open</port>
			<port name="LUTE">net_2202 net_114 net_3 net_825 open open</port>
			<port name="LUTF">net_2655 net_1058 net_758 net_381 net_2742 net_159</port>
			<port name="LUTG">net_1058 net_159 net_2655 net_2742 net_758 net_381</port>
			<port name="LUTH">net_3236 net_3239 net_381 net_3232 net_3238 net_3237</port>
			<port name="I">net_3240 net_3101 net_2592 net_758 open open net_381 net_1828</port>
			<port name="X">net_2294 net_2931 net_2931 net_2652 net_2075 open open net_1913</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3239" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3239" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3239" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3239</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1828" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1828" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1828" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1828</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1936" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1936" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1936" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1936</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1947" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1947" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1947" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1947</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2136" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2136" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2136" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2136</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3236" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3236" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3236</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3237" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3237" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3237</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_15" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_15" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_15</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3101" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3101" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3101</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3241" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3241" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3241</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2969" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2969" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2969</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2592" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2592" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2592</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3000" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3000" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3000</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2581" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2581" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2581</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3155" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3155" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3155</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2503" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2503" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2503</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2931" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2931" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2931</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_3240" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3240" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3240</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_758" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_758" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_758</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_381" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_381" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_381</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3274" instance="CLB[139]" mode="default">
		<inputs>
			<port name="LUTA">net_3276 net_2642 net_2636 net_3210 open open</port>
			<port name="LUTB">net_3274 net_3272 net_3271 net_3269 net_3273 open</port>
			<port name="LUTC">net_3264 net_3210 net_2642 net_3265 net_2677 open</port>
			<port name="LUTD">net_84 net_83 net_86 net_75 net_79 open</port>
			<port name="LUTE">net_3271 net_3272 net_3274 net_3273 net_3269 open</port>
			<port name="LUTF">net_39 net_3343 net_3317 net_470 net_65 net_991</port>
			<port name="LUTG">net_3272 net_3271 net_3274 net_3269 open open</port>
			<port name="LUTH">net_3210 net_2636 net_3265 net_3264 net_2642 net_2671</port>
			<port name="I">net_3203 net_3213 net_2884 net_2247 open open net_991 net_1853</port>
			<port name="X">net_86 net_2089 open open net_2240 net_2301 net_2263 net_1988</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_403 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3269" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3269" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3269" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3269</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1909" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1909" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1909" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1909</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3272" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3272" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3272" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3272</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1853" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1853" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1853" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1853</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1988" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1988" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1988" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1988</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_84" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_84" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_84</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1888" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1888" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1888" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1888</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3274" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3274" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3274</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_91" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_91" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_91</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3204" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3204" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3204</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2884" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2884" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2884</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3214" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3214" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3214</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_3042" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3042" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3042</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_535" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_535" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_535</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_644" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_644" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_644</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_3201" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3201" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3201</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_594" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_594" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_594</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3028" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3028" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3028</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_991" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_991" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_991</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2677" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2677" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2677</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3232" instance="CLB[140]" mode="default">
		<inputs>
			<port name="LUTA">net_3239 net_3232 net_3233 net_3236 net_3238 open</port>
			<port name="LUTB">net_3239 net_3236 net_3232 net_3233 net_3238 open</port>
			<port name="LUTC">net_3242 net_3241 open open open open</port>
			<port name="LUTD">net_3233 net_3232 net_3238 net_3236 net_381 open</port>
			<port name="LUTE">net_381 net_758 net_1058 net_2655 net_2742 open</port>
			<port name="LUTF">net_3243 net_3233 net_3236 net_3232 open open</port>
			<port name="LUTG">net_3239 net_3233 net_3236 net_3232 open open</port>
			<port name="LUTH">net_3231 net_2682 net_3244 net_2708 net_2743 net_903</port>
			<port name="I">net_2834 net_3157 net_1808 net_2652 net_1798 open net_2834 net_1990</port>
			<port name="X">net_3233 net_1941 net_3173 open net_3196 net_2107 net_3031 net_3241</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_303 net_303 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2639" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2639" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2639" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2639</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1990" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1990" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1990" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1990</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3238" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3238" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3238" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3238</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1981" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1981" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1981" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1981</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3233" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3233" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3233" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3233</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1901" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1901" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1901" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1901</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1989" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1989" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1989" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1989</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3232" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3232" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3232</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3243" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3243" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3243</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2842" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2842" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2842</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2652" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2652" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2652</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3084" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3084" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3084</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3196" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3196" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3196</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_547" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_547" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_547</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_3169" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3169" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3169</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3209" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3209" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3209</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3157" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3157" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3157</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_8" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_8" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_8</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_3032" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3032" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3032</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2841" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2841" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2841</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3242" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3242" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3242</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2700" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2700" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2700</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3249" instance="CLB[141]" mode="default">
		<inputs>
			<port name="LUTA">net_2738 net_3290 net_2741 net_237 net_3214 open</port>
			<port name="LUTB">net_925 net_2741 net_2738 net_3214 net_237 open</port>
			<port name="LUTC">net_3259 net_414 net_3255 net_3254 net_3247 open</port>
			<port name="LUTD">net_3253 net_3254 net_3255 net_3248 net_3259 open</port>
			<port name="LUTE">net_2741 net_3214 net_3290 net_2738 net_2647 open</port>
			<port name="LUTF">net_86 net_75 net_83 net_84 open open</port>
			<port name="LUTG">net_117 net_111 net_112 net_113 open open</port>
			<port name="LUTH">net_3290 net_2738 net_237 net_3214 net_925 net_2741</port>
			<port name="I">net_2575 net_2580 net_1344 net_707 net_2585 net_2578 net_117 net_1954</port>
			<port name="X">net_111 net_2539 net_1340 net_1344 net_2366 net_2529 net_2571 net_1946</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3248" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3248" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3248" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3248</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3247" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3247" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3247" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3247</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3213" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3213" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3213" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3213</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3226" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3226" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3226" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3226</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3230" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3230" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3230" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3230</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1946" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1946" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1946" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1946</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1954" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1954" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1954" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1954</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3249" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3249" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3249</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_128" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_128" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_128</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1452" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1452" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1452</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1442" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1442" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1442</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1434" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1434" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1434</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1344" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1344" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1344</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1346" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1346" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1346</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1345" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1345" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1345</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1327" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1327" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1327</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_707" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_707" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_707</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1415" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1415" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1415</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1438" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1438" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1438</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1422" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1422" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1422</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1418" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1418" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1418</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_129" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_129" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_129</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2647" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2647" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2647</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2741" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2741" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2741</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1986" instance="CLB[142]" mode="default">
		<inputs>
			<port name="LUTA">net_3076 net_3077 net_3058 net_2912 open open</port>
			<port name="LUTB">net_3085 net_1014 net_936 net_181 open open</port>
			<port name="LUTC">net_2632 net_2896 net_2895 open open open</port>
			<port name="LUTD">net_2801 net_181 net_2700 net_2690 open open</port>
			<port name="LUTE">net_2994 net_2996 net_2995 net_2999 open open</port>
			<port name="LUTF">net_3076 net_3058 net_3077 net_2912 net_3060 net_3059</port>
			<port name="LUTG">net_3084 net_3157 net_936 net_2896 open open</port>
			<port name="LUTH">net_2708 net_2682 net_3231 net_903 net_2743 net_3230</port>
			<port name="I">net_2801 net_2632 open open net_2958 net_2808 net_2982 net_1014</port>
			<port name="X">net_2033 open open open open open open net_1959</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_292 net_436 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2063" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2063" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2063" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2063</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2068" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2068" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2068</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3077" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3077" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3077" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3077</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3059" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3059" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3059" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3059</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3060" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3060" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3060" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3060</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3070" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3070" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3070</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2912" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2912" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2912" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2912</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2055" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2055" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2055</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2093" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2093" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2093</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3076" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3076" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3076" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3076</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1986" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1986" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1986</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2801" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2801" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2801</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3074" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3074" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3074</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_3073" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3073" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3073</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2959" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2959" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2959</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2831" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2831" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2831</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_2993" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2993" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2993</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1014" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1014" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1014</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3085" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3085" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3085</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1514" instance="CLB[143]" mode="default">
		<inputs>
			<port name="LUTA">net_1570 net_3079 net_2558 net_936 open open</port>
			<port name="LUTB">net_1192 net_1325 net_1314 net_1359 open open</port>
			<port name="LUTC">net_2558 net_1570 net_936 net_1414 open open</port>
			<port name="LUTD">net_1414 net_3079 net_936 net_2558 net_1014 open</port>
			<port name="LUTE">net_2113 net_1559 net_1014 open open open</port>
			<port name="LUTF">net_2679 net_1514 net_1891 net_1536 net_1503 net_1525</port>
			<port name="LUTG">net_1611 net_1495 open open open open</port>
			<port name="LUTH">net_1570 net_2558 net_936 net_3079 net_1414 net_1014</port>
			<port name="I">net_1170 open open open open open net_1495 net_3079</port>
			<port name="X">open net_1495 open open net_3114 net_3041 net_2962 net_1770</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_436 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1547" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1547" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1547" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1547</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1170" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1170" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1170" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1170</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1525" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1525" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1525" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1525</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1470" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1470" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1470" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1470</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1503" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1503" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1503" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1503</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1848" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1848" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1848</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1770" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1770" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1770" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1770</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1514" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1514" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1514</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1559" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1559" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1559</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1414" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1414" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1414</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1610" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1610" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1610</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_3117" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3117" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3117</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_3040" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3040" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3040</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_3051" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3051" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3051</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1611" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1611" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1611</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3079" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3079" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3079</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1570" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1570" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1570</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2071" instance="CLB[144]" mode="default">
		<inputs>
			<port name="LUTA">net_2937 net_2768 net_2664 net_825 net_2955 open</port>
			<port name="LUTB">net_3014 net_3006 net_3015 net_3008 open open</port>
			<port name="LUTC">net_3036 net_3033 net_3034 open open open</port>
			<port name="LUTD">net_3049 net_3048 open open open open</port>
			<port name="LUTE">net_2731 net_2902 net_2705 net_2889 net_2643 net_2888</port>
			<port name="LUTF">net_2937 net_825 net_2929 net_3257 net_2768 net_2664</port>
			<port name="LUTG">net_2937 net_2929 net_2768 net_3257 net_2664 net_825</port>
			<port name="LUTH">net_3007 net_3011 net_3014 net_3006 net_3010 net_3009</port>
			<port name="I">net_3047 open open open open open net_3048 net_2074</port>
			<port name="X">net_3045 open open open net_2309 net_2255 net_2286 net_2103</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3011" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3011" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3011" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3011</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2070" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2070" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2070" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2070</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2074" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2074" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2074</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2103" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2103" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2103" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2103</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3033" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3033" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3033" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3033</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3058" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3058" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3058</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3006" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3006" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3006</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3009" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3009" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3009</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2071" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2071" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2071</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3048" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3048" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3048</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3045" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3045" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3045</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_633" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_633" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_633</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_642" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_642" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_642</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_628" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_628" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_628</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3049" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3049" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3049</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2888" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2888" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2888</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2889" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2889" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2889</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3018" instance="CLB[145]" mode="default">
		<inputs>
			<port name="LUTA">net_2833 net_2834 net_625 net_2820 net_2808 open</port>
			<port name="LUTB">net_325 net_2920 open open open open</port>
			<port name="LUTC">net_2737 net_514 net_2661 net_459 open open</port>
			<port name="LUTD">net_121 net_123 net_112 net_111 open open</port>
			<port name="LUTE">net_2874 net_2871 net_2870 net_2873 net_2816 net_2817</port>
			<port name="LUTF">net_2036 net_3223 net_1914 net_780 net_92 net_3257</port>
			<port name="LUTG">net_3100 net_3096 net_3095 net_3098 open open</port>
			<port name="LUTH">net_503 net_3146 net_2934 net_2806 net_2921 net_2917</port>
			<port name="I">net_1883 open open open open open net_1851 net_2067</port>
			<port name="X">net_1787 net_2028 net_2324 net_2317 open open open net_2023</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2023" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2023" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2023" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2023</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3100" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3100" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3100" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3100</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2820" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2820" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2820" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2820</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2817" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2817" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2817</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1851" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1851" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1851" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1851</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2011" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2011" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2011</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1787" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1787" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1787</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2067" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2067" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2067" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2067</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3018" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3018" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3018</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_503" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_503" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_503</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3146" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3146" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3146</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2786" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2786" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2786</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="net_2835" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2835" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2835</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_544" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_544" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_544</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_2661" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2661" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2661</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2806" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2806" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2806</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2921" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2921" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2921</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3026" instance="CLB[146]" mode="default">
		<inputs>
			<port name="LUTA">net_2983 net_3026 net_2894 net_2970 open open</port>
			<port name="LUTB">net_2979 net_2900 net_2916 net_2911 net_2959 open</port>
			<port name="LUTC">net_3004 net_2650 net_2940 open open open</port>
			<port name="LUTD">net_2894 net_3026 net_3018 net_2781 open open</port>
			<port name="LUTE">net_186 net_187 net_47 net_191 open open</port>
			<port name="LUTF">net_2781 net_2894 net_3018 net_3026 net_2983 net_2932</port>
			<port name="LUTG">net_2811 net_2799 net_2828 net_2829 open open</port>
			<port name="LUTH">net_2631 net_781 net_2933 net_2932 net_2894 net_2810</port>
			<port name="I">net_2650 open open open net_2012 net_2043 net_2332 net_2035</port>
			<port name="X">net_1955 open open open open open open net_2092</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_292 net_292 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2062" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2062" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2062" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2062</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2970" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2970" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2970" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2970</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2983" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2983" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2983" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2983</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2910" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2910" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2910" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2910</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2092" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2092" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2092</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1955" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1955" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1955" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1955</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2106" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2106" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2106</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2956" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2956" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2956</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2035" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2827" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2827" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2827</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2035" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2035" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2035</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3026" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3026" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3026</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2650" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2650" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2650</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3005" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3005" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3005</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_2767" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2767" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2767</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_2789" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2789" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2789</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_640" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_640" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_640</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2947" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2947" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2947</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2810" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2810" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2810</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1325" instance="CLB[147]" mode="default">
		<inputs>
			<port name="LUTA">net_869 net_1447 net_2968 net_4 open open</port>
			<port name="LUTB">net_1447 net_2968 net_869 open open open</port>
			<port name="LUTC">net_1588 net_3 open open open open</port>
			<port name="LUTD">net_1577 net_1579 net_1575 net_1578 net_1589 net_606</port>
			<port name="LUTE">net_148 net_470 net_1181 net_1003 net_1558 net_892</port>
			<port name="LUTF">net_1003 net_3124 net_1181 net_2824 net_669 net_514</port>
			<port name="LUTG">net_1359 net_1192 net_1325 net_1348 net_1314 open</port>
			<port name="LUTH">net_2968 net_4 net_869 net_1447 net_3124 net_1058</port>
			<port name="I">net_2245 net_2268 net_2276 net_2307 net_2315 net_2253 net_1839 net_2299</port>
			<port name="X">net_148 net_595 open open open open open net_2243</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_303 net_292 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1314" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1314" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1314" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1314</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1370" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1370" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1370</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1348" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1348" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1348" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1348</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1578" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1578" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1578" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1578</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2299" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2299" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2299</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1359" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1359" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1359</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1192" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1192" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1192</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1827" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1827" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1827" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1827</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1325" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1325" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1325</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2325" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2325" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2325</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_590" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_590" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_590</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1587" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1587" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1587</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_532" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_532" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_532</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_618" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_618" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_618</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_572" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_572" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_572</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="net_595" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_595" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_595</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_624" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_624" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_624</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_26" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_26" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_26</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_606" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_606" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_606</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2824" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2824" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2824</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1511" instance="CLB[148]" mode="default">
		<inputs>
			<port name="LUTA">net_2802 net_1182 net_1228 net_1210 net_1139 open</port>
			<port name="LUTB">net_1541 net_1511 net_1513 net_1510 open open</port>
			<port name="LUTC">net_569 net_1112 net_1239 open open open</port>
			<port name="LUTD">net_1417 net_1112 net_569 open open open</port>
			<port name="LUTE">net_1298 net_1296 net_1306 net_1265 net_688 open</port>
			<port name="LUTF">net_727 net_654 net_556 net_733 net_534 net_726</port>
			<port name="LUTG">net_1368 net_1363 net_1358 net_1369 open open</port>
			<port name="LUTH">net_3046 net_2691 net_580 net_3124 net_545 net_584</port>
			<port name="I">net_2577 net_2277 net_2254 net_2269 net_2000 open net_1511 net_2312</port>
			<port name="X">net_2280 net_2412 net_2444 net_1109 net_1367 net_1112 net_2775 net_2310</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_392 net_436 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2310" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2310" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2310" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2310</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2280" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2280" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2280" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2280</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1109" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1109" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1109" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1109</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1111" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1111" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1111</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1116" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1116" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1116" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1116</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2577" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2577" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2577" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2577</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1139" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1139" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1139</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2312" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2324" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2324" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2324</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2312" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2312" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2312</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1511" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1511" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1511</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_569" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_569" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_569</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1417" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1417" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1417</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_688" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_688" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_688</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_545" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_545" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_545</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_733" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_733" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_733</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_534" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_534" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_534</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1119" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1119" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1119</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_556" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_556" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_556</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1368" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1368" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1368</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2775" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2775" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2775</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1118" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1118" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1118</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_3205" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3205" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3205</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1541" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1541" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1541</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_580" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_580" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_580</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_584" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_584" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_584</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2285" instance="CLB[149]" mode="default">
		<inputs>
			<port name="LUTA">net_1511 net_1513 net_1515 net_1517 net_1516 open</port>
			<port name="LUTB">net_1510 net_1516 net_1513 net_1517 net_1515 open</port>
			<port name="LUTC">net_1527 net_3268 net_1521 net_3046 open open</port>
			<port name="LUTD">net_3046 net_2724 net_1526 net_1524 net_533 open</port>
			<port name="LUTE">net_1133 net_1127 net_1125 net_1136 open open</port>
			<port name="LUTF">net_1022 net_971 net_1250 net_970 net_972 open</port>
			<port name="LUTG">net_2724 net_1526 net_1524 net_3046 open open</port>
			<port name="LUTH">net_1513 net_1510 net_1511 net_1515 net_1517 net_1516</port>
			<port name="I">net_1524 net_970 open open net_2262 net_2308 net_2300 open</port>
			<port name="X">net_2335 net_2327 net_2554 open open open open net_3268</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2599" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2599" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2599" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2599</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1488" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1488" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1488" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1488</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1515" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1515" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1515" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1515</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1513" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1513" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1513" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1513</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2327" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2327" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2327" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2327</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2548" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2548" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2548</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2335" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2335" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2335" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2335</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1517" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1516" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1516" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1516</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1517" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1517" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1517</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2285" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2285" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2285</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3268" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3268" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3268</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1526" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1526" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1526</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_533" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_533" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_533</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1022" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1022" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1022</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1250" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1250" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1250</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_609" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_609" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_609</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_643" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_643" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_643</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_3001" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3001" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3001</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1527" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1527" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1527</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_541" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_541" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_541</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1522" instance="CLB[150]" mode="default">
		<inputs>
			<port name="LUTA">net_1521 net_2558 net_1518 net_545 open open</port>
			<port name="LUTB">net_1518 net_1521 net_2558 net_545 net_1535 open</port>
			<port name="LUTC">net_1535 net_1521 net_545 net_2558 open open</port>
			<port name="LUTD">net_1533 net_1528 net_1529 open open open</port>
			<port name="LUTE">net_1528 net_1520 net_1533 net_1539 open open</port>
			<port name="LUTF">net_1518 net_1535 net_2558 net_1521 net_545 net_580</port>
			<port name="LUTG">net_1529 net_1533 net_1522 net_1530 open open</port>
			<port name="LUTH">net_1526 net_1524 net_533 net_2724 net_3046 net_2447</port>
			<port name="I">net_2604 net_1469 net_1274 net_1866 net_1545 net_605 net_2602 net_2267</port>
			<port name="X">net_2595 net_2605 net_2597 net_1274 net_1543 net_1595 net_1568 net_1534</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1533" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1533" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1533" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1533</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1534" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1534" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1534</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1529" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1529" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1529" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1529</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1528" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1528" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1528" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1528</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2295" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2295" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2295" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2295</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2602" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2602" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2602" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2602</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1530" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1530" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1530</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2267" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2267" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2267" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2267</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1522" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1522" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1522</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1466" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1466" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1466</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1465" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1465" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1465</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1469" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1469" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1469</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1754" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1754" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1754</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1455" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1455" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1455</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1275" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1275" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1275</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1273" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1273" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1273</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2957" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2957" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2957</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1542" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1542" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1542</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1544" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1544" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1544</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1594" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1594" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1594</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1619" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1619" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1619</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1593" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1593" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1593</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1467" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1467" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1467</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1535" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1535" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1535</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_574" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_574" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_574</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1497" instance="CLB[151]" mode="default">
		<inputs>
			<port name="LUTA">net_627 net_1501 net_1497 open open open</port>
			<port name="LUTB">net_572 net_1544 net_543 net_1548 net_1542 open</port>
			<port name="LUTC">net_550 net_548 net_1497 net_2657 net_1501 open</port>
			<port name="LUTD">net_572 net_1544 net_1548 net_543 open open</port>
			<port name="LUTE">net_1330 net_1452 net_707 open open open</port>
			<port name="LUTF">net_1318 net_1445 net_1319 net_1423 net_1420 net_1409</port>
			<port name="LUTG">net_1007 net_807 net_1005 net_1008 open open</port>
			<port name="LUTH">net_1542 net_543 net_1544 net_1548 net_1558 net_540</port>
			<port name="I">net_2583 net_2409 open open open open net_2313 net_2258</port>
			<port name="X">net_2261 open net_2330 net_1849 open open open net_2328</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_392 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2305" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2305" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2305" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2305</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1501" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1501" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1501" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1501</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1508" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1508" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1508</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2261" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2261" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2261" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2261</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1543" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1543" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1543" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1543</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1319" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1319" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1319" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1319</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2328" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2328" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2328</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2258" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2258" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2258" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2258</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1497" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1497" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1497</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_571" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_571" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_571</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1423" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1423" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1423</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1507" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">LUT6_2[1].O5[0]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1507" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1507</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_690" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_690" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_690</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_537" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_537" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_537</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_3235" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3235" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3235</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_627" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_627" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_627</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_543" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_543" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_543</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_540" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_540" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_540</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1512" instance="CLB[152]" mode="default">
		<inputs>
			<port name="LUTA">net_1255 net_1052 net_1416 net_1078 open open</port>
			<port name="LUTB">net_1128 net_1131 net_682 net_1245 open open</port>
			<port name="LUTC">net_1121 net_1246 net_552 open open open</port>
			<port name="LUTD">net_1300 net_1301 net_1304 open open open</port>
			<port name="LUTE">net_633 net_2979 open open open open</port>
			<port name="LUTF">net_661 net_1128 net_1245 net_682 net_1132 open</port>
			<port name="LUTG">net_613 net_3090 net_1077 open open open</port>
			<port name="LUTH">net_3124 net_584 net_1473 net_2957 net_587 net_2913</port>
			<port name="I">net_575 net_2434 net_2320 net_1122 net_2306 open net_2338 net_2282</port>
			<port name="X">net_2388 open open open net_2323 net_2702 net_2331 net_2545</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_292 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1077" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1077" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1077" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1077</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2434" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2434" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2434</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2545" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2545" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2545" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2545</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1763" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1763" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1763</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1128" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1128" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1128" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1128</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1133" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1133" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1133</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_682" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_682" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_682" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_682</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2388" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2388" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2388</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1300" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1300" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1300" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1300</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2338" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2338" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2338" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2338</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2282" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2282" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2282" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2282</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1512" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1512" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1512</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_667" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_667" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_667</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1480" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1480" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1480</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_719" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_719" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_719</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_613" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_613" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_613</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_1121" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1121" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1121</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_578" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_578" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_578</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_552" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_552" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_552</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1148" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1148" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1148</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_560" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_560" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_560</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_575" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_575" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_575</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1416" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1416" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1416</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_587" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_587" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_587</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2247" instance="CLB[153]" mode="default">
		<inputs>
			<port name="LUTA">net_1355 net_1364 net_1357 net_1368 open open</port>
			<port name="LUTB">net_1169 net_573 net_556 net_1258 net_2824 open</port>
			<port name="LUTC">net_665 net_1366 net_1452 net_617 open open</port>
			<port name="LUTD">net_1479 net_623 open open open open</port>
			<port name="LUTE">net_665 net_1452 net_617 net_1366 open open</port>
			<port name="LUTF">net_1052 net_1081 net_1074 net_1078 open open</port>
			<port name="LUTG">net_2691 net_566 net_3257 net_635 net_2857 open</port>
			<port name="LUTH">net_1520 net_1539 net_1529 net_1533 net_1528 net_1512</port>
			<port name="I">open open open open net_2379 net_2387 net_1452 net_2356</port>
			<port name="X">net_2396 open open open open open open net_2357</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_303 net_436 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2356" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2356" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2356" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2356</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1768" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1768" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1768</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2357" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2357" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2357" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2357</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1364" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1364" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1364" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1364</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_617" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_617" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_617" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_617</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1365" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1365" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1365" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1365</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1363" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1363" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1363</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2396" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2396" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2396" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2396</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1520" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1520" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1520" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1520</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2247" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2247" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2247</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_665" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_665" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_665</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2990" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O5[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2990" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2990</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="net_700" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_700" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_700</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_701" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_701" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_701</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_1366" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1366" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1366</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_566" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_566" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_566</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_635" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_635" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_635</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1506" instance="CLB[154]" mode="default">
		<inputs>
			<port name="LUTA">net_2901 net_2668 net_542 net_2746 open open</port>
			<port name="LUTB">net_1549 net_1548 net_1558 open open open</port>
			<port name="LUTC">net_1548 net_572 net_3223 net_1558 open open</port>
			<port name="LUTD">net_637 net_572 net_1558 net_3223 open open</port>
			<port name="LUTE">net_2646 net_1343 net_1341 net_1335 net_1342 open</port>
			<port name="LUTF">net_2646 net_1334 net_677 open open open</port>
			<port name="LUTG">net_1501 net_1499 net_1498 net_1552 net_1504 net_1506</port>
			<port name="LUTH">net_1548 net_1558 net_572 net_3223 net_2113 net_637</port>
			<port name="I">net_1964 net_2163 net_2355 net_2423 open open net_2257 net_2319</port>
			<port name="X">net_2239 net_1817 net_1824 net_2394 net_2417 net_2363 net_2371 net_2386</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_392 net_392 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1552" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1552" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1552" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1552</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1595" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1595" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1595</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1498" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1498" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1498" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1498</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1504" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1504" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1504" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1504</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1499" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1499" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1499" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1499</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2319" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2319" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2319" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2319</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1342" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1342" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1342" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1342</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1339" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1339" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1339</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2255" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2255" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2255</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1506" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1506" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1506</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_610" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_610" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_610</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2734" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2734" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2734</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_781" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_781" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_781</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3341" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3341" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3341</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_259" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_259" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_259</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_564" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_564" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_564</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_675" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_675" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_675</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_716" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_716" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_716</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_710" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_710" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_710</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_648" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_648" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_648</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_687" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_687" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_687</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_542" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_542" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_542</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_677" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_677" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_677</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_637" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_637" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_637</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1571" instance="CLB[155]" mode="default">
		<inputs>
			<port name="LUTA">net_2746 net_639 net_1550 net_1576 open open</port>
			<port name="LUTB">net_3201 net_1576 net_1550 open open open</port>
			<port name="LUTC">net_1568 net_1565 net_1569 net_1572 net_1573 open</port>
			<port name="LUTD">net_1572 net_1568 net_1565 net_1566 net_1573 net_1569</port>
			<port name="LUTE">net_1568 net_1566 net_1573 net_1565 net_1572 net_1569</port>
			<port name="LUTF">net_1568 net_1573 net_1565 net_1572 net_1569 net_1566</port>
			<port name="LUTG">net_915 net_916 net_798 net_926 open open</port>
			<port name="LUTH">net_1576 net_1550 net_639 net_2746 net_3201 net_1</port>
			<port name="I">net_923 net_3043 net_2302 net_2272 open open net_924 net_639</port>
			<port name="X">net_2249 net_2465 net_2241 net_2264 open open open net_2321</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_436 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1573" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1573" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1573" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1573</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1574" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1574" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1574</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1569" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1569" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1569" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1569</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1572" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1572" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1572</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2311" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2311" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2311" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2311</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2245" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2245" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2245</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2249" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2249" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2249</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1560" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1560" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1560</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2321" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_923" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_923" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_923</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2321" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2321" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2321</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1571" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1571" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1571</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_597" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_597" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_597</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_922" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_922" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_922</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_798" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_798" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_798</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3044" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3044" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3044</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_565" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_565" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_565</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_538" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_538" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_538</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_577" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_577" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_577</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_600" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_600" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_600</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_926" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_926" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_926</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_639" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_639" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_639</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1576" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1576" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1576</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1509" instance="CLB[156]" mode="default">
		<inputs>
			<port name="LUTA">net_1220 net_1212 net_1183 open open open</port>
			<port name="LUTB">net_1544 net_1502 net_1505 net_1558 net_1509 open</port>
			<port name="LUTC">net_649 net_1307 net_676 net_541 open open</port>
			<port name="LUTD">net_1317 net_1311 net_1309 net_1313 open open</port>
			<port name="LUTE">net_1317 net_1309 net_1313 net_1311 open open</port>
			<port name="LUTF">net_1307 net_676 net_541 net_649 net_608 net_1308</port>
			<port name="LUTG">net_1317 net_1313 net_1309 net_1311 open open</port>
			<port name="LUTH">net_2879 net_2225 net_1891 net_561 net_1507 net_586</port>
			<port name="I">net_1308 open open open open open net_2275 net_2265</port>
			<port name="X">net_1309 net_2411 open open net_2367 net_672 open net_2329</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_303 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX open LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2329" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2329" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2329" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2329</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2275" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2275" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2275" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2275</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1311" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1311" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1311" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1311</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1312" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1312" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1312</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2367" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2367" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2367" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2367</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2413" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2413" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2413" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2413</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1309" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1309" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1309</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2265" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2265" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2265" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2265</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1509" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1509" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1509</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1317" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1317" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1317</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1307" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1307" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1307</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_676" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_676" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_676</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_656" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_656" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_656</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_672" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">LUT6_2[4].O6[0]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_672" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_672</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1161" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1161" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1161</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_608" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_608" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_608</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_561" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_561" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_561</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_586" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_586" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_586</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_392" instance="CLB[157]" mode="default">
		<inputs>
			<port name="LUTA">net_2559 net_3168 net_3001 net_2447 open open</port>
			<port name="LUTB">net_2348 net_2403 net_2359 net_2370 net_2381 open</port>
			<port name="LUTC">net_3024 net_3168 net_2447 net_3001 net_2846 open</port>
			<port name="LUTD">net_2381 net_2414 net_2348 open open open</port>
			<port name="LUTE">net_736 net_2807 net_314 open open open</port>
			<port name="LUTF">net_2846 net_1 net_3024 net_2447 net_3168 net_3001</port>
			<port name="LUTG">net_3168 net_3001 net_2447 net_3024 open open</port>
			<port name="LUTH">net_2348 net_2381 net_2370 net_2392 net_2359 net_2403</port>
			<port name="I">net_1829 open open open open open net_2018 net_3123</port>
			<port name="X">net_2348 open open open open open open net_1838</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2359" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2359" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2359" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2359</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1807" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1807" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1807" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1807</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2381" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2381" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2381" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2381</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1838" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1838" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1838" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1838</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1793" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1793" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1793</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2866" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2866" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2866" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2866</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2873" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2873" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2873</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2348" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2348" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2348</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2370" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2370" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2370" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2370</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_392" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_392" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_392</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2414" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2414" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2414</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_736" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_736" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_736</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_2807" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2807" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2807</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_314" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_314" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_314</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3024" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3024" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3024</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2292" instance="CLB[158]" mode="default">
		<inputs>
			<port name="LUTA">net_3223 net_2314 open open open open</port>
			<port name="LUTB">net_2325 net_148 net_2757 open open open</port>
			<port name="LUTC">net_1101 net_1098 net_1093 open open open</port>
			<port name="LUTD">net_1106 net_1002 net_2968 net_599 open open</port>
			<port name="LUTE">net_1613 net_1612 net_1620 net_1615 net_1618 open</port>
			<port name="LUTF">net_148 net_2757 net_780 net_2314 net_3223 net_958</port>
			<port name="LUTG">net_2270 net_2292 net_15 net_2281 net_2303 net_3212</port>
			<port name="LUTH">net_2314 net_2757 net_148 net_3223 net_780 net_958</port>
			<port name="I">net_2146 net_2354 net_657 net_2385 open open net_1093 net_1002</port>
			<port name="X">net_2026 net_2722 net_2416 net_2377 open open open net_2278</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2270" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2270" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2270" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2270</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2303" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2303" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2303" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2303</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3212" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3212" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3212" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3212</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1093" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1093" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1093" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1093</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2278" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2278" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2278" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2278</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2281" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2281" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2281</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_303" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_303" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_303</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2292" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2292" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2292</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2812" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2812" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2812</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3335" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3335" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3335</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_198" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_198" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_198</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_579" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_579" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_579</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_657" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_657" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_657</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_881" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_881" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_881</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_693" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_693" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_693</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_684" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_684" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_684</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_1100" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1100" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1100</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_599" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_599" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_599</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1106" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1106" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1106</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2607" instance="CLB[159]" mode="default">
		<inputs>
			<port name="LUTA">net_1563 net_1568 net_1565 net_1566 open open</port>
			<port name="LUTB">net_1593 net_1568 net_1563 net_1565 open open</port>
			<port name="LUTC">net_3234 net_564 net_780 net_3057 open open</port>
			<port name="LUTD">net_1566 net_1573 net_1572 net_1568 net_1565 open</port>
			<port name="LUTE">net_1209 net_1220 net_1218 net_1215 open open</port>
			<port name="LUTF">net_1566 net_1565 net_1569 net_1573 net_1568 open</port>
			<port name="LUTG">net_565 net_2768 net_601 open open open</port>
			<port name="LUTH">net_1568 net_1566 net_1563 net_1565 net_1572 net_1573</port>
			<port name="I">net_1690 net_1734 net_1482 net_1929 net_2484 net_1195 net_1717 net_2288</port>
			<port name="X">net_1472 net_1752 net_1735 net_1477 net_772 net_772 net_723 net_1562</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2244" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2244" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2244" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2244</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2597" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2597" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2597" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2597</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1568" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1568" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1568" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1568</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1566" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1566" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1566</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2600" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2600" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2600" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2600</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2288" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2288" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2288" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2288</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1562" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1562" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1562" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1562</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1563" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1563" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1563" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1563</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2607" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2607" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2607</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1717" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1717" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1717</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1748" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1748" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1748</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1755" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1755" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1755</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1761" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1761" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1761</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1762" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1762" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1762</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1483" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1483" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1483</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1484" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1484" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1484</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2689" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2689" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2689</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1020" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1020" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1020</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_772" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_772" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_772</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1021" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1021" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1021</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1194" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1194" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1194</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1204" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1204" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1204</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1718" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1718" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1718</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1561" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1561" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1561</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_601" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_601" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_601</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2284" instance="CLB[160]" mode="default">
		<inputs>
			<port name="LUTA">net_945 net_946 net_948 net_943 open open</port>
			<port name="LUTB">net_797 net_3246 net_1236 net_786 net_1262 open</port>
			<port name="LUTC">net_662 net_824 net_788 net_1236 net_798 open</port>
			<port name="LUTD">net_960 net_824 net_798 net_911 open open</port>
			<port name="LUTE">net_889 net_887 net_885 net_888 open open</port>
			<port name="LUTF">net_1288 net_1280 net_1279 net_1287 open open</port>
			<port name="LUTG">net_788 net_3246 net_1236 net_557 open open</port>
			<port name="LUTH">net_1596 net_1556 net_1601 net_1599 net_1597 net_1555</port>
			<port name="I">net_2382 net_750 open open net_2422 net_2369 net_2438 open</port>
			<port name="X">net_2499 net_2498 open open net_959 open open net_2472</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_403 net_303</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2472" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2472" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2472" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2472</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_946" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_946" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_946" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_946</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_943" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_943" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_943" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_943</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_945" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_945" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_945" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_945</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_957" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_957" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_957</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2499" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2499" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2499" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2499</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2382" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2382" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2382" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2382</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_949" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_948" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_948" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_948</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_949" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_949" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_949</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2284" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2284" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2284</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_788" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_788" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_788</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_662" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_662" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_662</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_824" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_824" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_824</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_911" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_911" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_911</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_960" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_960" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_960</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_740" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_740" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_740</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="net_708" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_708" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_708</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[12]" />
		<block name="net_750" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_750" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_750</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_820" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_820" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_820</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_557" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_557" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_557</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1597" instance="CLB[161]" mode="default">
		<inputs>
			<port name="LUTA">net_649 net_1430 net_1316 open open open</port>
			<port name="LUTB">net_1576 net_1 net_1550 net_3201 net_629 open</port>
			<port name="LUTC">net_532 net_2635 net_674 net_1305 open open</port>
			<port name="LUTD">net_1305 net_532 open open open open</port>
			<port name="LUTE">net_1297 net_1301 net_1265 open open open</port>
			<port name="LUTF">net_1265 net_1296 net_1299 net_1267 net_1297 net_1301</port>
			<port name="LUTG">net_1265 net_1297 net_1267 net_1301 open open</port>
			<port name="LUTH">net_591 net_629 net_1456 net_3112 net_1 net_2902</port>
			<port name="I">net_1430 net_2364 net_2402 net_2432 open open net_2368 net_2289</port>
			<port name="X">net_2358 open open open open open open net_2635</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_403 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1267" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1267" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1267" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1267</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1313" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1313" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1313</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1575" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1575" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1575" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1575</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1297" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1297" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1297" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1297</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1301" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1301" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1301</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1296" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1296" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1296" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1296</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2579" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2579" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2579" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2579</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2326" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2326" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2326</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2289" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2289" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2289" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2289</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1597" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1597" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1597</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_591" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_591" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_591</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1316" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1316" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1316</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_653" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_653" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_653</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_689" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_689" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_689</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_726" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_726" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_726</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_674" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_674" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_674</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1305" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1305" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1305</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_629" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_629" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_629</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1599" instance="CLB[162]" mode="default">
		<inputs>
			<port name="LUTA">net_577 net_1432 net_554 net_675 net_114 open</port>
			<port name="LUTB">net_599 net_664 net_1234 net_1435 net_1089 open</port>
			<port name="LUTC">net_650 net_651 net_648 net_653 net_652 open</port>
			<port name="LUTD">net_1093 net_1096 net_724 net_1094 open open</port>
			<port name="LUTE">net_1285 net_1279 net_1287 open open open</port>
			<port name="LUTF">net_1163 net_1166 net_1168 net_1162 net_1167 net_1165</port>
			<port name="LUTG">net_1599 net_1604 net_1553 open open open</port>
			<port name="LUTH">net_542 net_2668 net_2901 net_2746 net_578 net_3</port>
			<port name="I">net_2393 net_2462 open open open open net_2361 net_2250</port>
			<port name="X">net_2362 net_2553 open open net_2420 open open net_2297</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1089" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1089" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1089" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1089</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2362" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2362" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2362" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2362</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_649" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_649" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_649" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_649</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2361" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2361" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2361" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2361</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2420" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2420" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2420</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2393" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2393" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2393" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2393</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2371" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2371" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2371</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2553" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2553" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2553</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2250" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2297" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2297" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2297</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2250" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2250" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2250</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1599" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1599" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1599</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_652" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_652" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_652</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_664" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_664" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_664</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1435" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1435" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1435</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_756" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_756" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_756</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_743" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_743" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_743</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_651" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_651" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_651</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_554" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_554" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_554</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_589" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_589" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_589</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1596" instance="CLB[163]" mode="default">
		<inputs>
			<port name="LUTA">net_550 net_2657 net_611 net_627 net_548 open</port>
			<port name="LUTB">net_2890 net_611 net_2657 net_550 net_2624 open</port>
			<port name="LUTC">net_1127 net_1131 net_1245 net_1238 open open</port>
			<port name="LUTD">net_627 net_2657 net_611 net_548 net_550 open</port>
			<port name="LUTE">net_2890 net_2657 net_548 net_550 net_611 net_2624</port>
			<port name="LUTF">net_1596 net_1601 net_1553 net_1598 net_1555 net_1554</port>
			<port name="LUTG">net_1556 net_1601 net_1596 open open open</port>
			<port name="LUTH">net_2768 net_1561 net_3179 net_780 net_564 net_1594</port>
			<port name="I">net_2287 net_2318 net_2006 net_2013 net_2037 net_2373 net_2279 net_2342</port>
			<port name="X">net_662 open open open net_1997 net_2380 net_712 net_2333</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_436 net_436 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 open open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1554" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1554" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1554" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1554</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1553" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1553" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1553" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1553</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2342" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2342" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2342" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2342</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2363" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2363" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2363</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1556" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1556" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1556" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1556</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1555" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1555" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1555</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2276" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2276" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2276</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2291" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2291" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2291" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2291</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1596" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1596" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1596</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_944" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_944" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_944</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_630" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_630" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_630</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[2]" />
		<block name="net_562" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_562" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_562</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_2762" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2762" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2762</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="net_2763" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2763" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2763</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2766" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2766" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2766</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2809" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2809" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2809</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_659" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_659" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_659</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_699" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_699" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_699</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_711" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_711" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_711</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_548" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_548" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_548</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_550" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_550" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_550</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_611" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_611" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_611</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1490" instance="CLB[164]" mode="default">
		<inputs>
			<port name="LUTA">net_548 net_2657 net_550 net_611 net_627 open</port>
			<port name="LUTB">net_2890 net_548 net_2657 open open open</port>
			<port name="LUTC">net_1476 net_1495 net_1496 net_1494 open open</port>
			<port name="LUTD">net_1495 net_1496 open open open open</port>
			<port name="LUTE">net_548 net_2657 net_611 net_550 net_627 open</port>
			<port name="LUTF">net_1610 net_1495 net_1496 net_1476 open open</port>
			<port name="LUTG">net_561 net_548 net_595 net_605 net_627 open</port>
			<port name="LUTH">net_2924 net_1487 net_1494 net_1476 net_1485 net_1496</port>
			<port name="I">net_2347 net_2486 net_2494 net_2478 net_919 net_2401 net_2431 net_2340</port>
			<port name="X">net_2439 net_833 net_2501 net_894 net_2509 net_2455 net_2293 net_1266</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_392 net_392 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1494" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1494" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1494" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1494</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1496" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1496" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1496" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1496</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1500" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1500" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1500</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1605" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1605" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1605" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1605</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2320" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2320" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2320" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2320</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1495" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1495" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1495" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1495</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2595" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2595" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2595" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2595</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1485" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1485" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1485" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1485</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1490" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1490" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1490</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_724" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_724" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_724</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_607" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_607" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_607</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_834" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_834" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_834</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_775" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_775" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_775</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_811" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_811" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_811</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_809" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_809" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_809</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_893" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_893" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_893</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_797" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_797" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_797</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_822" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_822" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_822</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_918" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_918" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_918</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_762" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_762" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_762</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_683" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_683" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_683</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_621" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_621" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_621</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_730" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_730" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_730</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1308" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1308" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1308</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_605" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_605" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_605</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2273" instance="CLB[165]" mode="default">
		<inputs>
			<port name="LUTA">net_972 net_971 open open open open</port>
			<port name="LUTB">net_963 net_913 net_911 open open open</port>
			<port name="LUTC">net_1233 net_922 open open open open</port>
			<port name="LUTD">net_684 net_944 net_953 net_960 open open</port>
			<port name="LUTE">net_710 net_1157 net_1150 net_1156 net_1154 open</port>
			<port name="LUTF">net_3246 net_786 net_797 net_1262 open open</port>
			<port name="LUTG">net_631 net_802 net_791 net_821 net_711 net_732</port>
			<port name="LUTH">net_1617 net_1620 net_1618 net_1615 net_1612 net_1613</port>
			<port name="I">net_2443 net_913 net_2551 open open open net_2521 open</port>
			<port name="X">open net_2504 open open net_2440 net_2449 net_2341 net_2479</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_292 net_403 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">open LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX open</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2511" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2511" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2511" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2511</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2521" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2521" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2521" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2521</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_913" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_913" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_913" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_913</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2479" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2479" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2479" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2479</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_959" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_959" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_959</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2443" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2443" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2443" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2443</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_953" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_953" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_953" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_953</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_950" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_950" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_950</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_876" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_876" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_876</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2273" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2273" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2273</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_802" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">LUT6_2[0].O6[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_802" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_802</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_732" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_732" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_732</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_786" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_786" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_786</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_963" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_963" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_963</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="net_1233" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1233" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1233</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="net_715" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_715" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_715</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_717" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_717" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_717</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_585" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_585" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_585</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_791" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_791" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_791</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_821" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_821" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_821</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_631" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">LUT6_2[7].O6[0]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_631" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_631</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1705" instance="CLB[166]" mode="default">
		<inputs>
			<port name="LUTA">net_539 net_1719 net_607 net_579 open open</port>
			<port name="LUTB">net_1705 net_1707 net_1704 net_1708 net_1698 open</port>
			<port name="LUTC">net_1717 net_1718 net_1472 open open open</port>
			<port name="LUTD">net_1704 net_1705 net_1707 net_1708 open open</port>
			<port name="LUTE">net_1465 net_1695 net_562 net_1460 net_1463 net_1682</port>
			<port name="LUTF">net_1718 net_1717 net_1472 net_621 net_1652 net_544</port>
			<port name="LUTG">net_1708 net_1704 net_1698 net_1705 open open</port>
			<port name="LUTH">net_1718 net_1717 net_1472 net_621 net_1624 net_1652</port>
			<port name="I">net_2470 net_2584 open open open open net_2316 net_2246</port>
			<port name="X">net_1332 net_1424 open open open open open net_2296</port>
			<port name="CIN">open</port>
			<port name="CE">net_392 net_392 net_292 net_392</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1698" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1698" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1698" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1698</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1702" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1702" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1702</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1665" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1665" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1665" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1665</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1707" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1707" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1707" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1707</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1711" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1711" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1711</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1683" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1683" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1683" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1683</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1645" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1645" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1645</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1704" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1704" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1704</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1708" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1708" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1708</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1676" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1662" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1662" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1662</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1676" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1676" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1676</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1705" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1705" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1705</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1331" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1331" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1331</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2536" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2536" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2536</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1387" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1387" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1387</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1443" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1443" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1443</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_593" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_593" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_593</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_596" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_596" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_596</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_539" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_539" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_539</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1696" instance="CLB[167]" mode="default">
		<inputs>
			<port name="LUTA">net_1710 net_1700 net_1696 net_1706 open open</port>
			<port name="LUTB">net_1712 net_1646 open open open open</port>
			<port name="LUTC">net_1710 net_1696 net_1706 net_1700 net_1697 open</port>
			<port name="LUTD">net_579 net_607 net_539 net_1719 open open</port>
			<port name="LUTE">net_3168 net_607 net_3012 net_2790 net_579 open</port>
			<port name="LUTF">net_1706 net_1696 net_1700 net_1697 net_1702 open</port>
			<port name="LUTG">net_1700 net_1706 net_1696 net_1697 open open</port>
			<port name="LUTH">net_621 net_562 net_3012 net_544 net_1455 net_1695</port>
			<port name="I">net_752 net_2560 net_710 net_2550 net_2552 net_1419 net_1205 net_1715</port>
			<port name="X">net_761 net_1235 net_742 net_2524 net_2564 net_2566 net_994 net_1206</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1644" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1644" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1644" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1644</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1671" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1671" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1671</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1706" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1706" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1706" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1706</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1716" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1716" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1716</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1684" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1684" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1684" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1684</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1700" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1700" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1700" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1700</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1697" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1697" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1697" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1697</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1655" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1655" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1655" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1655</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1685" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1632" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1632" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1632</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1685" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1685" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1685</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1696" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1696" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1696</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1043" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1043" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1043</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1042" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1042" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1042</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1041" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1041" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1041</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1235" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1235" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1235</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1176" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1176" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1176</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1160" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1160" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1160</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1247" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1247" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1247</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1254" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1254" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1254</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1240" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1240" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1240</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1256" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1256" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1256</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1249" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1249" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1249</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_988" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_988" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_988</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1001" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1001" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1001</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1206" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1206" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1206</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1207" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1207" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1207</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1712" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1712" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1712</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1715" instance="CLB[168]" mode="default">
		<inputs>
			<port name="LUTA">net_1712 net_621 net_1652 net_1646 net_1455 open</port>
			<port name="LUTB">net_1712 net_1713 net_1711 net_1715 open open</port>
			<port name="LUTC">net_1712 net_1713 net_1711 net_1715 net_1716 open</port>
			<port name="LUTD">net_1746 net_1743 net_1749 net_1744 open open</port>
			<port name="LUTE">net_1458 net_1690 net_1634 net_1748 open open</port>
			<port name="LUTF">net_560 net_1469 net_891 net_1678 net_1641 net_1467</port>
			<port name="LUTG">net_1715 net_1713 net_1711 open open open</port>
			<port name="LUTH">net_1646 net_1712 net_621 net_1652 net_1455 net_643</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1713" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1713" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1713" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1713</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1654" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1654" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1654" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1654</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1648" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1648" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1648</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1667" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1667" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1667" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1667</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1675" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1675" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1675" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1675</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1744" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1744" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1744" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1744</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1738" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1738" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1738</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1749" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1749" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1749</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1628" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1623" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1623" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1623</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1628" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1628" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1628</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1715" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1715" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1715</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1621" instance="CLB[169]" mode="default">
		<inputs>
			<port name="LUTA">net_2002 net_1619 open open open open</port>
			<port name="LUTB">net_2002 net_1606 net_1619 net_605 open open</port>
			<port name="LUTC">net_1612 net_1617 net_1620 open open open</port>
			<port name="LUTD">net_1620 net_1618 net_1613 net_1617 net_1615 open</port>
			<port name="LUTE">net_1622 net_1612 net_1613 net_1617 open open</port>
			<port name="LUTF">net_1612 net_1615 net_1613 net_1616 open open</port>
			<port name="LUTG">net_1619 net_1606 net_2002 net_605 open open</port>
			<port name="LUTH">net_1617 net_1613 net_1612 net_1620 net_1618 net_1615</port>
			<port name="I">net_697 open open open open open open net_2290</port>
			<port name="X">net_2365 net_2404 net_2433 net_2350 net_2488 net_2496 net_879 net_2256</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_403 net_436 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 open open open open open open FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1612" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1612" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1612" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1612</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1617" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1617" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1617" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1617</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2263" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2263" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2263" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2263</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2290" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2290" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2290" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2290</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2256" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2256" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2256" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2256</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1493" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1493" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1493" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1493</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1618" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1613" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1613" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1613</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1618" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1618" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1618</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1621" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1621" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1621</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_697" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_697" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_697</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1406" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1406" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1406</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_691" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_691" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_691</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[3]" />
		<block name="net_713" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_713" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_713</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[5]" />
		<block name="net_619" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_619" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_619</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[7]" />
		<block name="net_795" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_795" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_795</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_787" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_787" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_787</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_896" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_896" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_896</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[13]" />
		<block name="net_567" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_567" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_567</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_576" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_576" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_576</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1699" instance="CLB[170]" mode="default">
		<inputs>
			<port name="LUTA">net_1472 net_1718 net_1717 open open open</port>
			<port name="LUTB">net_1699 net_1697 net_1700 net_1696 net_1701 open</port>
			<port name="LUTC">net_2058 net_114 net_3012 open open open</port>
			<port name="LUTD">net_2069 net_2047 net_481 open open open</port>
			<port name="LUTE">net_481 net_2 net_2790 open open open</port>
			<port name="LUTF">net_579 net_607 net_539 net_3168 net_3012 net_2790</port>
			<port name="LUTG">net_1706 net_1696 net_1702 net_1699 net_1709 open</port>
			<port name="LUTH">net_607 net_3012 net_2790 net_3168 net_579 net_539</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1709" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1709" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1709" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1709</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2598" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2598" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2598" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2598</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2047" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2047" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2047" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2047</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1837" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1837" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1837" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1837</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2003" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2003" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2003" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2003</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1701" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1701" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1701</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1642" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1642" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1642" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1642</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1699" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1699" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1699</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1615" instance="CLB[171]" mode="default">
		<inputs>
			<port name="LUTA">net_604 net_751 net_1244 net_2735 open open</port>
			<port name="LUTB">net_585 net_620 net_1607 open open open</port>
			<port name="LUTC">net_1609 net_1487 net_2924 net_1608 open open</port>
			<port name="LUTD">net_1619 net_1606 net_620 net_1336 open open</port>
			<port name="LUTE">net_1479 net_630 net_1475 net_634 open open</port>
			<port name="LUTF">net_1479 net_634 net_630 net_1475 open open</port>
			<port name="LUTG">net_798 net_926 net_786 net_1233 net_917 open</port>
			<port name="LUTH">net_605 net_1606 net_2002 net_1336 net_620 net_585</port>
			<port name="I">net_2469 net_2516 net_2493 net_2477 open open net_2437 net_2345</port>
			<port name="X">net_751 net_827 net_2485 net_2500 open open open net_2266</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_917" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_917" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_917" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_917</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1489" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1489" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1489" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1489</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1607" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1607" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1607" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1607</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1475" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1475" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1475</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1616" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1616" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1616" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1616</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2266" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2266" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2266" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2266</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1477" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1477" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1477</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2604" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2604" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2604" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2604</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2345" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2345" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2345" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2345</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1615" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1615" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1615</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_942" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_942" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_942</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_770" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_770" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_770</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_828" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_828" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_828</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_818" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_818" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_818</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_777" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_777" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_777</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_771" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_771" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_771</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_799" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_799" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_799</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_815" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_815" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_815</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_751" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_751" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_751</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_604" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_604" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_604</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_620" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_620" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_620</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2514" instance="CLB[172]" mode="default">
		<inputs>
			<port name="LUTA">net_681 net_2769 open open open open</port>
			<port name="LUTB">net_3175 net_3174 net_2756 net_2752 open open</port>
			<port name="LUTC">net_2765 net_2764 open open open open</port>
			<port name="LUTD">net_2756 net_3174 net_2758 net_2752 net_2770 open</port>
			<port name="LUTE">net_2756 net_3174 net_2752 net_2770 net_2758 open</port>
			<port name="LUTF">net_2854 net_2855 net_2853 net_2861 net_2852 open</port>
			<port name="LUTG">net_2492 net_2514 net_3057 net_1113 net_3179 open</port>
			<port name="LUTH">net_747 net_3179 net_3057 net_1113 net_1447 net_2224</port>
			<port name="I">net_1993 net_2466 net_2783 net_2060 net_2923 net_2952 net_3174 net_1844</port>
			<port name="X">net_2009 net_776 net_783 net_2045 net_2066 net_2099 net_2951 net_1999</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3054" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3054" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3054" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3054</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1999" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1999" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1999" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1999</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3174" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3174" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3174" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3174</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3173" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3173" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3173" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3173</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2005" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2005" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2005" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2005</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2009" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2009" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2009" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2009</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1844" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1844" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1844" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1844</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2514" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2514" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2514</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2770" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2770" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2770</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2756" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2756" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2756</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1012" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1012" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1012</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_776" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_776" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_776</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_987" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_987" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_987</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2858" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2858" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2858</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2783" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2783" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2783</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2907" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2907" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2907</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2923" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2923" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2923</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2954" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2954" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2954</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2915" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2915" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2915</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2951" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2951" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2951</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2953" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2953" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2953</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3175" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3175" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3175</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2769" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2769" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2769</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_681" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_681" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_681</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2306" instance="CLB[173]" mode="default">
		<inputs>
			<port name="LUTA">net_606 net_1589 net_591 net_1586 net_1577 open</port>
			<port name="LUTB">net_601 net_1587 net_595 net_619 open open</port>
			<port name="LUTC">net_565 net_542 open open open open</port>
			<port name="LUTD">net_1589 net_1577 net_606 net_591 net_1586 net_1585</port>
			<port name="LUTE">net_1589 net_606 net_1577 net_591 net_1586 net_1585</port>
			<port name="LUTF">net_601 net_3 net_595 net_619 net_578 net_3179</port>
			<port name="LUTG">net_591 net_606 net_1586 net_1589 open open</port>
			<port name="LUTH">net_619 net_595 net_601 net_1583 net_3 net_578</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2272" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2272" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2272" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2272</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1585" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1585" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1585" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1585</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1580" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1580" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1580</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1586" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1586" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1586" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1586</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1584" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1584" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1584</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1468" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1468" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1468</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2253" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2253" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2253</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1577" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1577" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1577</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1583" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2269" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2269" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2269</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1583" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1583" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1583</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2306" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2306" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2306</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2601" instance="CLB[174]" mode="default">
		<inputs>
			<port name="LUTA">net_1590 net_1579 net_1575 net_1577 open open</port>
			<port name="LUTB">net_1135 net_1245 net_1131 net_1238 open open</port>
			<port name="LUTC">net_721 net_772 net_1020 net_555 net_753 net_1422</port>
			<port name="LUTD">net_753 net_1422 net_1020 net_772 net_555 net_721</port>
			<port name="LUTE">net_1585 net_1586 net_1584 net_1575 net_591 net_1580</port>
			<port name="LUTF">net_1589 net_1578 net_1575 net_606 net_1577 net_1579</port>
			<port name="LUTG">net_1587 net_595 net_619 open open open</port>
			<port name="LUTH">net_1579 net_591 net_1577 net_1585 net_1586 net_1584</port>
			<port name="I">net_898 net_2445 net_1994 net_2541 open open net_2453 net_2274</port>
			<port name="X">net_2508 net_964 net_2400 net_2010 net_2534 net_1389 net_1385 net_2454</port>
			<port name="CIN">open</port>
			<port name="CE">net_303 net_303 net_303 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1551" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1551" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1551" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1551</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2453" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2453" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2453" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2453</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1005" instance="LUT6_2[2]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">CLB.LUTC[5]-&gt;LUTC</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1005" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1005</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_972" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_972" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_972</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2274" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2274" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2274</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2264" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2264" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2264</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1579" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1579" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1579" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1579</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2601" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2601" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2601</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_784" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_784" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_784</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_904" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_904" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_904</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_965" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_965" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_965</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_744" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_744" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_744</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_686" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_686" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_686</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2771" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2771" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2771</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2777" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2777" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2777</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1446" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1446" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1446</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1440" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1440" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1440</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[9]" />
		<block name="net_1394" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1394" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1394</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[11]" />
		<block name="net_1386" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1386" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1386</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_721" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_721" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_721</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_753" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_753" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_753</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_555" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_555" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_555</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1653" instance="CLB[175]" mode="default">
		<inputs>
			<port name="LUTA">net_1633 net_1466 open open open open</port>
			<port name="LUTB">net_1656 net_615 net_1457 net_1471 open open</port>
			<port name="LUTC">net_1726 net_1627 net_1720 net_1721 net_1724 open</port>
			<port name="LUTD">net_1633 net_1471 net_1466 net_615 net_1457 net_1656</port>
			<port name="LUTE">net_1726 net_1627 net_1724 net_1720 net_1721 net_1722</port>
			<port name="LUTF">net_1627 net_1724 net_1721 net_1722 net_1726 net_1720</port>
			<port name="LUTG">net_1466 net_1471 net_1633 open open open</port>
			<port name="LUTH">net_1627 net_1724 net_1721 net_1722 net_1720 net_1726</port>
			<port name="I">net_2083 net_2948 net_3020 net_3153 net_3189 net_3198 net_2881 net_2352</port>
			<port name="X">net_2875 net_2082 net_2076 net_3029 net_3160 net_3200 net_3194 net_2877</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1726" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1726" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1726" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1726</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1724" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1724" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1724" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1724</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1731" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1731" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1731</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1651" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1651" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1651" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1651</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1721" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1721" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1721</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1677" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1677" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1677</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1639" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1639" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1639</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1722" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1720" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1720" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1720</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1722" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1722" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1722</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1653" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1653" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1653</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2876" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2876" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2876</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2938" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2938" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2938</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2948" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2948" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2948</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3099" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3099" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3099</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2905" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2905" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2905</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3029" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3029" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3029</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3030" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3030" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3030</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3159" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3159" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3159</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3161" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3161" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3161</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3191" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3191" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3191</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3206" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3206" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3206</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3207" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3207" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3207</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3208" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3208" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3208</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2880" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2880" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2880</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2878" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2878" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2878</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_615" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_615" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_615</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1635" instance="CLB[176]" mode="default">
		<inputs>
			<port name="LUTA">net_1664 net_551 net_1687 net_596 net_553 open</port>
			<port name="LUTB">net_933 net_937 net_934 net_940 open open</port>
			<port name="LUTC">net_933 net_934 net_929 open open open</port>
			<port name="LUTD">net_2713 net_1224 net_1228 net_2802 net_1231 open</port>
			<port name="LUTE">net_731 net_1233 net_1450 open open open</port>
			<port name="LUTF">net_937 net_934 net_940 net_933 net_929 net_935</port>
			<port name="LUTG">net_1466 net_1633 net_1732 net_1471 open open</port>
			<port name="LUTH">net_1634 net_3024 net_1679 net_1730 net_1731 net_1743</port>
			<port name="I">net_2424 net_834 net_2502 net_890 open open net_941 net_2343</port>
			<port name="X">net_2419 net_2589 net_1450 net_773 open open open net_2334</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_403 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1743" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1743" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1743" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1743</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2334" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2334" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2334" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2334</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2424" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2424" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2424</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_941" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_941" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_941" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_941</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2523" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2523" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2523</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2343" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2343" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2343" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2343</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_934" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_934" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_934" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_934</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_937" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_937" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_937</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2383" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2383" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2383</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1730" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1693" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1693" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1693</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1730" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1730" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1730</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1635" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1635" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1635</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_731" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_731" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_731</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_745" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_745" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_745</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1450" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1450" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1450</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_835" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_835" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_835</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_939" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_939" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_939</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_773" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_773" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_773</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_897" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_897" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_897</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_895" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_895" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_895</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_940" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_940" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_940</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_551" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_551" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_551</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_553" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_553" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_553</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1686" instance="CLB[177]" mode="default">
		<inputs>
			<port name="LUTA">net_1461 net_1720 net_1723 net_1726 net_1673 open</port>
			<port name="LUTB">net_1729 net_1720 net_1461 net_1723 open open</port>
			<port name="LUTC">net_2835 net_623 net_3235 net_1479 open open</port>
			<port name="LUTD">net_1477 net_1483 net_537 net_638 net_1478 net_628</port>
			<port name="LUTE">net_1478 net_1483 net_628 net_1477 net_537 net_2846</port>
			<port name="LUTF">net_1726 net_1461 net_1720 net_1723 net_1673 net_1468</port>
			<port name="LUTG">net_1471 net_1457 net_1466 net_1633 net_1656 open</port>
			<port name="LUTH">net_1723 net_1461 net_1673 net_1468 net_1726 net_1720</port>
			<port name="I">net_2304 net_2252 net_2007 net_1975 net_2016 net_2031 net_1767 net_2344</port>
			<port name="X">net_2242 net_2283 net_2251 net_2008 net_1985 net_1998 net_2024 net_2115</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1649" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1649" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1649" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1649</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1630" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1630" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1630" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1630</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1478" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1478" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1478" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1478</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_531" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_531" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_531</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2239" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2239" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2239</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1461" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1461" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1461</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1680" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1680" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1680</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1723" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1723" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1723" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1723</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1686" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1686" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1686</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_641" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_641" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_641</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_549" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_549" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_549</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_616" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_616" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_616</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_626" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_626" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_626</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_645" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_645" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_645</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2753" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2753" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2753</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2759" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2759" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2759</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2623" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2623" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2623</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_614" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_614" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_614</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2754" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2754" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2754</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2778" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2778" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2778</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2788" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2788" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2788</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2797" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2797" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2797</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3190" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3190" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3190</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_56" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_56" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_56</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_623" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_623" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_623</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1745" instance="CLB[178]" mode="default">
		<inputs>
			<port name="LUTA">net_1469 net_560 open open open open</port>
			<port name="LUTB">net_1752 net_1750 net_1751 net_1753 net_1745 open</port>
			<port name="LUTC">net_1750 net_1751 net_1752 net_1753 net_1745 open</port>
			<port name="LUTD">net_1469 net_560 open open open open</port>
			<port name="LUTE">net_1752 net_1751 net_1753 net_1745 net_1750 open</port>
			<port name="LUTF">net_1754 net_1469 net_560 open open open</port>
			<port name="LUTG">net_1752 net_1745 net_1753 open open open</port>
			<port name="LUTH">net_1634 net_1690 net_1748 net_1458 net_447 net_1626</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1753" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1753" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1753" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1753</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1752" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1752" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1752</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1672" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1672" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1672" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1672</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1462" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1462" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1462" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1462</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1750" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1750" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1750" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1750</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1631" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1631" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1631" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1631</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1751" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1751" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1751" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1751</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1650" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1650" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1650" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1650</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1745" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1745" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1745</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1657" instance="CLB[179]" mode="default">
		<inputs>
			<port name="LUTA">net_1740 net_1734 net_1739 net_1761 open open</port>
			<port name="LUTB">net_1626 net_1690 net_447 net_1748 net_1634 open</port>
			<port name="LUTC">net_1735 net_1739 net_1740 net_1759 net_1734 open</port>
			<port name="LUTD">net_1626 net_1690 net_1748 net_447 open open</port>
			<port name="LUTE">net_1739 net_1734 net_1759 net_1740 net_1735 open</port>
			<port name="LUTF">net_669 net_1464 open open open open</port>
			<port name="LUTG">net_1748 net_447 open open open open</port>
			<port name="LUTH">net_1734 net_1739 net_1735 net_1740 net_1759 net_1738</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1643" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1643" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1643" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1643</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1663" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1663" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1663</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1740" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1740" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1740" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1740</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1689" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1689" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1689" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1689</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1735" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1735" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1735" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1735</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1732" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1732" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1732</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1638" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1638" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1638" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1638</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1734" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1734" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1734" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1734</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1739" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1739" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1739" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1739</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1657" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1657" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1657</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1850" instance="CLB[180]" mode="default">
		<inputs>
			<port name="LUTA">net_925 net_2337 open open open open</port>
			<port name="LUTB">net_1306 net_3013 net_1302 net_688 net_699 open</port>
			<port name="LUTC">net_532 net_2635 open open open open</port>
			<port name="LUTD">net_3013 net_2224 net_688 net_699 net_594 open</port>
			<port name="LUTE">net_2224 net_1306 net_1296 net_1298 net_3013 open</port>
			<port name="LUTF">net_1298 net_2224 net_1306 net_1296 open open</port>
			<port name="LUTG">net_2968 net_3013 net_2657 net_2901 net_2835 open</port>
			<port name="LUTH">net_925 net_1 net_3035 net_2337 net_3168 net_2846</port>
			<port name="I">net_1938 net_137 net_747 net_2353 net_2407 net_2406 net_2040 net_1669</port>
			<port name="X">net_1937 net_1944 net_137 net_747 net_2351 net_2415 net_2374 net_2039</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1808" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1808" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1808" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1808</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2395" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2395" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2395" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2395</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1302" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1302" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1302" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1302</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1306" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1306" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1306" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1306</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2578" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2578" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2578" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2578</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2417" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2417" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2417</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2385" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2385" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2385" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2385</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2369" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2369" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2369</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2337" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2337" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2337" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2337</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1850" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1850" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1850</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2687" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2687" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2687</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2707" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2707" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2707</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2751" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2751" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2751</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_218" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_218" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_218</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_217" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_217" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_217</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_152" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_152" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_152</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_153" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_153" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_153</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_598" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_598" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_598</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_622" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_622" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_622</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_673" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_673" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_673</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_698" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_698" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_698</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_709" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_709" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_709</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_705" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_705" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_705</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2796" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2796" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2796</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2792" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2792" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2792</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3013" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3013" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3013</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1805" instance="CLB[181]" mode="default">
		<inputs>
			<port name="LUTA">net_2125 net_1925 net_1958 net_1980 open open</port>
			<port name="LUTB">net_1113 net_3101 net_447 net_3234 net_947 open</port>
			<port name="LUTC">net_2213 net_1958 net_1925 net_2125 open open</port>
			<port name="LUTD">net_2790 net_225 net_936 net_92 open open</port>
			<port name="LUTE">net_1225 net_3257 net_481 net_780 net_2158 net_3223</port>
			<port name="LUTF">net_1958 net_2125 net_2114 net_1925 net_2091 net_1980</port>
			<port name="LUTG">net_2226 net_2336 net_2990 open open open</port>
			<port name="LUTH">net_1958 net_2125 net_1980 net_1925 net_2114 net_2091</port>
			<port name="I">net_985 net_790 net_2623 net_2081 net_1772 open net_2480 net_2336</port>
			<port name="X">net_960 net_2450 net_2426 net_3054 net_1386 open open net_2473</port>
			<port name="CIN">open</port>
			<port name="CE">net_436 net_436 net_436 net_436</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_3323" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3323" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3323" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3323</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1958" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1958" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1958" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1958</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1980" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1980" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1980</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1799" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1799" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1799" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1799</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2125" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2125" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2125" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2125</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2147" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2147" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2147</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2114" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2114" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2114</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1831" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1831" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1831</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1925" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1925" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1925" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1925</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1805" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1805" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1805</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_961" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_961" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_961</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_984" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_984" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_984</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_723" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_723" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_723</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_851" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_851" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_851</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_722" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_722" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_722</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3156" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3156" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3156</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_3087" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3087" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3087</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2914" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2914" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2914</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1388" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1388" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1388</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_692" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_692" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_692</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_789" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_789" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_789</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_806" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_806" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_806</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1293" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1293" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1293</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2588" instance="CLB[182]" mode="default">
		<inputs>
			<port name="LUTA">net_3101 net_697 net_642 net_531 net_589 open</port>
			<port name="LUTB">net_1400 net_1399 net_1404 net_1401 open open</port>
			<port name="LUTC">net_1400 net_1399 net_1401 net_1404 net_1402 open</port>
			<port name="LUTD">net_1402 net_1401 net_1400 net_1399 net_1404 open</port>
			<port name="LUTE">net_618 net_3001 net_2613 net_697 net_660 open</port>
			<port name="LUTF">net_3001 net_2613 net_660 net_697 net_618 open</port>
			<port name="LUTG">net_1408 net_690 net_683 net_225 open open</port>
			<port name="LUTH">net_531 net_589 net_3101 net_642 net_697 net_1397</port>
			<port name="I">net_2399 net_2428 net_2427 net_2468 net_2522 net_2489 net_2389 net_2398</port>
			<port name="X">net_2384 net_2397 net_2429 net_2442 net_2461 net_2520 net_2490 net_2391</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1404" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1404" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1404" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1404</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2406" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2406" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2406" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2406</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2591" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2591" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2591</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2590" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2590" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2590" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2590</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2589" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2589" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2589" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2589</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1400" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1400" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1400" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1400</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1399" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1399" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1399" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1399</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1397" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1397" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1397" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1397</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2588" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2588" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2588</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_663" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_663" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_663</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_678" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_678" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_678</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_706" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_706" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_706</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_748" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_748" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_748</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_741" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_741" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_741</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_735" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_735" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_735</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_718" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_718" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_718</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_801" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_801" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_801</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_765" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_765" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_765</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_782" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_782" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_782</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_778" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_778" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_778</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_796" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_796" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_796</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_785" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_785" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_785</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_680" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_680" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_680</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_679" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_679" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_679</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_660" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_660" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_660</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1476" instance="CLB[183]" mode="default">
		<inputs>
			<port name="LUTA">net_1107 net_612 net_1435 net_664 open open</port>
			<port name="LUTB">net_1002 net_599 net_2968 net_1234 open open</port>
			<port name="LUTC">net_1097 net_1095 net_1249 net_1093 net_1098 net_722</port>
			<port name="LUTD">net_1249 net_1098 net_1097 net_1093 net_722 net_1095</port>
			<port name="LUTE">net_663 net_722 net_1249 net_724 net_582 net_576</port>
			<port name="LUTF">net_1249 net_1095 net_1098 net_1093 net_1090 net_582</port>
			<port name="LUTG">net_640 net_538 net_3235 net_1479 net_2835 open</port>
			<port name="LUTH">net_3235 net_1479 net_2835 net_623 net_640 net_538</port>
			<port name="I">net_2464 net_2410 net_1320 net_2546 open open net_973 net_2456</port>
			<port name="X">net_2518 net_2418 net_646 net_2574 open open open net_921</port>
			<port name="CIN">open</port>
			<port name="CE">net_403 net_403 net_403 net_403</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1090" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1090" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1090" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1090</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1095" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1095" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1095" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1095</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1099" instance="LUT6_2[2]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">CLB.LUTC[5]-&gt;LUTC</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1099" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1099</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2421" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2421" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2421</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1097" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1097" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1097</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2456" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2456" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2456</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_582" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_582" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_582" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_582</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1476" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1476" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1476</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_810" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_810" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_810</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_757" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_757" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_757</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_704" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_704" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_704</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_702" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_702" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_702</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1088" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1088" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1088</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1333" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1333" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1333</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1413" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1413" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1413</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1449" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1449" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1449</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_974" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_974" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_974</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_920" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_920" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_920</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_760" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_760" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_760</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2593" instance="CLB[184]" mode="default">
		<inputs>
			<port name="LUTA">net_1406 net_697 net_3101 open open open</port>
			<port name="LUTB">net_1327 net_1446 net_1331 net_1324 open open</port>
			<port name="LUTC">net_1327 net_1328 net_707 net_1452 net_1264 open</port>
			<port name="LUTD">net_3001 net_571 net_590 net_1423 net_644 open</port>
			<port name="LUTE">net_531 net_642 net_3101 net_589 open open</port>
			<port name="LUTF">net_1322 net_1331 net_1320 net_1327 net_1324 net_1446</port>
			<port name="LUTG">net_707 net_1328 net_1327 net_1452 open open</port>
			<port name="LUTH">net_683 net_225 net_690 net_1396 net_1323 net_1321</port>
			<port name="I">net_862 net_2474 net_2507 net_902 net_783 net_2460 net_2497 net_1326</port>
			<port name="X">net_864 net_899 net_2512 net_2505 net_952 net_2451 net_2483 net_1329</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 FF[4].Q[0]-&gt;Q1 FF[6].Q[0]-&gt;Q1 FF[8].Q[0]-&gt;Q1 FF[10].Q[0]-&gt;Q1 FF[12].Q[0]-&gt;Q1 FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 FF[5].Q[0]-&gt;Q2 FF[7].Q[0]-&gt;Q2 FF[9].Q[0]-&gt;Q2 FF[11].Q[0]-&gt;Q2 FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_1396" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1396" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1396" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1396</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1321" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1321" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1321" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1321</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1318" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1318" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1318</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1326" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1326" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1326" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1326</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1264" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1264" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1264" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1264</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1322" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1322" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1322" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1322</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2391" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2391" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2391</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1323" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1329" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1329" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1329</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1323" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1323" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1323</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2593" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2593" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2593</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_865" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_865" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_865</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_863" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_863" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_863</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_900" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_900" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_900</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_819" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_819" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_819</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_800" instance="FF[4]" mode="default">
			<inputs>
				<port name="D">CLB.X[2]-&gt;C_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_800" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_800</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_817" instance="FF[5]" mode="default">
			<inputs>
				<port name="D">CLB.I[2]-&gt;C_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_817" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_817</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_774" instance="FF[6]" mode="default">
			<inputs>
				<port name="D">CLB.X[3]-&gt;D_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_774" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_774</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_901" instance="FF[7]" mode="default">
			<inputs>
				<port name="D">CLB.I[3]-&gt;D_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_901" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_901</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_962" instance="FF[8]" mode="default">
			<inputs>
				<port name="D">CLB.X[4]-&gt;E_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_962" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_962</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_986" instance="FF[9]" mode="default">
			<inputs>
				<port name="D">CLB.I[4]-&gt;E_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_986" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_986</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_738" instance="FF[10]" mode="default">
			<inputs>
				<port name="D">CLB.X[5]-&gt;F_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_738" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_738</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_755" instance="FF[11]" mode="default">
			<inputs>
				<port name="D">CLB.I[5]-&gt;F_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_755" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_755</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_768" instance="FF[12]" mode="default">
			<inputs>
				<port name="D">CLB.X[6]-&gt;G_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_768" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_768</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_813" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_813" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_813</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1328" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1328" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1328</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1324" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1324" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1324</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1405" instance="CLB[185]" mode="default">
		<inputs>
			<port name="LUTA">net_618 net_3001 net_660 net_2613 net_697 open</port>
			<port name="LUTB">net_1402 net_1399 open open open open</port>
			<port name="LUTC">net_3001 net_618 net_2613 net_697 open open</port>
			<port name="LUTD">net_1407 net_1401 net_1398 net_1400 open open</port>
			<port name="LUTE">net_2613 net_1880 open open open open</port>
			<port name="LUTF">net_1836 net_1847 net_1792 net_1858 net_1814 net_1825</port>
			<port name="LUTG">net_1401 net_1402 net_1399 net_1405 open open</port>
			<port name="LUTH">net_660 net_697 net_3001 net_618 net_2613 net_2946</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1402" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1402" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1402" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1402</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2317" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2317" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2317" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2317</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1401" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1401" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1401" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1401</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1398" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1398" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1398</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2279" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2279" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2279" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2279</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1814" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1814" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1814" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1814</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1795" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1795" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1795</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2384" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2384" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2384" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2384</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1405" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1405" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1405</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2298" instance="CLB[186]" mode="default">
		<inputs>
			<port name="LUTA">net_672 net_748 net_1198 open open open</port>
			<port name="LUTB">net_1202 net_1190 net_654 net_723 open open</port>
			<port name="LUTC">net_1198 net_748 net_672 net_1197 net_1440 open</port>
			<port name="LUTD">net_1193 net_723 open open open open</port>
			<port name="LUTE">net_749 net_1240 net_723 net_1193 net_654 open</port>
			<port name="LUTF">net_1194 net_672 net_748 net_1197 net_1440 net_1198</port>
			<port name="LUTG">net_1200 net_1190 net_654 open open open</port>
			<port name="LUTH">net_630 net_623 net_640 net_1475 net_634 net_1462</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1190" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1190" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1190" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1190</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1123" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1123" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1123" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1123</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1196" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1196" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1196" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1196</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2439" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2439" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2439" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2439</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2400" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2400" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2400" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2400</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1193" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1193" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1193</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_634" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_634" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_634" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_634</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2298" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2298" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2298</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2251" instance="CLB[187]" mode="default">
		<inputs>
			<port name="LUTA">net_1483 net_1478 net_628 net_1477 net_638 open</port>
			<port name="LUTB">net_1478 net_638 net_537 net_1483 net_1477 open</port>
			<port name="LUTC">net_537 net_1483 net_628 net_1477 net_638 open</port>
			<port name="LUTD">net_1484 net_1477 net_1483 open open open</port>
			<port name="LUTE">net_645 net_673 net_680 net_1445 net_694 open</port>
			<port name="LUTF">net_1338 net_1345 net_1344 open open open</port>
			<port name="LUTG">net_1346 net_1339 net_1338 net_1345 open open</port>
			<port name="LUTH">net_537 net_1477 net_628 net_1478 net_638 net_1483</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2262" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2262" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2262" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2262</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2316" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2316" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2316" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2316</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1482" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1482" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1482" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1482</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1474" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1474" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1474" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1474</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1338" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1338" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1338" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1338</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2583" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2583" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2583" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2583</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_638" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2404" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2404" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2404</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_638" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_638" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_638</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2251" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2251" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2251</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2587" instance="CLB[188]" mode="default">
		<inputs>
			<port name="LUTA">net_1380 net_1374 net_1378 net_1377 open open</port>
			<port name="LUTB">net_1395 net_1420 net_1394 net_1389 open open</port>
			<port name="LUTC">net_698 net_1391 net_1780 net_1389 net_1420 open</port>
			<port name="LUTD">net_1374 net_1372 net_1377 net_1383 open open</port>
			<port name="LUTE">net_1384 net_1372 net_1377 net_1383 open open</port>
			<port name="LUTF">net_1378 net_1383 net_1377 net_1372 net_1374 net_1380</port>
			<port name="LUTG">net_1780 net_1389 net_1420 open open open</port>
			<port name="LUTH">net_1378 net_1377 net_1380 net_1374 net_1372 net_1383</port>
			<port name="I">net_1083 net_1276 open open open open net_3188 net_2586</port>
			<port name="X">net_1110 net_2248 open open open open open net_2491</port>
			<port name="CIN">open</port>
			<port name="CE">net_292 net_292 net_292 net_292</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">FF[0].Q[0]-&gt;Q1 FF[2].Q[0]-&gt;Q1 open open open open open FF[14].Q[0]-&gt;Q1</port>
			<port name="Q2">FF[1].Q[0]-&gt;Q2 FF[3].Q[0]-&gt;Q2 open open open open FF[13].Q[0]-&gt;Q2 FF[15].Q[0]-&gt;Q2</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">clk_BUFGP_net_top_wire clk_BUFGP_net_top_wire</port>
		</clocks>
		<block name="net_2333" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2333" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2333" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2333</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_661" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_661" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_661</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1378" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1378" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1378" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1378</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1374" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1374" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1374" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1374</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1764" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1764" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1764" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1764</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2586" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2586" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2586" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2586</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1767" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1767" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1767</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1377" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1380" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1380" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1380</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1377" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1377" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1377</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2587" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2587" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2587</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1120" instance="FF[0]" mode="default">
			<inputs>
				<port name="D">CLB.X[0]-&gt;A_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1120" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1120</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1084" instance="FF[1]" mode="default">
			<inputs>
				<port name="D">CLB.I[0]-&gt;A_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1084" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1084</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_2570" instance="FF[2]" mode="default">
			<inputs>
				<port name="D">CLB.X[1]-&gt;B_Q1_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[0]-&gt;lower_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_2570" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_2570</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1294" instance="FF[3]" mode="default">
			<inputs>
				<port name="D">CLB.I[1]-&gt;B_Q2_D</port>
				<port name="C">CLB.CLK[0]-&gt;lower_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[1]-&gt;lower_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1294" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1294</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="net_3187" instance="FF[13]" mode="default">
			<inputs>
				<port name="D">CLB.I[6]-&gt;G_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_3187" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_3187</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_808" instance="FF[14]" mode="default">
			<inputs>
				<port name="D">CLB.X[7]-&gt;H_Q1_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[2]-&gt;upper_Q1_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_808" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_808</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="net_1439" instance="FF[15]" mode="default">
			<inputs>
				<port name="D">CLB.I[7]-&gt;H_Q2_D</port>
				<port name="C">CLB.CLK[1]-&gt;upper_clk</port>
				<port name="R">open</port>
				<port name="CE">CLB.CE[3]-&gt;upper_Q2_ce</port>
			</inputs>
			<outputs>
				<port name="Q">FDRE[0].Q[0]-&gt;Q</port>
			</outputs>
			<clocks />
			<block name="net_1439" instance="FDRE[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">FF.D[0]-&gt;D</port>
					<port name="R">open</port>
					<port name="CE">FF.CE[0]-&gt;CE</port>
				</inputs>
				<outputs>
					<port name="Q">net_1439</port>
				</outputs>
				<clocks>
					<port name="C">FF.C[0]-&gt;C</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_858" instance="CLB[189]" mode="default">
		<inputs>
			<port name="LUTA">net_1058 net_1137 net_1148 open open open</port>
			<port name="LUTB">net_2113 net_1559 net_3046 net_2702 open open</port>
			<port name="LUTC">net_1559 net_3046 net_2702 net_2113 open open</port>
			<port name="LUTD">net_1536 net_2679 net_1514 net_1891 open open</port>
			<port name="LUTE">net_1525 net_2857 net_1514 net_1536 net_1891 net_1503</port>
			<port name="LUTF">net_1503 net_2857 net_1536 net_1525 net_1514 net_1891</port>
			<port name="LUTG">net_2558 net_3079 open open open open</port>
			<port name="LUTH">net_1115 net_1137 net_2890 net_1448 net_2757 net_1436</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1115" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1115" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1115" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1115</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1102" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1102" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1102</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1448" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1448" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1448" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1448</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1536" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1536" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1536" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1536</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1840" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1840" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1840" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1840</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1839" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1839" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1839</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1826" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1826" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1826</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1797" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1797" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1797</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1436" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1436" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1436" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1436</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_858" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_858" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_858</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2617" instance="CLB[190]" mode="default">
		<inputs>
			<port name="LUTA">net_1225 net_2581 net_2225 net_2603 open open</port>
			<port name="LUTB">net_2618 net_2617 net_2614 net_2616 net_2615 open</port>
			<port name="LUTC">net_2957 net_2592 net_3101 net_2935 open open</port>
			<port name="LUTD">net_991 net_1225 net_2603 net_2581 net_2225 open</port>
			<port name="LUTE">net_1225 net_2603 net_2581 net_2225 net_2768 net_991</port>
			<port name="LUTF">net_1225 net_991 net_2225 net_2724 net_614 net_3201</port>
			<port name="LUTG">net_2617 net_2614 net_2620 open open open</port>
			<port name="LUTH">net_2225 net_2768 net_1225 net_991 net_2581 net_2603</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2614" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2614" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2614" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2614</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2610" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2610" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2610</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2619" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2619" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2619" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2619</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2616" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2616" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2616" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2616</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2611" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2611" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2611</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2618" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2618" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2618" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2618</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2608" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2608" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2608</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2615" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2615" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2615</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1830" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1830" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1830" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1830</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2617" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2617" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2617</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2033" instance="CLB[191]" mode="default">
		<inputs>
			<port name="LUTA">net_2840 net_2833 net_2834 net_625 open open</port>
			<port name="LUTB">net_2863 net_2762 net_2864 open open open</port>
			<port name="LUTC">net_2760 net_2821 open open open open</port>
			<port name="LUTD">net_2842 net_2834 net_2841 net_2833 open open</port>
			<port name="LUTE">net_2760 net_2782 net_2823 net_625 net_2808 open</port>
			<port name="LUTF">net_2833 net_2820 net_2834 net_625 net_2808 net_2821</port>
			<port name="LUTG">net_625 net_2839 net_2808 net_3057 open open</port>
			<port name="LUTH">net_2834 net_2808 net_2836 net_2782 net_3057 net_2760</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2694" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2694" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2694" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2694</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2821" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2821" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2821" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2821</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2784" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2784" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2784</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2822" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2822" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2822" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2822</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2031" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2031" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2031" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2031</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2829" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2829" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2829" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2829</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2039" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2039" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2039</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2836" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2834" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2834" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2834</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2836" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2836" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2836</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2033" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2033" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2033</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1773" instance="CLB[192]" mode="default">
		<inputs>
			<port name="LUTA">net_2825 net_2782 net_2745 net_2823 net_2794 open</port>
			<port name="LUTB">net_2831 net_2808 net_2782 net_2827 open open</port>
			<port name="LUTC">net_2832 net_2823 net_2745 open open open</port>
			<port name="LUTD">net_2829 net_2811 net_2830 open open open</port>
			<port name="LUTE">net_3057 net_2808 net_625 net_2838 net_2837 open</port>
			<port name="LUTF">net_2844 net_2843 net_2760 open open open</port>
			<port name="LUTG">net_2808 net_2823 net_2760 net_2827 open open</port>
			<port name="LUTH">net_2760 net_2827 net_2823 net_2808 net_625 net_2782</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2026" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2026" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2026" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2026</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2037" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2037" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2037" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2037</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2830" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2830" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2830" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2830</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2038" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2038" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2038" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2038</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1774" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1774" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1774</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1899" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1899" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1899" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1899</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2837" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2837" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2837" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2837</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2000" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2825" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2825" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2825</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2000" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2000" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2000</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1773" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1773" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1773</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2854" instance="CLB[193]" mode="default">
		<inputs>
			<port name="LUTA">net_2789 net_2774 net_2957 net_2783 net_2622 open</port>
			<port name="LUTB">net_2853 net_2855 net_2861 net_2854 net_2851 open</port>
			<port name="LUTC">net_2862 net_2852 net_2853 net_2854 open open</port>
			<port name="LUTD">net_2805 net_2726 net_2703 net_2749 net_2797 open</port>
			<port name="LUTE">net_2774 net_2627 net_2622 net_2783 net_2957 net_2789</port>
			<port name="LUTF">net_2853 net_2855 net_2861 net_2852 net_2854 net_2851</port>
			<port name="LUTG">net_2753 net_2778 net_2756 net_2775 open open</port>
			<port name="LUTH">net_2783 net_2957 net_2622 net_2627 net_2774 net_2789</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2851" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2851" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2851" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2851</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1893" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1893" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1893" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1893</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1983" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1983" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1983" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1983</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2853" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2853" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2853" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2853</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2849" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2849" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2849</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1984" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1984" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1984</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2774" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3202" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3202" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3202</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2774" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2774" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2774</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2854" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2854" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2854</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3069" instance="CLB[194]" mode="default">
		<inputs>
			<port name="LUTA">net_3073 net_2632 net_2896 open open open</port>
			<port name="LUTB">net_3074 net_2801 net_2700 net_181 open open</port>
			<port name="LUTC">net_2954 net_2923 net_2949 net_2719 open open</port>
			<port name="LUTD">net_2896 net_2643 net_936 open open open</port>
			<port name="LUTE">net_3082 net_3081 net_3054 net_3083 open open</port>
			<port name="LUTF">net_2896 net_936 net_3157 net_947 net_2643 open</port>
			<port name="LUTG">net_3069 net_3071 net_3075 net_3072 net_3070 open</port>
			<port name="LUTH">net_2896 net_2936 net_2895 net_2632 net_181 net_3090</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3072" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3072" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3072" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3072</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3071" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3071" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3071" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3071</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2896" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2896" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2896" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2896</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3083" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3083" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3083" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3083</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3082" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3082" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3082</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2053" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2053" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2053" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2053</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2066" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2066" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2066</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3081" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3081" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3081" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3081</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1912" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1912" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1912" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1912</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3069" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3069" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3069</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1887" instance="CLB[195]" mode="default">
		<inputs>
			<port name="LUTA">net_3098 net_3097 net_3102 net_3100 open open</port>
			<port name="LUTB">net_3099 net_2948 net_2761 open open open</port>
			<port name="LUTC">net_2814 net_2761 net_2948 net_2628 net_2625 open</port>
			<port name="LUTD">net_2948 net_2761 net_2628 net_2814 net_2625 open</port>
			<port name="LUTE">net_2893 net_2736 net_2947 net_2920 open open</port>
			<port name="LUTF">net_3100 net_3097 net_3098 net_3102 net_3095 net_3096</port>
			<port name="LUTG">net_3106 net_2628 open open open open</port>
			<port name="LUTH">net_3102 net_3100 net_3097 net_3098 net_3096 net_3095</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2083" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2083" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2083" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2083</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2678" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2678" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2678</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3098" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3098" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3098" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3098</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3097" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3097" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3097" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3097</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3095" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3095" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3095" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3095</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3094" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3094" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3094</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3096" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3096" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3096" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3096</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3093" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3093" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3093</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2021" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2021" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2021</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3102" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3102" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3102" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3102</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1887" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1887" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1887</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3091" instance="CLB[196]" mode="default">
		<inputs>
			<port name="LUTA">net_2948 net_2761 net_2814 open open open</port>
			<port name="LUTB">net_2761 net_2736 net_2947 net_2893 net_2920 open</port>
			<port name="LUTC">net_3088 net_1003 net_325 net_259 net_2792 open</port>
			<port name="LUTD">net_259 net_2792 net_2809 net_2767 net_2812 open</port>
			<port name="LUTE">net_2628 net_2629 net_2920 net_325 net_3103 net_3105</port>
			<port name="LUTF">net_2947 net_2736 net_2920 net_2893 net_2948 net_2761</port>
			<port name="LUTG">net_3094 net_3091 net_3092 net_3093 net_3089 open</port>
			<port name="LUTH">net_2761 net_2625 net_2893 net_2814 net_2947 net_2907</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3092" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3092" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3092" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3092</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3089" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3089" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3089" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3089</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2100" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2100" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2100" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2100</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3107" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3107" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3107" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3107</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2024" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2024" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2024</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3088" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3088" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3088</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2644" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2644" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2644" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2644</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3091" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3091" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3091</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3129" instance="CLB[197]" mode="default">
		<inputs>
			<port name="LUTA">net_3144 net_3147 net_3148 open open open</port>
			<port name="LUTB">net_3127 net_3129 net_3142 net_3132 open open</port>
			<port name="LUTC">net_3119 net_2689 net_2777 net_2687 open open</port>
			<port name="LUTD">net_3126 net_3127 net_3129 net_3142 open open</port>
			<port name="LUTE">net_3126 net_3129 net_3127 net_3132 net_3131 open</port>
			<port name="LUTF">net_2949 net_2719 net_2923 net_2908 net_2885 net_2897</port>
			<port name="LUTG">net_3142 net_3127 net_3129 open open open</port>
			<port name="LUTH">net_2665 net_2751 net_3119 net_2887 net_481 net_2788</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2908" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2908" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2908" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2908</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2885" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2885" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2885" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2885</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3127" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3127" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3127" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3127</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3134" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3134" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3134</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2008" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2008" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2008" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2008</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2081" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2081" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2081" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2081</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2648" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2648" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2648</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2897" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1993" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1993" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1993</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2897" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2897" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2897</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3129" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3129" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3129</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1771" instance="CLB[198]" mode="default">
		<inputs>
			<port name="LUTA">net_3190 net_3235 net_2913 net_2613 open open</port>
			<port name="LUTB">net_1836 net_1758 net_2613 net_1858 net_1869 open</port>
			<port name="LUTC">net_2613 net_1003 net_3235 net_2913 open open</port>
			<port name="LUTD">net_1758 net_2846 net_3268 open open open</port>
			<port name="LUTE">net_1836 net_1858 net_1792 net_1847 open open</port>
			<port name="LUTF">net_1003 net_3190 net_2913 net_2979 net_1903 net_1880</port>
			<port name="LUTG">net_2646 net_2902 net_625 net_1780 net_3024 open</port>
			<port name="LUTH">net_2913 net_1003 net_3235 net_2613 net_1880 net_1903</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1869" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1869" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1869" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1869</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1792" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1792" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1792</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_603" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_603" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_603" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_603</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1858" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1858" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1858" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1858</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1836" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1836" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1836" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1836</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1849" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1849" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1849" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1849</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1824" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1824" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1824</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1782" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1782" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1782</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1903" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1903" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1903" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1903</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1771" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1771" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1771</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2464" instance="CLB[199]" mode="default">
		<inputs>
			<port name="LUTA">net_955 net_954 net_956 open open open</port>
			<port name="LUTB">net_960 net_824 net_798 net_911 net_593 open</port>
			<port name="LUTC">net_952 net_949 net_956 net_955 net_954 open</port>
			<port name="LUTD">net_961 net_960 net_684 net_944 open open</port>
			<port name="LUTE">net_949 net_957 net_955 net_956 net_954 open</port>
			<port name="LUTF">net_956 net_952 net_955 net_954 net_949 open</port>
			<port name="LUTG">net_824 net_798 net_911 open open open</port>
			<port name="LUTH">net_956 net_949 net_952 net_955 net_954 net_957</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2409" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2409" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2409" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2409</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_954" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_954" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_954" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_954</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2477" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2477" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2477" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2477</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_955" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_955" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_955" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_955</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2506" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2506" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2506" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2506</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_752" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_752" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_752" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_752</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_956" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_956" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_956" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_956</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2464" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2464" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2464</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_951" instance="CLB[200]" mode="default">
		<inputs>
			<port name="LUTA">net_962 net_952 net_956 net_949 open open</port>
			<port name="LUTB">net_661 net_1130 net_737 open open open</port>
			<port name="LUTC">net_737 net_1130 net_661 open open open</port>
			<port name="LUTD">net_786 net_788 net_797 net_3246 net_1236 net_1262</port>
			<port name="LUTE">net_944 net_960 net_684 net_953 net_950 net_951</port>
			<port name="LUTF">net_960 net_684 net_944 net_950 net_951 net_953</port>
			<port name="LUTG">net_951 net_953 net_684 net_960 net_950 open</port>
			<port name="LUTH">net_797 net_3246 net_786 net_1262 net_788 net_1236</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_737" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_737" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_737" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_737</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2549" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2549" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2549" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2549</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2355" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2355" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2355" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2355</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2366" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2366" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2366</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_952" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_952" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_952</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2491" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2491" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2491</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2301" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2301" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2301</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2302" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2302" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2302" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2302</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_951" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_951" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_951</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2339" instance="CLB[201]" mode="default">
		<inputs>
			<port name="LUTA">net_804 net_626 net_1434 net_760 open open</port>
			<port name="LUTB">net_689 net_765 net_819 net_1243 open open</port>
			<port name="LUTC">net_767 net_616 net_801 net_907 open open</port>
			<port name="LUTD">net_801 net_767 net_616 net_1235 net_1039 net_907</port>
			<port name="LUTE">net_789 net_765 net_809 net_1243 net_689 net_819</port>
			<port name="LUTF">net_906 net_907 net_908 net_909 net_905 net_784</port>
			<port name="LUTG">net_804 net_1434 net_760 net_626 open open</port>
			<port name="LUTH">net_905 net_908 net_906 net_907 net_909 net_784</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_906" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_906" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_906" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_906</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_907" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_907" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_907" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_907</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1035" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1035" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1035</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2368" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2368" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2368" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2368</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2471" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2471" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2471</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_908" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_908" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_908</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2502" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2502" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2502</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_909" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_909" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_909" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_909</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2339" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2339" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2339</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_938" instance="CLB[202]" mode="default">
		<inputs>
			<port name="LUTA">net_942 net_751 net_1244 net_604 open open</port>
			<port name="LUTB">net_937 net_938 net_931 net_928 open open</port>
			<port name="LUTC">net_1244 net_779 net_2735 net_751 net_693 open</port>
			<port name="LUTD">net_751 net_604 net_1244 net_779 net_2735 open</port>
			<port name="LUTE">net_1233 net_915 net_786 net_916 net_918 open</port>
			<port name="LUTF">net_751 net_779 net_2735 open open open</port>
			<port name="LUTG">net_931 net_938 net_937 open open open</port>
			<port name="LUTH">net_731 net_1450 net_1233 net_768 net_800 net_696</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O LUT6_2[5].O6[0]-&gt;O open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_931" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_931" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_931" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_931</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2432" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2432" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2432" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2432</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_928" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_928" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_928" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_928</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_916" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_916" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_916" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_916</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_921" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_921" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_921" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_921</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_915" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_915" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_915" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_915</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_929" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_929" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_929</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2373" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2460" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2460" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2460</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2373" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2373" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2373</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_938" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_938" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_938</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_847" instance="CLB[203]" mode="default">
		<inputs>
			<port name="LUTA">net_3223 net_1558 net_572 net_2113 net_1548 open</port>
			<port name="LUTB">net_572 net_1558 net_1548 net_2113 net_3223 open</port>
			<port name="LUTC">net_572 net_3223 net_2113 net_1548 net_1500 open</port>
			<port name="LUTD">net_1548 net_1558 net_543 net_637 net_1502 open</port>
			<port name="LUTE">net_2657 net_611 net_550 net_627 open open</port>
			<port name="LUTF">net_3223 net_1505 open open open open</port>
			<port name="LUTG">net_2113 net_2336 net_2691 net_758 net_2835 open</port>
			<port name="LUTH">net_3257 net_2036 net_780 net_1914 net_3223 net_92</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1510" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1510" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1510" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1510</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1546" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1546" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1546" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1546</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1545" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1545" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1545" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1545</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2283" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2283" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2283" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2283</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1502" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1502" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1502" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1502</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1505" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1505" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1505</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2309" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2309" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2309" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2309</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1914" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1914" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1914" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1914</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_847" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_847" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_847</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2551" instance="CLB[204]" mode="default">
		<inputs>
			<port name="LUTA">net_713 net_735 net_710 net_659 open open</port>
			<port name="LUTB">net_713 net_659 net_735 net_1256 open open</port>
			<port name="LUTC">net_1156 net_1150 net_710 net_1157 open open</port>
			<port name="LUTD">net_727 net_691 net_3146 open open open</port>
			<port name="LUTE">net_2802 net_727 net_672 net_3146 open open</port>
			<port name="LUTF">net_1157 net_1154 net_1156 net_1150 net_710 net_1151</port>
			<port name="LUTG">net_713 net_659 net_735 net_710 net_1256 open</port>
			<port name="LUTH">net_1150 net_1157 net_1152 net_1154 net_1156 net_1158</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1156" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1156" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1156" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1156</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1155" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1155" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1155</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1157" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1157" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1157" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1157</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2340" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2340" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2340" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2340</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2315" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2315" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2315</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1150" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1150" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1150" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1150</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1154" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1154" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1154" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1154</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1153" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1153" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1153</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2429" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2429" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2429</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1158" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1158" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1158" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1158</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2551" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2551" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2551</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1122" instance="CLB[205]" mode="default">
		<inputs>
			<port name="LUTA">net_1041 net_1235 open open open open</port>
			<port name="LUTB">net_2802 net_672 net_3146 net_727 net_691 open</port>
			<port name="LUTC">net_1160 net_710 net_1152 net_1157 open open</port>
			<port name="LUTD">net_1149 net_1152 net_710 net_1157 open open</port>
			<port name="LUTE">net_728 net_717 net_733 open open open</port>
			<port name="LUTF">net_710 net_1157 net_1156 net_1151 net_1150 net_1155</port>
			<port name="LUTG">net_672 net_727 net_3146 net_2802 net_691 net_1161</port>
			<port name="LUTH">net_1157 net_1156 net_710 net_1150 net_1151 net_1153</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_727" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_727" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_727" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_727</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1152" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1152" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1152" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1152</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2407" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2407" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2407" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2407</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2344" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2344" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2344" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2344</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2552" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2552" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2552</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1149" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1149" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1149" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1149</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2426" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2426" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2426</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1151" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1151" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1151</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1122" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1122" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1122</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2437" instance="CLB[206]" mode="default">
		<inputs>
			<port name="LUTA">net_1168 net_1163 net_1162 net_1164 net_1166 open</port>
			<port name="LUTB">net_556 net_1258 net_654 net_1177 net_573 open</port>
			<port name="LUTC">net_1177 net_1258 open open open open</port>
			<port name="LUTD">net_1163 net_1164 net_1162 net_1168 open open</port>
			<port name="LUTE">net_2824 net_573 net_1258 net_556 net_723 open</port>
			<port name="LUTF">net_1168 net_1163 net_1162 net_1166 net_1164 net_1167</port>
			<port name="LUTG">net_1454 net_709 open open open open</port>
			<port name="LUTH">net_1167 net_1164 net_1162 net_1166 net_1168 net_1163</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2318" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2318" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2318" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2318</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1168" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1168" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1168" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1168</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1167" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1167" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1167</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1164" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1164" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1164" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1164</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2556" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2556" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2556" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2556</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2555" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2555" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2555</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1163" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1163" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1163" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1163</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2554" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2554" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2554</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1166" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1166" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1166" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1166</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2437" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2437" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2437</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2560" instance="CLB[207]" mode="default">
		<inputs>
			<port name="LUTA">net_742 net_1175 net_1172 open open open</port>
			<port name="LUTB">net_1173 net_1172 net_1454 net_1175 net_742 open</port>
			<port name="LUTC">net_785 net_804 open open open open</port>
			<port name="LUTD">net_723 net_2824 net_573 net_654 net_2713 open</port>
			<port name="LUTE">net_742 net_709 net_1454 open open open</port>
			<port name="LUTF">net_723 net_1258 net_556 net_1169 net_1174 open</port>
			<port name="LUTG">net_556 net_1258 net_1178 open open open</port>
			<port name="LUTH">net_742 net_1454 net_709 net_1173 net_1175 net_1172</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2557" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2557" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2557" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2557</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2440" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2440" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2440" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2440</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_742" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_742" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_742" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_742</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1173" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1173" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1173" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1173</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1174" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1174" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1174" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1174</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2257" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2257" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2257" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2257</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1175" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1175" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1175" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1175</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2560" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2560" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2560</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2550" instance="CLB[208]" mode="default">
		<inputs>
			<port name="LUTA">net_1180 net_556 net_534 net_727 open open</port>
			<port name="LUTB">net_556 net_727 net_534 net_654 net_733 open</port>
			<port name="LUTC">net_1261 net_654 net_1251 net_719 open open</port>
			<port name="LUTD">net_556 net_719 net_1251 net_1261 net_654 open</port>
			<port name="LUTE">net_748 net_672 net_1440 net_1194 net_1138 net_1191</port>
			<port name="LUTF">net_733 net_534 net_654 net_727 net_726 net_556</port>
			<port name="LUTG">net_733 net_534 net_726 open open open</port>
			<port name="LUTH">net_1147 net_1146 net_1145 net_1143 net_1144 net_1142</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1146" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1146" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1146" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1146</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1147" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1147" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1147" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1147</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1145" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1145" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1145" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1145</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1144" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1144" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1144</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1142" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1142" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1142" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1142</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1195" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1195" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1195</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1138" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1138" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1138</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1143" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1143" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1143" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1143</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2550" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2550" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2550</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1789" instance="CLB[209]" mode="default">
		<inputs>
			<port name="LUTA">net_3190 net_2913 net_1003 net_2613 open open</port>
			<port name="LUTB">net_3115 net_1003 net_2892 net_1047 open open</port>
			<port name="LUTC">net_3003 net_2998 net_2997 net_2994 open open</port>
			<port name="LUTD">net_2670 net_2980 net_2692 net_2707 open open</port>
			<port name="LUTE">net_2943 net_2692 net_592 net_2707 net_2903 open</port>
			<port name="LUTF">net_1847 net_1814 net_1836 net_1858 net_1825 net_1792</port>
			<port name="LUTG">net_3190 net_3235 open open open open</port>
			<port name="LUTH">net_1858 net_1847 net_1825 net_1814 net_1792 net_1836</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1892" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1892" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1892" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1892</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3105" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3105" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3105" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3105</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1863" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1863" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1863" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1863</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2997" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2997" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2997" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2997</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2994" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2994" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2994</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2998" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2998" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2998" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2998</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1832" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1832" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1832</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1847" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1847" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1847" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1847</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1789" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1789" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1789</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2497" instance="CLB[210]" mode="default">
		<inputs>
			<port name="LUTA">net_801 net_767 net_1235 open open open</port>
			<port name="LUTB">net_1242 net_765 net_1243 net_770 net_3157 open</port>
			<port name="LUTC">net_1235 net_616 net_801 net_767 open open</port>
			<port name="LUTD">net_770 net_1040 open open open open</port>
			<port name="LUTE">net_689 net_789 net_1243 net_819 net_809 net_765</port>
			<port name="LUTF">net_1038 net_1035 net_1039 net_1034 net_1037 net_1040</port>
			<port name="LUTG">net_1243 net_765 net_809 net_819 net_689 net_789</port>
			<port name="LUTH">net_1235 net_801 net_616 net_1039 net_907 net_767</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1037" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1037" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1037" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1037</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1034" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1034" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1034" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1034</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1040" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1040" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1040" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1040</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_761" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_761" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_761" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_761</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2533" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2533" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2533</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1038" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1038" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1038</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2415" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2415" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2415</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1039" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1039" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1039</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2497" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2497" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2497</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2531" instance="CLB[211]" mode="default">
		<inputs>
			<port name="LUTA">net_1419 net_974 open open open open</port>
			<port name="LUTB">net_1250 net_970 net_971 net_972 net_968 open</port>
			<port name="LUTC">net_1442 net_795 net_806 net_998 open open</port>
			<port name="LUTD">net_744 net_799 net_1433 net_988 open open</port>
			<port name="LUTE">net_1781 net_2225 net_3146 net_2791 net_2558 net_3035</port>
			<port name="LUTF">net_972 net_971 net_970 net_967 net_1250 net_968</port>
			<port name="LUTG">net_1419 net_1433 open open open open</port>
			<port name="LUTH">net_972 net_971 net_1250 net_968 net_970 net_967</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_968" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_968" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_968" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_968</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2791" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2791" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2791" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2791</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_970" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_970" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_970" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_970</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_995" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_995" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_995</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_971" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_971" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_971" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_971</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_981" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_981" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_981</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1843" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1843" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1843</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2520" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2520" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2520</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_967" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_967" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_967" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_967</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2531" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2531" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2531</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1030" instance="CLB[212]" mode="default">
		<inputs>
			<port name="LUTA">net_1024 net_632 net_1032 net_1114 open open</port>
			<port name="LUTB">net_700 net_1426 net_745 open open open</port>
			<port name="LUTC">net_728 net_726 net_1231 open open open</port>
			<port name="LUTD">net_1213 net_1212 net_1208 net_1220 open open</port>
			<port name="LUTE">net_1220 net_1183 net_1213 net_1208 net_746 net_1212</port>
			<port name="LUTF">net_1220 net_1208 net_1212 net_1213 net_1183 net_746</port>
			<port name="LUTG">net_1242 net_1030 net_689 net_1028 open open</port>
			<port name="LUTH">net_1434 net_804 net_760 net_626 net_762 net_785</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1028" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1028" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1028" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1028</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1031" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1031" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1031</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1183" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1183" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1183" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1183</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1205" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1205" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1205</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1208" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1208" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1208" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1208</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1232" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1232" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1232</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2399" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2399" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2399" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2399</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2571" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2571" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2571</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1219" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1219" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1219</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2569" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2569" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2569</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_746" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2507" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2507" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2507</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_746" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_746" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_746</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1030" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1030" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1030</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1029" instance="CLB[213]" mode="default">
		<inputs>
			<port name="LUTA">net_1201 net_1200 open open open open</port>
			<port name="LUTB">net_1191 net_1194 net_748 net_1189 open open</port>
			<port name="LUTC">net_723 net_654 net_749 net_1240 open open</port>
			<port name="LUTD">net_700 net_745 net_1426 net_2824 net_708 open</port>
			<port name="LUTE">net_1426 net_2824 net_700 net_745 net_708 net_1185</port>
			<port name="LUTF">net_1440 net_672 net_1189 net_1194 net_1191 net_1186</port>
			<port name="LUTG">net_1032 net_632 net_1024 net_1114 net_1029 open</port>
			<port name="LUTH">net_689 net_1243 net_765 net_819 net_809 net_789</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1191" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1191" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1191" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1191</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2418" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2418" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2418" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2418</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2341" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2341" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2341</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1189" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1189" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1189" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1189</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1186" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1186" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1186" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1186</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2313" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2313" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2313</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2564" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2564" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2564</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2451" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2451" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2451" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2451</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1029" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1029" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1029</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2351" instance="CLB[214]" mode="default">
		<inputs>
			<port name="LUTA">net_1062 net_729 net_2702 net_1432 open open</port>
			<port name="LUTB">net_1065 net_1066 net_1064 net_755 open open</port>
			<port name="LUTC">net_1067 net_1065 open open open open</port>
			<port name="LUTD">net_2702 net_1432 net_729 net_755 net_576 open</port>
			<port name="LUTE">net_1068 net_1057 net_1055 net_1059 open open</port>
			<port name="LUTF">net_1061 net_1056 net_1055 net_1059 net_1057 net_1060</port>
			<port name="LUTG">net_755 net_729 net_1432 net_2702 open open</port>
			<port name="LUTH">net_1057 net_1055 net_1059 net_1056 net_1060 net_1061</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1056" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1056" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1056" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1056</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1061" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1061" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1061" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1061</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1057" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1057" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1057" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1057</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1055" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1055" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1055" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1055</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2535" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2535" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2535" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2535</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2537" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2537" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2537</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2352" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2352" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2352</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1060" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1059" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1059" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1059</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1060" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1060" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1060</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2351" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2351" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2351</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2411" instance="CLB[215]" mode="default">
		<inputs>
			<port name="LUTA">net_1093 net_1094 net_1096 net_724 net_663 open</port>
			<port name="LUTB">net_1254 net_2968 net_687 net_599 open open</port>
			<port name="LUTC">net_1096 net_724 net_1094 open open open</port>
			<port name="LUTD">net_1238 net_1131 net_1245 open open open</port>
			<port name="LUTE">net_1002 net_599 net_1234 net_687 net_1254 net_2968</port>
			<port name="LUTF">net_1094 net_724 net_1093 net_663 net_1096 net_1092</port>
			<port name="LUTG">net_1100 net_1093 open open open open</port>
			<port name="LUTH">net_1097 net_1249 net_1093 net_722 net_1095 net_1098</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1245" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1245" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1245" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1245</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1094" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1094" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1094" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1094</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1096" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1096" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1096</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2387" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2387" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2387" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2387</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2546" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2546" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2546" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2546</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1092" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1092" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1092</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2540" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2540" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2540</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2442" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2442" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2442" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2442</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2411" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2411" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2411</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1169" instance="CLB[216]" mode="default">
		<inputs>
			<port name="LUTA">net_1426 net_749 net_706 open open open</port>
			<port name="LUTB">net_1176 net_742 net_709 open open open</port>
			<port name="LUTC">net_749 net_706 net_1426 net_1171 open open</port>
			<port name="LUTD">net_1179 net_1171 open open open open</port>
			<port name="LUTE">net_719 net_1261 net_1251 net_654 net_556 net_2868</port>
			<port name="LUTF">net_1171 net_706 net_749 net_1426 net_534 net_719</port>
			<port name="LUTG">net_1177 net_654 net_556 net_573 net_1258 net_1169</port>
			<port name="LUTH">net_749 net_534 net_1426 net_706 net_719 net_597</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1162" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1162" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1162" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1162</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1171" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1171" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1171" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1171</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2419" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2419" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2419" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2419</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2562" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2562" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2562" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2562</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1141" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1141" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1141</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2561" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2561" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2561</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2431" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2431" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2431</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1169" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1169" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1169</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2365" instance="CLB[217]" mode="default">
		<inputs>
			<port name="LUTA">net_987 net_783 net_982 open open open</port>
			<port name="LUTB">net_989 net_1419 net_988 net_974 open open</port>
			<port name="LUTC">net_1042 net_1241 net_763 net_752 open open</port>
			<port name="LUTD">net_763 net_752 net_1241 net_1042 net_1044 open</port>
			<port name="LUTE">net_783 net_982 net_759 net_1431 net_983 net_977</port>
			<port name="LUTF">net_1431 net_982 net_759 net_783 net_983 net_977</port>
			<port name="LUTG">net_988 net_1433 net_799 open open open</port>
			<port name="LUTH">net_1431 net_983 net_984 net_982 net_783 net_981</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2527" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2527" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2527" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2527</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_977" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_977" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_977" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_977</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2461" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2461" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2461" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2461</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2427" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2427" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2427</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2423" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2423" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2423" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2423</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2428" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2428" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2428</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_763" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_763" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_763</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_982" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_982" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_982" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_982</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2365" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2365" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2365</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_976" instance="CLB[218]" mode="default">
		<inputs>
			<port name="LUTA">net_795 net_806 net_1442 net_998 open open</port>
			<port name="LUTB">net_806 net_1442 net_795 open open open</port>
			<port name="LUTC">net_806 net_1442 net_998 net_795 net_805 open</port>
			<port name="LUTD">net_990 net_994 open open open open</port>
			<port name="LUTE">net_1429 net_806 net_730 open open open</port>
			<port name="LUTF">net_984 net_759 net_775 net_1431 net_1247 net_783</port>
			<port name="LUTG">net_974 net_1419 net_988 net_978 net_975 net_976</port>
			<port name="LUTH">net_1431 net_783 net_775 net_759 net_1247 net_984</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_975" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_975" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_975" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_975</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_996" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_996" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_996" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_996</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_990" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_990" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_990" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_990</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2444" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2444" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2444" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2444</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_994" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_994" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_994" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_994</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_978" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_978" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_978</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2528" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2528" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2528</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_976" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_976" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_976</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2433" instance="CLB[219]" mode="default">
		<inputs>
			<port name="LUTA">net_1250 net_811 net_796 net_965 net_656 open</port>
			<port name="LUTB">net_1005 net_1009 open open open open</port>
			<port name="LUTC">net_796 net_1250 net_656 net_965 open open</port>
			<port name="LUTD">net_965 net_796 net_656 net_1250 net_811 open</port>
			<port name="LUTE">net_1008 net_807 net_1005 net_1007 open open</port>
			<port name="LUTF">net_1010 net_1007 open open open open</port>
			<port name="LUTG">net_1021 net_772 net_1020 net_721 open open</port>
			<port name="LUTH">net_1008 net_1005 net_1007 net_807 net_1009 net_1004</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1009" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1009" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1009" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1009</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2509" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2509" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2509" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2509</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1008" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1008" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1008" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1008</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1010" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1010" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1010</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1007" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1007" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1007" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1007</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2530" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2530" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2530" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2530</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2529" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2529" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2529" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2529</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1004" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1004" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1004" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1004</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2433" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2433" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2433</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2485" instance="CLB[220]" mode="default">
		<inputs>
			<port name="LUTA">net_1431 net_977 net_784 open open open</port>
			<port name="LUTB">net_986 net_783 net_1431 open open open</port>
			<port name="LUTC">net_2990 net_2336 net_3234 net_3068 net_325 open</port>
			<port name="LUTD">net_3057 net_3234 net_564 net_780 open open</port>
			<port name="LUTE">net_780 net_825 open open open open</port>
			<port name="LUTF">net_1969 net_2147 net_2102 net_2003 net_2025 open</port>
			<port name="LUTG">net_744 net_1433 net_988 net_799 net_1419 open</port>
			<port name="LUTH">net_977 net_981 net_1431 net_784 net_783 net_979</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_973" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_973" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_973" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_973</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_985" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_985" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_985" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_985</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1781" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1781" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1781" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1781</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1567" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1567" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1567" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1567</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2102" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2102" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2102" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2102</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1817" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1817" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1817" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1817</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_979" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_979" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_979" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_979</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2485" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2485" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2485</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2542" instance="CLB[221]" mode="default">
		<inputs>
			<port name="LUTA">net_1002 net_599 net_1234 net_2968 net_1254 open</port>
			<port name="LUTB">net_1108 net_1103 net_1110 open open open</port>
			<port name="LUTC">net_1110 net_1103 net_1108 net_1104 net_1109 net_1111</port>
			<port name="LUTD">net_1109 net_1104 net_1105 net_1111 net_1108 net_1103</port>
			<port name="LUTE">net_599 net_687 net_2968 net_1254 net_1234 net_1002</port>
			<port name="LUTF">net_1104 net_1111 net_1103 net_1109 net_1105 net_1108</port>
			<port name="LUTG">net_1002 net_2968 net_599 open open open</port>
			<port name="LUTH">net_1108 net_1111 net_1104 net_1105 net_1103 net_1109</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1104" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1104" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1104" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1104</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2452" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2452" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2452" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2452</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2454" instance="LUT6_2[2]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">CLB.LUTC[5]-&gt;LUTC</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2454" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2454</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2543" instance="LUT6_2[3]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">CLB.LUTD[5]-&gt;LUTD</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2543" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2543</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1105" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1105" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1105</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2449" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2449" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2449</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1103" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1103" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1103" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1103</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2542" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2542" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2542</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2541" instance="CLB[222]" mode="default">
		<inputs>
			<port name="LUTA">net_1088 net_646 net_1052 net_729 open open</port>
			<port name="LUTB">net_1435 net_664 net_612 net_1413 open open</port>
			<port name="LUTC">net_1049 net_729 net_1052 open open open</port>
			<port name="LUTD">net_729 net_646 net_1052 net_1049 net_1048 open</port>
			<port name="LUTE">net_1082 net_1052 open open open open</port>
			<port name="LUTF">net_1066 net_1065 net_755 net_1064 net_1054 open</port>
			<port name="LUTG">net_577 net_724 open open open open</port>
			<port name="LUTH">net_1413 net_664 net_1435 net_612 net_1045 net_1046</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1046" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1046" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1046" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1046</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1049" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1049" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1049" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1049</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1051" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1051" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1051" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1051</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1238" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1238" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1238" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1238</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1054" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1054" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1054" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1054</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1063" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1063" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1063" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1063</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1045" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1045" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1045" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1045</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2541" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2541" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2541</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1125" instance="CLB[223]" mode="default">
		<inputs>
			<port name="LUTA">net_1257 net_1121 net_552 net_1246 net_546 open</port>
			<port name="LUTB">net_1131 net_1130 net_1127 net_1129 open open</port>
			<port name="LUTC">net_1246 net_552 net_1257 open open open</port>
			<port name="LUTD">net_1124 net_1134 net_1121 net_1257 open open</port>
			<port name="LUTE">net_622 net_1480 net_575 net_2 open open</port>
			<port name="LUTF">net_598 net_3024 net_669 net_1464 open open</port>
			<port name="LUTG">net_1480 net_2 open open open open</port>
			<port name="LUTH">net_1121 net_1124 net_1257 net_740 net_546 net_1246</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1131" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1131" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1131" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1131</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2544" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2544" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2544" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2544</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1129" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1129" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1129" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1129</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1127" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1127" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1127</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1130" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1130" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1130" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1130</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1132" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1132" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1132</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1464" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1464" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1464" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1464</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_602" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_602" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_602</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1742" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1742" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1742" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1742</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1737" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1737" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1737</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_546" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_546" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_546" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_546</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1125" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1125" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1125</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1283" instance="CLB[224]" mode="default">
		<inputs>
			<port name="LUTA">net_1290 net_1411 net_1225 net_609 open open</port>
			<port name="LUTB">net_1225 net_1411 net_609 net_1418 net_1444 open</port>
			<port name="LUTC">net_1286 net_1285 net_1279 net_1282 open open</port>
			<port name="LUTD">net_1225 net_609 open open open open</port>
			<port name="LUTE">net_1287 net_1280 net_1279 net_1285 open open</port>
			<port name="LUTF">net_1418 net_1411 net_1444 net_1412 net_1449 net_609</port>
			<port name="LUTG">net_1284 net_1286 net_1279 net_1283 open open</port>
			<port name="LUTH">net_1449 net_1444 net_1411 net_609 net_1412 net_1418</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1284" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1284" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1284" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1284</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1286" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1286" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1286" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1286</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2243" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2243" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2243" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2243</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1285" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1285" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1285" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1285</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2374" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2374" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2374" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2374</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1282" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1282" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1282</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2574" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2573" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2573" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2573</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2574" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2574" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2574</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1283" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1283" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1283</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2358" instance="CLB[225]" mode="default">
		<inputs>
			<port name="LUTA">net_1228 net_1140 net_1182 net_1230 open open</port>
			<port name="LUTB">net_654 net_2868 net_1251 net_1261 net_556 open</port>
			<port name="LUTC">net_1207 net_1206 net_706 open open open</port>
			<port name="LUTD">net_1228 net_1182 open open open open</port>
			<port name="LUTE">net_1223 net_1217 net_1221 net_1222 open open</port>
			<port name="LUTF">net_1210 net_2802 net_1232 net_1182 net_1230 net_1140</port>
			<port name="LUTG">net_738 net_726 net_728 net_1231 open open</port>
			<port name="LUTH">net_1230 net_1232 net_1140 net_2802 net_1210 net_1182</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2445" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2445" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2445" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2445</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2389" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2389" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2389</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1140" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1140" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1140" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1140</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1182" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1182" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1182" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1182</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2364" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2364" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2364" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2364</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1210" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1210" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1210" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1210</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2412" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2412" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2412</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1230" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1230" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1230" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1230</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2358" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2358" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2358</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1279" instance="CLB[226]" mode="default">
		<inputs>
			<port name="LUTA">net_567 net_583 net_1421 net_588 open open</port>
			<port name="LUTB">net_1289 net_1411 net_1449 net_1444 open open</port>
			<port name="LUTC">net_609 net_1411 net_1418 net_1444 net_1273 open</port>
			<port name="LUTD">net_2336 net_1421 net_567 net_583 open open</port>
			<port name="LUTE">net_1294 net_1276 net_1278 net_1277 open open</port>
			<port name="LUTF">net_1411 net_1225 net_609 net_1444 open open</port>
			<port name="LUTG">net_1285 net_1279 net_1287 net_1280 net_1288 open</port>
			<port name="LUTH">net_588 net_1421 net_567 net_655 net_2336 net_583</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1280" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1280" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1280" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1280</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1276" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1276" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1276</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1288" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1288" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1288" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1288</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1287" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1287" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1287" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1287</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1278" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1278" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1278" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1278</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2575" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2575" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2575" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2575</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1277" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1277" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1277" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1277</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1266" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1266" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1266" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1266</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1279" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1279" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1279</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1298" instance="CLB[227]" mode="default">
		<inputs>
			<port name="LUTA">net_1265 net_1299 net_1296 net_1267 open open</port>
			<port name="LUTB">net_1267 net_1296 net_1299 net_1265 open open</port>
			<port name="LUTC">net_688 net_2635 net_624 open open open</port>
			<port name="LUTD">net_1305 net_2635 net_674 net_532 net_571 open</port>
			<port name="LUTE">net_1301 net_1304 net_1300 net_1302 open open</port>
			<port name="LUTF">net_676 net_649 net_541 net_1307 open open</port>
			<port name="LUTG">net_1305 net_571 net_2635 net_532 net_674 open</port>
			<port name="LUTH">net_571 net_674 net_2979 net_633 net_686 net_649</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2397" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2397" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2397" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2397</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2377" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2377" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2377</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2580" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2580" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2580" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2580</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1265" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1265" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1265" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1265</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1304" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1304" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1304" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1304</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2353" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2353" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2353" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2353</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1315" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1315" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1315" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1315</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1268" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1268" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1268</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1299" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1299" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1299" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1299</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1298" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1298" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1298</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1211" instance="CLB[228]" mode="default">
		<inputs>
			<port name="LUTA">net_1206 net_706 open open open open</port>
			<port name="LUTB">net_1141 net_1215 net_1184 net_1216 open open</port>
			<port name="LUTC">net_719 net_716 net_1216 net_597 open open</port>
			<port name="LUTD">net_1218 net_1215 net_1220 net_1209 open open</port>
			<port name="LUTE">net_1209 net_1220 net_1215 net_1218 open open</port>
			<port name="LUTF">net_1217 net_706 net_728 net_1252 open open</port>
			<port name="LUTG">net_1184 net_1216 net_1141 net_1215 net_1211 open</port>
			<port name="LUTH">net_534 net_743 net_2680 net_713 net_735 net_718</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1184" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1184" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1184" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1184</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1241" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1241" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1241" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1241</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2438" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2438" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2438</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1215" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1215" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1215" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1215</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1213" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1213" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1213</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2386" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2386" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2386" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2386</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2567" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2567" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2567" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2567</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1218" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1218" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1218" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1218</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2568" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2568" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2568" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2568</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1211" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1211" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1211</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2378" instance="CLB[229]" mode="default">
		<inputs>
			<port name="LUTA">net_1334 net_602 net_677 net_2646 net_549 open</port>
			<port name="LUTB">net_1343 net_2646 net_1335 net_1341 open open</port>
			<port name="LUTC">net_2646 net_677 net_1420 net_1334 open open</port>
			<port name="LUTD">net_1341 net_1335 open open open open</port>
			<port name="LUTE">net_1389 net_1780 net_698 net_1420 open open</port>
			<port name="LUTF">net_1372 net_1378 net_1382 net_1379 net_1375 open</port>
			<port name="LUTG">net_2646 net_1334 net_1420 net_677 net_549 net_602</port>
			<port name="LUTH">net_1346 net_1339 net_1338 net_1345 net_1340 net_1344</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1335" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1335" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1335" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1335</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2584" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2584" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2584" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2584</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2296" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2296" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2296</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1343" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1343" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1343" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1343</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1341" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1341" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1341</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2331" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2331" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2331" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2331</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1379" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1379" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1379" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1379</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2379" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2379" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2379" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2379</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1340" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1340" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1340</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2378" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2378" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2378</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2380" instance="CLB[230]" mode="default">
		<inputs>
			<port name="LUTA">net_1309 net_1313 net_1317 open open open</port>
			<port name="LUTB">net_1058 net_1447 net_3124 net_869 net_4 open</port>
			<port name="LUTC">net_3112 net_1237 net_459 net_1214 net_1259 open</port>
			<port name="LUTD">net_514 net_2737 net_459 open open open</port>
			<port name="LUTE">net_2787 net_3057 net_314 net_2816 net_2818 net_2819</port>
			<port name="LUTF">net_1315 net_1311 net_1312 net_1309 net_1310 net_1313</port>
			<port name="LUTG">net_649 net_1430 net_1447 net_1308 net_1307 open</port>
			<port name="LUTH">net_1313 net_1311 net_1309 net_1310 net_1315 net_1312</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2582" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2582" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2582" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2582</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2410" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2410" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2410</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1237" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1237" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1237" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1237</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1794" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1794" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1794" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1794</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2818" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2818" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2818" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2818</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2803" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2803" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2803</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2001" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2001" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2001</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2330" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2330" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2330</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1310" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1310" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1310" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1310</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2380" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2380" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2380</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1351" instance="CLB[231]" mode="default">
		<inputs>
			<port name="LUTA">net_1441 net_1423 net_590 net_1427 open open</port>
			<port name="LUTB">net_610 net_1441 net_1427 net_2813 net_590 open</port>
			<port name="LUTC">net_2813 net_590 net_1441 net_1423 net_1427 open</port>
			<port name="LUTD">net_1443 net_1354 net_704 net_1361 open open</port>
			<port name="LUTE">net_1423 net_1427 net_1441 net_590 net_2813 open</port>
			<port name="LUTF">net_1441 net_1423 net_1427 net_2813 net_590 net_610</port>
			<port name="LUTG">net_1350 net_1349 net_1352 net_1351 net_1347 open</port>
			<port name="LUTH">net_610 net_590 net_1441 net_1423 net_1427 net_2813</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1352" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1352" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1352" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1352</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1347" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1347" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1347</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1349" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1349" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1349" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1349</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1350" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1350" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1350" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1350</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2323" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2323" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2323" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2323</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2402" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2402" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2402</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1372" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1372" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1372" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1372</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1354" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1354" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1354</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2585" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2585" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2585" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2585</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1351" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1351" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1351</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_855" instance="CLB[232]" mode="default">
		<inputs>
			<port name="LUTA">net_863 net_816 net_741 open open open</port>
			<port name="LUTB">net_854 net_853 net_855 open open open</port>
			<port name="LUTC">net_820 net_668 net_741 net_816 open open</port>
			<port name="LUTD">net_856 net_853 net_855 net_845 open open</port>
			<port name="LUTE">net_853 net_855 net_854 net_856 net_849 net_845</port>
			<port name="LUTF">net_855 net_856 net_854 net_849 net_845 net_853</port>
			<port name="LUTG">net_855 net_853 net_854 open open open</port>
			<port name="LUTH">net_741 net_816 net_863 net_668 net_820 net_826</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_854" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_854" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_854" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_854</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_862" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_862" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_862</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2468" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2468" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2468" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2468</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2508" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2508" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2508</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_856" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_856" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_856" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_856</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_860" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_860" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_860</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2494" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2494" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2494" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2494</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2469" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2469" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2469</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2504" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2504" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2504</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2501" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2501" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2501</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2486" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2486" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2486" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2486</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_855" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_855" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_855</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2512" instance="CLB[233]" mode="default">
		<inputs>
			<port name="LUTA">net_773 net_787 net_893 net_895 open open</port>
			<port name="LUTB">net_888 net_886 net_884 net_885 net_887 open</port>
			<port name="LUTC">net_810 net_818 net_813 open open open</port>
			<port name="LUTD">net_810 net_808 net_813 net_815 net_818 open</port>
			<port name="LUTE">net_884 net_888 net_885 net_886 open open</port>
			<port name="LUTF">net_818 net_810 net_808 net_813 net_815 open</port>
			<port name="LUTG">net_787 net_773 net_893 open open open</port>
			<port name="LUTH">net_884 net_885 net_888 net_887 net_886 net_889</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_889" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_889" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_889" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_889</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2476" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2476" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2476" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2476</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_886" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_886" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_886" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_886</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_884" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_884" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_884" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_884</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_871" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_871" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_871" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_871</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_870" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_870" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_870</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_888" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_888" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_888" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_888</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_887" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_894" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_894" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_894</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_887" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_887" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_887</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2512" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2512" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2512</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2498" instance="CLB[234]" mode="default">
		<inputs>
			<port name="LUTA">net_837 net_667 net_865 open open open</port>
			<port name="LUTB">net_813 net_876 net_875 net_773 open open</port>
			<port name="LUTC">net_875 net_876 net_813 net_771 open open</port>
			<port name="LUTD">net_773 net_876 net_813 net_771 net_875 open</port>
			<port name="LUTE">net_756 net_705 net_873 net_782 open open</port>
			<port name="LUTF">net_833 net_829 net_831 net_832 net_830 open</port>
			<port name="LUTG">net_756 net_782 net_873 net_705 open open</port>
			<port name="LUTH">net_667 net_666 net_774 net_817 net_837 net_865</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_864" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_864" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_864" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_864</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2478" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2478" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2478" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2478</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_867" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_867" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_867" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_867</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2465" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2465" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2465" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2465</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_829" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_829" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_829" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_829</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_833" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_833" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_833</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2483" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2483" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2483" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2483</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_837" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_875" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_875" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_875</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_837" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_837" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_837</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2498" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2498" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2498</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2505" instance="CLB[235]" mode="default">
		<inputs>
			<port name="LUTA">net_798 net_1233 open open open open</port>
			<port name="LUTB">net_911 net_913 net_912 net_910 net_750 open</port>
			<port name="LUTC">net_786 net_926 open open open open</port>
			<port name="LUTD">net_731 net_1233 open open open open</port>
			<port name="LUTE">net_2735 net_751 net_927 net_779 net_604 open</port>
			<port name="LUTF">net_926 net_915 net_798 net_916 net_786 net_1233</port>
			<port name="LUTG">net_798 net_786 net_915 net_926 net_916 open</port>
			<port name="LUTH">net_922 net_926 net_916 net_786 net_915 net_920</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_910" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_910" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_910" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_910</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2518" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2518" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2518" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2518</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_912" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_912" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_912" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_912</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_927" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_927" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_927" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_927</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2293" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2293" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2293" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2293</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_924" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_924" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_924</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_919" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_919" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_919" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_919</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2505" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2505" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2505</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_933" instance="CLB[236]" mode="default">
		<inputs>
			<port name="LUTA">net_696 net_800 net_731 net_1450 net_768 open</port>
			<port name="LUTB">net_604 net_1244 net_693 net_932 net_930 open</port>
			<port name="LUTC">net_939 net_1450 net_768 open open open</port>
			<port name="LUTD">net_2735 net_604 net_693 net_751 net_927 open</port>
			<port name="LUTE">net_835 net_834 net_833 open open open</port>
			<port name="LUTF">net_833 net_830 net_831 net_829 net_832 open</port>
			<port name="LUTG">net_933 net_934 net_929 open open open</port>
			<port name="LUTH">net_535 net_679 net_715 net_750 net_1438 net_1263</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_932" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_932" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_932" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_932</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2354" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2354" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2354" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2354</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_930" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_930" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_930" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_930</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2522" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2522" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2522" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2522</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2500" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2500" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2500" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2500</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2489" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2489" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2489" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2489</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2524" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2524" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2524" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2524</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_933" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_933" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_933</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_859" instance="CLB[237]" mode="default">
		<inputs>
			<port name="LUTA">net_857 net_861 net_859 net_848 net_855 open</port>
			<port name="LUTB">net_826 net_816 net_741 net_863 net_820 open</port>
			<port name="LUTC">net_857 net_848 net_861 net_855 open open</port>
			<port name="LUTD">net_589 net_3101 net_531 net_697 net_642 open</port>
			<port name="LUTE">net_1320 net_1322 open open open open</port>
			<port name="LUTF">net_1333 net_1320 net_1322 net_1331 open open</port>
			<port name="LUTG">net_848 net_861 net_855 net_857 net_859 open</port>
			<port name="LUTH">net_816 net_820 net_741 net_668 net_863 net_764</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2484" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2484" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2484" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2484</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_857" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_857" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_857" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_857</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2488" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2488" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2488" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2488</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2490" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2490" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2490</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1320" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1320" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1320" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1320</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1332" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1332" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1332" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1332</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2405" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2405" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2405" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2405</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2466" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2466" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2466" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2466</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_859" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_859" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_859</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2961" instance="CLB[238]" mode="default">
		<inputs>
			<port name="LUTA">net_2915 net_2926 net_2803 net_2979 open open</port>
			<port name="LUTB">net_2961 net_2962 net_2964 net_2960 net_2963 open</port>
			<port name="LUTC">net_2931 net_781 net_2969 net_2937 open open</port>
			<port name="LUTD">net_2982 net_2966 net_2988 open open open</port>
			<port name="LUTE">net_2926 net_2959 net_2979 net_2900 net_2916 net_2911</port>
			<port name="LUTF">net_2979 net_2916 net_2900 net_2959 net_2911 net_2926</port>
			<port name="LUTG">net_3051 net_2962 net_2961 net_2964 open open</port>
			<port name="LUTH">net_2906 net_947 net_2979 net_2915 net_2803 net_2926</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2962" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2962" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2962" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2962</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2967" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2967" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2967</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3031" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3031" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3031" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3031</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2963" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2963" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2963" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2963</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2966" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2966" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2966</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2076" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2076" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2076" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2076</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2919" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2919" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2919</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2964" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2964" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2964</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2960" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2960" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2960</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2958" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2958" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2958" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2958</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2961" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2961" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2961</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2084" instance="CLB[239]" mode="default">
		<inputs>
			<port name="LUTA">net_3004 net_2922 net_2650 net_2940 open open</port>
			<port name="LUTB">net_2985 net_2982 net_2971 net_2987 net_2986 open</port>
			<port name="LUTC">net_3005 net_2650 net_3004 net_2922 open open</port>
			<port name="LUTD">net_2987 net_2985 open open open open</port>
			<port name="LUTE">net_2959 net_2900 net_2916 net_2979 open open</port>
			<port name="LUTF">net_2989 net_2987 net_2985 net_2971 open open</port>
			<port name="LUTG">net_2978 net_2906 net_947 net_2979 open open</port>
			<port name="LUTH">net_2982 net_2985 net_2971 net_2989 net_2986 net_2972</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2986" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2986" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2986" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2986</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1979" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1979" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1979" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1979</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2987" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2987" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2987" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2987</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2981" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2981" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2981" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2981</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2971" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2971" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2971" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2971</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2965" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2965" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2965</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2094" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2094" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2094" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2094</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2096" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2096" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2096</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2972" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2972" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2972" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2972</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2084" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2084" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2084</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3149" instance="CLB[240]" mode="default">
		<inputs>
			<port name="LUTA">net_636 net_2723 net_2730 net_228 net_3340 open</port>
			<port name="LUTB">net_2633 net_2681 open open open open</port>
			<port name="LUTC">net_3164 net_3167 net_3165 net_3166 net_3163 open</port>
			<port name="LUTD">net_3164 net_3167 net_3165 net_3171 net_3166 open</port>
			<port name="LUTE">net_2734 net_2652 net_2891 open open open</port>
			<port name="LUTF">net_3170 net_2891 net_2734 net_2766 open open</port>
			<port name="LUTG">net_103 net_2681 net_2898 net_2652 net_3149 open</port>
			<port name="LUTH">net_2944 net_2718 net_2721 net_2654 net_2927 net_2905</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2681" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2681" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2681" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2681</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3163" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3163" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3163" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3163</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3165" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3165" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3165</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2049" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2049" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2049" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2049</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1992" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1992" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1992" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1992</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3166" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3166" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3166" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3166</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3167" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3167" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3167" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3167</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2075" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2075" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2075" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2075</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3149" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3149" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3149</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2899" instance="CLB[241]" mode="default">
		<inputs>
			<port name="LUTA">net_2751 net_2886 net_3119 open open open</port>
			<port name="LUTB">net_869 net_2763 net_3122 net_3120 open open</port>
			<port name="LUTC">net_3120 net_2763 net_3122 net_869 net_3125 open</port>
			<port name="LUTD">net_2899 net_2923 net_2719 net_2951 open open</port>
			<port name="LUTE">net_3125 net_3122 net_3121 net_2763 net_869 net_3120</port>
			<port name="LUTF">net_3122 net_869 net_3120 net_2763 net_3125 net_3121</port>
			<port name="LUTG">net_2899 net_2951 open open open open</port>
			<port name="LUTH">net_3122 net_869 net_3121 net_3120 net_3125 net_2763</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3121" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3121" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3121" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3121</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3120" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3120" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3120</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2018" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2018" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2018" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2018</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2045" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2045" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2045</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2097" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2097" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2097" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2097</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2950" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2950" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2950" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2950</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2082" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2082" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2082</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2089" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2089" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2089</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2020" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2020" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2020</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1976" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1976" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1976" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1976</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2899" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2899" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2899</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3151" instance="CLB[242]" mode="default">
		<inputs>
			<port name="LUTA">net_2652 net_2945 net_2898 net_2623 net_2681 open</port>
			<port name="LUTB">net_3150 net_3152 net_3154 net_3153 open open</port>
			<port name="LUTC">net_3155 net_2652 net_2945 net_2623 open open</port>
			<port name="LUTD">net_2945 net_2652 net_2623 net_103 net_2898 open</port>
			<port name="LUTE">net_2945 net_2623 net_2898 net_103 net_2652 open</port>
			<port name="LUTF">net_2623 net_2945 net_2652 net_103 net_2898 open</port>
			<port name="LUTG">net_3159 net_3153 net_281 net_3151 open open</port>
			<port name="LUTH">net_2652 net_2909 net_2681 net_2945 net_2898 net_2928</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3153" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3153" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3153" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3153</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2032" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2032" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2032" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2032</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1917" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1917" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1917</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3152" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3152" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3152" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3152</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3150" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3150" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3150" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3150</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3154" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3154" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3154" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3154</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3148" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3148" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3148" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3148</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2073" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2073" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2073" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2073</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3151" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3151" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3151</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3176" instance="CLB[243]" mode="default">
		<inputs>
			<port name="LUTA">net_459 net_2780 net_2785 net_225 net_2737 open</port>
			<port name="LUTB">net_2756 net_2778 net_2758 net_2775 open open</port>
			<port name="LUTC">net_2758 net_2778 net_2770 net_2756 net_2759 open</port>
			<port name="LUTD">net_2752 net_2758 open open open open</port>
			<port name="LUTE">net_3196 net_3194 net_3197 net_3193 net_3208 net_3195</port>
			<port name="LUTF">net_2756 net_2758 net_2778 net_2775 net_2770 net_3204</port>
			<port name="LUTG">net_2764 net_3187 net_2753 net_3176 open open</port>
			<port name="LUTH">net_2778 net_2755 net_2759 net_2758 net_2775 net_2772</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open LUT6_2[3].O6[0]-&gt;O open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2758" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2758" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2758" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2758</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3197" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3197" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3197" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3197</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2006" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2006" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2006</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3198" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3198" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3198" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3198</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3195" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3195" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3195" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3195</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3193" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3193" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3193</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1876" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1876" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1876</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3194" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3194" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3194</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_3188" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3188" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3188" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3188</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3176" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3176" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3176</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3184" instance="CLB[244]" mode="default">
		<inputs>
			<port name="LUTA">net_2770 net_2662 net_2752 net_2764 net_2756 open</port>
			<port name="LUTB">net_3185 net_3184 net_3181 net_3191 net_3183 open</port>
			<port name="LUTC">net_3187 net_2753 net_2764 open open open</port>
			<port name="LUTD">net_3187 net_2765 net_2753 net_2771 open open</port>
			<port name="LUTE">net_3185 net_3183 net_3182 net_3191 net_3184 net_3181</port>
			<port name="LUTF">net_3183 net_3181 net_3185 net_3182 net_3184 net_3191</port>
			<port name="LUTG">net_3183 net_3185 net_3184 net_3181 open open</port>
			<port name="LUTH">net_2764 net_2752 net_2773 net_2765 net_2662 net_2770</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3185" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3185" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3185" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3185</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3189" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3189" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3189" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3189</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3181" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3181" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3181" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3181</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3182" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3182" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3182</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3183" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3183" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3183" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3183</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1870" instance="LUT6_2[4]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">CLB.LUTE[5]-&gt;LUTE</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1870" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1870</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2016" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2016" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2016</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_2667" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2667" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2667" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2667</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3184" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3184" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_3184</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1997" instance="CLB[245]" mode="default">
		<inputs>
			<port name="LUTA">net_2662 net_2752 open open open open</port>
			<port name="LUTB">net_3192 net_3181 net_3183 open open open</port>
			<port name="LUTC">net_2752 net_2758 net_2662 net_2747 net_2771 open</port>
			<port name="LUTD">net_3205 net_2775 net_2756 net_2758 open open</port>
			<port name="LUTE">net_3202 net_3199 net_3200 net_3198 open open</port>
			<port name="LUTF">net_3181 net_3177 net_3186 net_3178 net_3185 net_3180</port>
			<port name="LUTG">net_3184 net_3183 net_3182 net_3185 net_3177 net_3178</port>
			<port name="LUTH">net_3182 net_3181 net_3184 net_3183 net_3185 net_3177</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O6[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3178" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3178" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3178" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3178</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1885" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1885" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1885" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1885</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1995" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1995" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1995" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1995</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3199" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3199" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3199" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3199</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1872" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1872" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1872" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1872</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2013" instance="LUT6_2[5]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">CLB.LUTF[5]-&gt;LUTF</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2013" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_2013</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1905" instance="LUT6_2[6]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">CLB.LUTG[5]-&gt;LUTG</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1905" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1905</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="net_1997" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1997" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1997</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1894" instance="CLB[246]" mode="default">
		<inputs>
			<port name="LUTA">net_2775 net_2753 net_2756 net_3196 open open</port>
			<port name="LUTB">net_2775 net_2778 net_2770 net_2756 open open</port>
			<port name="LUTC">net_3202 net_3198 net_3206 net_3200 net_3199 open</port>
			<port name="LUTD">net_3207 net_3198 net_3206 net_3202 open open</port>
			<port name="LUTE">net_3204 net_2770 net_2753 net_2778 net_2662 open</port>
			<port name="LUTF">net_1728 net_1721 net_1627 net_1724 open open</port>
			<port name="LUTG">net_3209 net_3196 net_3194 open open open</port>
			<port name="LUTH">net_3193 net_3196 net_3208 net_3195 net_3194 net_3197</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O6[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3203" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3203" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3203" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3203</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3200" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3200" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3200" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3200</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1896" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1896" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1896" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1896</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2012" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2012" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2012" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2012</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2706" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2706" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2706" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2706</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1660" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1660" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1660" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1660</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2010" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2010" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2010" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2010</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1894" instance="LUT6_2[7]" mode="LUT6">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">CLB.LUTH[5]-&gt;LUTH</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUT6[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1894" instance="LUT6[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
					<port name="I5">LUT6_2.I5[0]-&gt;I5</port>
				</inputs>
				<outputs>
					<port name="O">net_1894</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2025" instance="CLB[247]" mode="default">
		<inputs>
			<port name="LUTA">net_2191 net_2180 net_114 net_825 open open</port>
			<port name="LUTB">net_1991 net_2147 open open open open</port>
			<port name="LUTC">net_1991 net_1980 open open open open</port>
			<port name="LUTD">net_3 net_114 net_2180 open open open</port>
			<port name="LUTE">net_481 net_3284 open open open open</port>
			<port name="LUTF">net_72 net_74 net_71 net_73 net_67 open</port>
			<port name="LUTG">net_2147 net_1991 net_2091 net_1980 net_2025 open</port>
			<port name="LUTH">net_3257 net_780 net_414 net_481 net_2 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2091" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2091" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2091" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2091</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_448" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_448" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_448" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_448</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1829" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1829" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1829" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1829</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2169" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2169" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2169" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2169</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_74" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_74" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_74" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_74</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1852" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1852" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1852" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1852</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1811" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1811" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1811" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1811</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2025" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2025" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2025" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2025</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1865" instance="CLB[248]" mode="default">
		<inputs>
			<port name="LUTA">net_2870 net_2871 net_2880 net_2874 open open</port>
			<port name="LUTB">net_2754 net_2876 net_3057 open open open</port>
			<port name="LUTC">net_2883 net_2871 net_2874 net_2870 open open</port>
			<port name="LUTD">net_314 net_2787 net_2876 net_736 open open</port>
			<port name="LUTE">net_2882 net_2874 net_2871 open open open</port>
			<port name="LUTF">net_2876 net_736 net_2787 net_314 open open</port>
			<port name="LUTG">net_769 net_2699 open open open open</port>
			<port name="LUTH">net_3245 net_3216 net_3215 net_3228 net_1924 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open LUT6_2[1].O6[0]-&gt;O LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1924" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1924" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1924" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1924</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2041" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2041" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2041</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2874" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2874" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2874" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2874</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2875" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2875" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2875</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2877" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2877" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2877" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2877</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2871" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2871" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2871" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2871</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2881" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2881" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2881" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2881</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2869" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2869" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2869" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2869</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2867" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2867" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2867</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3216" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3216" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3216" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3216</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1865" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1865" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1865" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1865</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_193" instance="CLB[249]" mode="default">
		<inputs>
			<port name="LUTA">net_547 net_3320 net_2722 net_62 net_2717 open</port>
			<port name="LUTB">net_547 net_62 net_3320 net_2722 net_2717 open</port>
			<port name="LUTC">net_2739 net_2722 net_658 net_758 open open</port>
			<port name="LUTD">net_758 net_2739 net_2722 net_2626 net_26 open</port>
			<port name="LUTE">net_187 net_183 net_180 net_189 open open</port>
			<port name="LUTF">net_198 net_2722 net_2626 open open open</port>
			<port name="LUTG">net_194 net_195 net_196 net_193 net_197 open</port>
			<port name="LUTH">net_62 net_2717 net_3320 net_547 net_2722 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_196" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_196" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_196" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_196</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_194" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_194" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_194" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_194</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_186" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_186" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_186</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_197" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_197" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_197" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_197</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_189" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_189" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_189</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_195" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_195" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_195" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_195</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2163" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2163" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2163" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2163</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_187" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_187" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_187" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_187</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1938" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1938" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1938" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1938</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_193" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_193" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_193" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_193</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2152" instance="CLB[250]" mode="default">
		<inputs>
			<port name="LUTA">net_525 net_137 net_2676 open open open</port>
			<port name="LUTB">net_218 net_137 net_217 open open open</port>
			<port name="LUTC">net_3343 net_39 net_63 net_3317 net_53 open</port>
			<port name="LUTD">net_91 net_86 net_83 open open open</port>
			<port name="LUTE">net_84 net_83 net_86 net_75 net_82 open</port>
			<port name="LUTF">net_82 net_86 net_83 net_75 net_84 open</port>
			<port name="LUTG">net_200 net_202 net_201 net_525 net_425 open</port>
			<port name="LUTH">net_925 net_207 net_204 net_3337 net_2637 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_200" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_200" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_200" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_200</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_201" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_201" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_201" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_201</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_83" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_83" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_83" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_83</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1910" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1910" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1910" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1910</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2142" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2142" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2142" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2142</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3309" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3309" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3309" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3309</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1911" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1911" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1911" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1911</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2152" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2152" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2152" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2152</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3328" instance="CLB[251]" mode="default">
		<inputs>
			<port name="LUTA">net_190 net_187 net_178 open open open</port>
			<port name="LUTB">net_190 net_180 net_178 net_187 open open</port>
			<port name="LUTC">net_3320 net_2722 net_547 net_62 open open</port>
			<port name="LUTD">net_1492 net_1126 net_1425 net_1459 net_3312 open</port>
			<port name="LUTE">net_1481 net_2901 open open open open</port>
			<port name="LUTF">net_1891 net_2679 net_2857 open open open</port>
			<port name="LUTG">net_2660 net_52 net_969 open open open</port>
			<port name="LUTH">net_187 net_178 net_180 net_190 net_47 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1904" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1904" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1904" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1904</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1927" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1927" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1927" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1927</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3296" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3296" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3296</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_190" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_190" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_190" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_190</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_191" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_191" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_191</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1778" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1778" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1778" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1778</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1459" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1459" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1459" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1459</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1492" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1492" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1492" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1492</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_178" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_178" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_178" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_178</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3328" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3328" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3328" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3328</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_67" instance="CLB[252]" mode="default">
		<inputs>
			<port name="LUTA">net_1014 net_936 net_181 net_2643 open open</port>
			<port name="LUTB">net_3054 net_3083 net_3082 net_3081 net_3055 open</port>
			<port name="LUTC">net_2896 net_2643 net_936 net_947 open open</port>
			<port name="LUTD">net_3087 net_3054 net_3078 net_3082 open open</port>
			<port name="LUTE">net_3086 net_3082 net_3078 net_3054 open open</port>
			<port name="LUTF">net_1137 net_2558 net_936 open open open</port>
			<port name="LUTG">net_3056 net_3054 net_3083 net_3055 net_3080 open</port>
			<port name="LUTH">net_2649 net_68 net_3257 net_3314 net_3335 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3080" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3080" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3080" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3080</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2079" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2079" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2079" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2079</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3078" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3078" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3078" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3078</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2017" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2017" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2017" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2017</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2099" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2099" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2099" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2099</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1126" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1126" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1126" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1126</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1857" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1857" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1857" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1857</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_67" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_67" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_67" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_67</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3289" instance="CLB[253]" mode="default">
		<inputs>
			<port name="LUTA">net_117 net_111 net_113 net_112 net_118 open</port>
			<port name="LUTB">net_125 net_13 net_25 net_38 open open</port>
			<port name="LUTC">net_113 net_117 net_111 net_112 open open</port>
			<port name="LUTD">net_129 net_113 net_117 net_111 open open</port>
			<port name="LUTE">net_128 net_111 net_113 open open open</port>
			<port name="LUTF">net_110 net_130 net_116 open open open</port>
			<port name="LUTG">net_123 net_121 net_112 net_111 open open</port>
			<port name="LUTH">net_123 net_111 net_121 net_116 net_118 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3286" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3286" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3286" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3286</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_117" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_117" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_117" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_117</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3306" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3306" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3306" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3306</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1962" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1962" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1962" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1962</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1882" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1882" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1882</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1873" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1873" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1873" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1873</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1940" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1940" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1940" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1940</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1944" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1944" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1944</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1772" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1772" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1772" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1772</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3289" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3289" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3289" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3289</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1960" instance="CLB[254]" mode="default">
		<inputs>
			<port name="LUTA">net_991 net_2581 net_2603 net_2768 open open</port>
			<port name="LUTB">net_2609 net_2608 net_2225 net_2768 net_2724 open</port>
			<port name="LUTC">net_2612 net_2611 net_2610 net_2608 net_2609 open</port>
			<port name="LUTD">net_3201 net_1225 net_2724 net_2603 open open</port>
			<port name="LUTE">net_3028 net_991 net_2631 net_2781 open open</port>
			<port name="LUTF">net_2987 net_2989 net_2985 net_2971 open open</port>
			<port name="LUTG">net_2609 net_2608 net_2570 net_1336 net_692 open</port>
			<port name="LUTH">net_205 net_211 net_210 net_206 net_48 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2609" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2609" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2609" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2609</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1841" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1841" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1841" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1841</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1783" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1783" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1783" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1783</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2612" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2612" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2612" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2612</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2985" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2985" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2985" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2985</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2088" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2088" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2088" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2088</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_48" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_48" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_48" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_48</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1960" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1960" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1960" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1960</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_306" instance="CLB[255]" mode="default">
		<inputs>
			<port name="LUTA">net_298 net_310 net_306 net_309 net_297 open</port>
			<port name="LUTB">net_305 net_307 net_299 net_298 open open</port>
			<port name="LUTC">net_2642 net_2651 net_8 net_308 open open</port>
			<port name="LUTD">net_307 net_305 net_299 open open open</port>
			<port name="LUTE">net_299 net_305 net_307 net_298 net_304 open</port>
			<port name="LUTF">net_304 net_305 net_307 net_298 net_299 open</port>
			<port name="LUTG">net_301 net_305 net_306 net_300 open open</port>
			<port name="LUTH">net_16 net_255 net_8 net_2642 net_370 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3311" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3311" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3311" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3311</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3299" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3299" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3299" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3299</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2146" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2146" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2146</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_307" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_307" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_307" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_307</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_304" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_304" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_304</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2115" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2115" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2115" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2115</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2171" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2171" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2171" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2171</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2200" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2200" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2200" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2200</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1929" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1929" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1929" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1929</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_306" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_306" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_306" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_306</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3267" instance="CLB[256]" mode="default">
		<inputs>
			<port name="LUTA">net_3265 net_3210 net_3264 net_2642 open open</port>
			<port name="LUTB">net_177 net_171 net_166 net_172 open open</port>
			<port name="LUTC">net_3279 net_2693 open open open open</port>
			<port name="LUTD">net_176 net_3279 net_3344 net_2693 open open</port>
			<port name="LUTE">net_173 net_166 net_172 open open open</port>
			<port name="LUTF">net_3344 net_3279 net_2693 net_51 open open</port>
			<port name="LUTG">net_3277 net_3267 open open open open</port>
			<port name="LUTH">net_2671 net_3264 net_3210 net_2636 net_2673 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3266" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3266" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3266" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3266</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1975" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1975" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1975" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1975</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_171" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_171" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_171" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_171</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_172" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_172" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_172" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_172</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_166" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_166" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_166</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3292" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3292" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3292" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3292</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1968" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1968" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1968</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_173" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_173" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_173" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_173</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1982" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1982" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1982" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1982</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3267" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3267" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3267" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3267</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1941" instance="CLB[257]" mode="default">
		<inputs>
			<port name="LUTA">net_2797 net_2805 net_2703 net_2726 net_2749 open</port>
			<port name="LUTB">net_2858 net_2783 net_614 open open open</port>
			<port name="LUTC">net_2664 net_96 net_2728 net_614 open open</port>
			<port name="LUTD">net_614 net_2728 net_2664 net_96 open open</port>
			<port name="LUTE">net_614 net_2700 net_414 net_46 open open</port>
			<port name="LUTF">net_414 net_3301 net_3250 net_248 open open</port>
			<port name="LUTG">net_2856 net_2703 net_2805 net_2749 open open</port>
			<port name="LUTH">net_179 net_182 net_3334 net_3293 net_3329 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2855" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2855" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2855" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2855</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2845" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2845" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2845" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2845</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3326" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3326" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3326" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3326</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1965" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1965" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1965" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1965</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_73" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_73" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_73" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_73</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3254" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3254" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3254" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3254</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2848" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2848" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2848" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2848</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1941" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1941" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1941" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1941</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_408" instance="CLB[258]" mode="default">
		<inputs>
			<port name="LUTA">net_416 net_415 net_257 net_2710 open open</port>
			<port name="LUTB">net_2902 net_2731 net_2705 net_2643 net_2888 open</port>
			<port name="LUTC">net_3048 net_3037 net_3044 net_3039 net_3045 open</port>
			<port name="LUTD">net_2732 net_2884 net_2942 net_3032 net_3040 open</port>
			<port name="LUTE">net_2884 net_3040 net_3032 net_2942 net_2732 open</port>
			<port name="LUTF">net_3037 net_3039 net_3045 net_3044 net_3038 open</port>
			<port name="LUTG">net_417 net_405 net_408 net_409 open open</port>
			<port name="LUTH">net_2710 net_257 net_415 net_2 net_260 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_404" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_404" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_404" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_404</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3061" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3061" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3061" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3061</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3043" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3043" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3043" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3043</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3039" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3039" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3039" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3039</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3037" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3037" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3037" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3037</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2064" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2064" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2064" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2064</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1856" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1856" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1856" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1856</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_408" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_408" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_408" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_408</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3034" instance="CLB[259]" mode="default">
		<inputs>
			<port name="LUTA">net_2732 net_2942 net_3040 net_2884 open open</port>
			<port name="LUTB">net_3040 net_2884 net_2732 net_3032 net_2930 open</port>
			<port name="LUTC">net_3042 net_2884 net_2732 open open open</port>
			<port name="LUTD">net_3044 net_3045 net_3037 open open open</port>
			<port name="LUTE">net_43 net_238 net_361 net_362 net_364 open</port>
			<port name="LUTF">net_723 net_1193 net_1240 net_749 open open</port>
			<port name="LUTG">net_44 net_353 net_226 net_670 net_6 open</port>
			<port name="LUTH">net_2732 net_2884 net_3032 net_3040 net_2942 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_3041" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3041" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3041" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3041</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3038" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3038" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3038" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3038</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3036" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3036" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3036" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3036</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3047" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3047" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3047" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3047</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2104" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2104" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2104" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2104</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2286" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2286" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2286" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2286</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2732" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2732" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2732" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2732</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3034" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3034" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3034" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_3034</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2606" instance="CLB[260]" mode="default">
		<inputs>
			<port name="LUTA">net_542 net_2746 net_2668 net_2901 open open</port>
			<port name="LUTB">net_2668 net_2901 open open open open</port>
			<port name="LUTC">net_1556 net_1599 net_1598 open open open</port>
			<port name="LUTD">net_1599 net_1553 net_1556 net_1598 open open</port>
			<port name="LUTE">net_1599 net_1597 net_1556 net_1598 net_1600 open</port>
			<port name="LUTF">net_2901 net_3 net_542 net_2746 net_2668 open</port>
			<port name="LUTG">net_542 net_565 open open open open</port>
			<port name="LUTH">net_606 net_591 net_1586 net_1575 net_1582 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1601" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1601" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1601" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1601</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1598" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1598" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1598" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1598</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2605" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2605" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2605" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2605</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1491" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1491" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1491" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1491</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2294" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2294" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2294" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2294</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1600" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1600" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1600" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1600</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1582" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1582" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1582" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1582</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2606" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2606" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2606" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2606</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2416" instance="CLB[261]" mode="default">
		<inputs>
			<port name="LUTA">net_1780 net_1389 net_1420 net_698 open open</port>
			<port name="LUTB">net_1388 net_1386 net_1383 net_1424 open open</port>
			<port name="LUTC">net_590 net_1427 net_1441 net_1373 net_1353 open</port>
			<port name="LUTD">net_1439 net_1361 net_701 open open open</port>
			<port name="LUTE">net_1780 net_698 net_1389 net_1391 open open</port>
			<port name="LUTF">net_1451 net_574 net_701 net_1361 net_1439 open</port>
			<port name="LUTG">net_1386 net_1383 net_1424 net_1387 open open</port>
			<port name="LUTH">net_1389 net_1420 net_698 net_1780 net_1376 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1390" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1390" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1390" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1390</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1385" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1385" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1385" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1385</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2394" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2394" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2394" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2394</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1353" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1353" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1353" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1353</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1375" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1375" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1375" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1375</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1356" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1356" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1356" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1356</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1376" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1373" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1373" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1373</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1376" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1376" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1376</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2416" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2416" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2416" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2416</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2408" instance="CLB[262]" mode="default">
		<inputs>
			<port name="LUTA">net_1369 net_1363 net_1358 net_1368 net_1357 open</port>
			<port name="LUTB">net_701 net_574 net_1451 net_1361 open open</port>
			<port name="LUTC">net_1371 net_1369 net_1368 net_1358 open open</port>
			<port name="LUTD">net_1366 net_1365 net_1363 net_1357 net_1360 open</port>
			<port name="LUTE">net_1451 net_701 open open open open</port>
			<port name="LUTF">net_1363 net_1365 net_1366 open open open</port>
			<port name="LUTG">net_1439 net_1443 net_1451 net_704 net_678 open</port>
			<port name="LUTH">net_1369 net_1357 net_1368 net_1358 net_1356 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2277" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2277" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2277" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2277</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1358" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1358" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1358" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1358</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2350" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2350" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2350" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2350</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2347" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2347" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2347" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2347</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1360" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1360" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1360" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1360</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1367" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1367" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1367" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1367</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2242" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2242" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2242</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1357" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1357" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1357" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1357</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2408" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2408" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2408" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2408</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2260" instance="CLB[263]" mode="default">
		<inputs>
			<port name="LUTA">net_1521 net_2558 net_1518 open open open</port>
			<port name="LUTB">net_1531 net_1520 net_1512 net_1532 open open</port>
			<port name="LUTC">net_1518 net_2558 net_580 net_1535 net_545 open</port>
			<port name="LUTD">net_1539 net_1512 net_1529 net_1520 open open</port>
			<port name="LUTE">net_1540 net_1529 net_1539 net_1520 open open</port>
			<port name="LUTF">net_1529 net_1528 net_1520 net_1512 open open</port>
			<port name="LUTG">net_1526 net_3046 open open open open</port>
			<port name="LUTH">net_1520 net_1523 net_1512 net_1531 net_1532 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1532" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1532" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1532" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1532</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2252" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2252" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2252" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2252</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1531" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1531" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1531" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1531</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2254" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2254" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2254" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2254</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2268" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2268" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2268" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2268</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2304" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2304" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2304" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2304</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1523" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1523" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1523" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1523</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2260" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2260" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2260" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2260</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1746" instance="CLB[264]" mode="default">
		<inputs>
			<port name="LUTA">net_1759 net_1733 net_1742 open open open</port>
			<port name="LUTB">net_1748 net_1690 net_447 net_1458 open open</port>
			<port name="LUTC">net_1734 net_1738 net_1735 net_1737 net_1741 open</port>
			<port name="LUTD">net_1760 net_1734 net_1735 net_1738 open open</port>
			<port name="LUTE">net_1762 net_1735 net_1739 open open open</port>
			<port name="LUTF">net_2237 net_1113 net_447 net_3101 open open</port>
			<port name="LUTG">net_1634 net_1748 net_447 net_1690 net_1626 open</port>
			<port name="LUTH">net_669 net_1626 net_1679 net_1690 net_641 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1691" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1691" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1691" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1691</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1694" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1694" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1694</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1741" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1741" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1741" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1741</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1637" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1637" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1637" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1637</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1674" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1674" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1674" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1674</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1668" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1668" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1668" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1668</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1969" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1969" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1969" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1969</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1733" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1733" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1733" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1733</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1746" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1746" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1746" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1746</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1688" instance="CLB[265]" mode="default">
		<inputs>
			<port name="LUTA">net_1756 net_1750 net_1751 open open open</port>
			<port name="LUTB">net_1755 net_1752 open open open open</port>
			<port name="LUTC">net_1457 net_1466 net_1732 open open open</port>
			<port name="LUTD">net_1727 net_1627 net_1726 open open open</port>
			<port name="LUTE">net_254 net_359 net_32 open open open</port>
			<port name="LUTF">net_2766 net_2633 net_2891 net_2681 net_3162 open</port>
			<port name="LUTG">net_1757 net_1745 net_1751 net_1752 open open</port>
			<port name="LUTH">net_1745 net_1752 net_1751 net_1750 net_1753 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1661" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1661" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1661" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1661</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1666" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1666" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1666" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1666</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1640" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1640" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1640" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1640</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1659" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1659" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1659" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1659</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_413" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_413" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_413" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_413</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2027" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2027" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2027" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2027</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1629" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1629" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1629" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1629</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1688" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1688" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1688" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1688</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1212" instance="CLB[266]" mode="default">
		<inputs>
			<port name="LUTA">net_1232 net_1210 net_2802 open open open</port>
			<port name="LUTB">net_1204 net_723 net_1193 net_1240 open open</port>
			<port name="LUTC">net_3301 net_758 net_2713 net_2746 open open</port>
			<port name="LUTD">net_2492 net_2459 net_2436 net_1113 open open</port>
			<port name="LUTE">net_2503 net_2946 net_2746 open open open</port>
			<port name="LUTF">net_2514 net_2436 net_2459 net_2492 open open</port>
			<port name="LUTG">net_1258 net_723 open open open open</port>
			<port name="LUTH">net_1258 net_2802 net_738 net_568 net_2713 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open LUT6_2[3].O6[0]-&gt;O open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2572" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2572" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2572" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2572</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2308" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2308" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2308</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2565" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2565" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2565" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2565</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2459" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2459" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2459" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2459</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1835" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1835" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1835" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1835</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2248" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2248" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2248</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2492" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2492" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2492" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2492</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1798" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1798" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1798" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1798</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1833" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1833" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1833</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1165" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1165" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1165" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1165</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1212" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1212" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1212" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1212</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2744" instance="CLB[267]" mode="default">
		<inputs>
			<port name="LUTA">net_2870 net_2878 open open open open</port>
			<port name="LUTB">net_314 net_736 net_2807 net_2872 open open</port>
			<port name="LUTC">net_3030 net_3029 net_3020 open open open</port>
			<port name="LUTD">net_2933 net_781 open open open open</port>
			<port name="LUTE">net_3021 net_3022 net_3023 net_3020 net_3025 open</port>
			<port name="LUTF">net_2922 net_2939 net_781 net_2933 open open</port>
			<port name="LUTG">net_2787 net_2807 net_2968 open open open</port>
			<port name="LUTH">net_2867 net_2866 net_2865 net_2870 net_2869 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2872" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2872" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2872" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2872</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1928" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1928" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1928" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1928</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2052" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2052" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2052" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2052</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3020" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3020" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3020" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3020</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1871" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1871" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1871" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1871</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2982" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2982" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2982" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2982</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2865" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2865" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2865" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2865</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2744" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2744" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2744" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2744</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2816" instance="CLB[268]" mode="default">
		<inputs>
			<port name="LUTA">net_2721 net_2909 net_2652 net_2905 net_3143 open</port>
			<port name="LUTB">net_2652 net_2734 net_2891 open open open</port>
			<port name="LUTC">net_3161 net_3160 open open open open</port>
			<port name="LUTD">net_3169 net_2652 net_2734 open open open</port>
			<port name="LUTE">net_3172 net_3164 net_3165 net_3167 open open</port>
			<port name="LUTF">net_103 net_2623 net_2945 net_2909 open open</port>
			<port name="LUTG">net_2633 net_2681 net_3143 net_2766 open open</port>
			<port name="LUTH">net_2786 net_2762 net_2796 net_2785 net_2737 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2085" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2085" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2085" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2085</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3160" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3160" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3160" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3160</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2044" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2044" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2044" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2044</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3164" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3164" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3164" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3164</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2015" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2015" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2015" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2015</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3145" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3145" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3145" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3145</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2040" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2040" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2040" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2040</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2816" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2816" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2816" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2816</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2057" instance="CLB[269]" mode="default">
		<inputs>
			<port name="LUTA">net_2914 net_2931 open open open open</port>
			<port name="LUTB">net_3000 net_2931 net_2914 open open open</port>
			<port name="LUTC">net_2989 net_2987 net_2982 open open open</port>
			<port name="LUTD">net_2993 net_2982 net_2966 net_2988 open open</port>
			<port name="LUTE">net_2980 net_2670 net_2707 net_2938 net_2692 open</port>
			<port name="LUTF">net_2966 net_2982 net_2988 net_2991 net_2992 open</port>
			<port name="LUTG">net_2937 net_2967 net_2965 open open open</port>
			<port name="LUTH">net_2937 net_781 net_2931 net_2969 net_2965 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2999" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2999" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2999" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2999</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2989" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2989" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2989" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2989</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2060" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2060" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2060" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2060</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2007" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2007" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2007" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2007</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2988" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2988" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2988" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2988</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2054" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2054" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2054" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2054</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2022" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1998" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1998" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1998</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2022" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2022" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2022</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2057" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2057" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2057" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2057</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1006" instance="CLB[270]" mode="default">
		<inputs>
			<port name="LUTA">net_1010 net_807 net_1011 open open open</port>
			<port name="LUTB">net_1013 net_807 net_776 net_1012 open open</port>
			<port name="LUTC">net_1018 net_1007 net_1011 net_1010 open open</port>
			<port name="LUTD">net_1023 net_971 net_1022 net_1250 open open</port>
			<port name="LUTE">net_2953 net_2951 net_592 open open open</port>
			<port name="LUTF">net_2951 net_592 net_2923 net_2885 open open</port>
			<port name="LUTG">net_1019 net_1006 net_1010 open open open</port>
			<port name="LUTH">net_965 net_1250 net_796 net_656 net_811 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1016" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1016" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1016" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1016</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1011" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1011" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1011" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1011</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2496" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2496" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2496" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2496</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2516" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2516" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2516" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2516</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2952" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2952" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2952" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2952</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2056" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2056" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2056" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2056</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2493" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2493" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2493" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2493</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1006" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1006" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1006" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1006</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_712" instance="CLB[271]" mode="default">
		<inputs>
			<port name="LUTA">net_1040 net_1031 open open open open</port>
			<port name="LUTB">net_1120 net_1110 net_1103 net_1108 open open</port>
			<port name="LUTC">net_1118 net_1112 open open open open</port>
			<port name="LUTD">net_1112 net_569 net_1239 net_1417 net_702 open</port>
			<port name="LUTE">net_3090 net_1084 net_702 net_613 open open</port>
			<port name="LUTF">net_1255 net_1081 net_1416 net_1052 net_1074 open</port>
			<port name="LUTG">net_770 net_1040 net_1031 net_1242 open open</port>
			<port name="LUTH">net_1242 net_1031 net_1040 net_770 net_1027 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2532" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2532" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2532" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2532</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2287" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2287" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2287" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2287</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1110" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1110" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1110" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1110</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1108" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1108" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1108" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1108</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1081" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1081" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1081" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1081</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1078" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1078" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1078</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2538" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2538" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2538" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2538</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2534" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2534" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2534" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2534</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_712" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_712" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_712" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_712</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2401" instance="CLB[272]" mode="default">
		<inputs>
			<port name="LUTA">net_1001 net_994 net_992 net_990 open open</port>
			<port name="LUTB">net_893 net_787 net_773 net_895 net_771 open</port>
			<port name="LUTC">net_787 net_773 open open open open</port>
			<port name="LUTD">net_879 net_896 net_882 net_878 open open</port>
			<port name="LUTE">net_879 net_882 net_878 net_883 open open</port>
			<port name="LUTF">net_813 net_815 net_810 net_808 open open</port>
			<port name="LUTG">net_730 net_1253 net_1429 net_806 open open</port>
			<port name="LUTH">net_992 net_994 net_990 net_993 net_995 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open LUT6_2[6].O6[0]-&gt;O LUT6_2[5].O6[0]-&gt;O open LUT6_2[3].O6[0]-&gt;O open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O5[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2450" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2450" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2450" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2450</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_885" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_885" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_885" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_885</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_882" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_882" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_882" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_882</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_827" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_827" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_827" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_827</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2474" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2474" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2474</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2495" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2495" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2495" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2495</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_883" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_883" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_883" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_883</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_890" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_890" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_890</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_993" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_992" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_992" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_992</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_993" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_993" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_993</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2401" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2401" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2401" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2401</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2448" instance="CLB[273]" mode="default">
		<inputs>
			<port name="LUTA">net_758 net_2946 net_2746 net_3301 net_2713 open</port>
			<port name="LUTB">net_2536 net_2470 open open open open</port>
			<port name="LUTC">net_2946 net_758 net_3301 net_514 net_225 open</port>
			<port name="LUTD">net_2436 net_2514 net_2459 net_2492 net_2425 open</port>
			<port name="LUTE">net_2514 net_2436 net_2492 net_3057 open open</port>
			<port name="LUTF">net_1188 net_1187 open open open open</port>
			<port name="LUTG">net_2525 net_2448 net_2514 open open open</port>
			<port name="LUTH">net_3301 net_2713 net_2746 net_758 net_514 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2470" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">CLB.LUTA[4]-&gt;LUTA</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2470" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2470" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2470</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_492" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_492" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_492" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_492</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2425" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2425" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2425" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2425</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1801" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">CLB.LUTD[4]-&gt;LUTD</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1801" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1801" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1801</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1818" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1818" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1818" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1818</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1779" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1779" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1779</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2246" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2246" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2246" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2246</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_436" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_436" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_436" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_436</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2448" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2448" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2448" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2448</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_878" instance="CLB[274]" mode="default">
		<inputs>
			<port name="LUTA">net_773 net_771 net_874 net_877 open open</port>
			<port name="LUTB">net_874 net_771 net_773 net_877 net_822 open</port>
			<port name="LUTC">net_782 net_873 net_705 net_756 net_778 open</port>
			<port name="LUTD">net_881 net_657 net_822 open open open</port>
			<port name="LUTE">net_904 net_901 net_771 net_900 net_773 open</port>
			<port name="LUTF">net_901 net_771 net_904 net_900 open open</port>
			<port name="LUTG">net_657 net_777 net_822 net_600 net_828 open</port>
			<port name="LUTH">net_657 net_822 net_777 net_600 net_828 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_898" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_898" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_898" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_898</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_866" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_866" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_866" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_866</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_874" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">CLB.LUTC[4]-&gt;LUTC</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_874" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_874" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_874</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_879" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_879" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_879" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_879</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_868" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">CLB.LUTE[4]-&gt;LUTE</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_868" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_868" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_868</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_832" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_832" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_832" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_832</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_872" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_872" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_872</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_877" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_877" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_877" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_877</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_878" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_878" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_878" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_878</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1070" instance="CLB[275]" mode="default">
		<inputs>
			<port name="LUTA">net_3090 net_702 net_1084 net_613 open open</port>
			<port name="LUTB">net_1084 net_702 net_3090 net_613 net_757 open</port>
			<port name="LUTC">net_1052 net_1079 net_1074 net_1073 open open</port>
			<port name="LUTD">net_1453 net_563 net_1075 open open open</port>
			<port name="LUTE">net_563 net_1075 net_1076 net_1453 open open</port>
			<port name="LUTF">net_702 net_1053 net_757 net_613 net_1072 open</port>
			<port name="LUTG">net_1075 net_563 net_1453 net_1071 net_1070 open</port>
			<port name="LUTH">net_1084 net_613 net_757 net_3090 net_702 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open LUT6_2[4].O6[0]-&gt;O open LUT6_2[2].O6[0]-&gt;O open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1071" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1071" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1071" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1071</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1079" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">CLB.LUTB[4]-&gt;LUTB</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1079" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1079" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1079</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2422" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2422" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2422" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2422</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2455" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2455" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2455</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1073" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1073" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1073" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1073</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1074" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1074" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1074" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1074</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1072" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1072" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1072</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2539" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">CLB.LUTF[4]-&gt;LUTF</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2539" instance="LUTX[0]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2539" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2539</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2462" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">CLB.LUTG[4]-&gt;LUTG</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2462" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2462" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2462</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1070" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1070" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1070" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1070</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1053" instance="CLB[276]" mode="default">
		<inputs>
			<port name="LUTA">net_1199 net_1197 open open open open</port>
			<port name="LUTB">net_1197 net_1194 net_672 net_748 open open</port>
			<port name="LUTC">net_1410 net_1318 net_1445 open open open</port>
			<port name="LUTD">net_1295 net_1268 net_1271 net_1272 open open</port>
			<port name="LUTE">net_2725 net_3333 net_3313 net_258 open open</port>
			<port name="LUTF">net_3333 net_814 net_256 net_463 open open</port>
			<port name="LUTG">net_1087 net_1086 net_1085 net_1053 open open</port>
			<port name="LUTH">net_2702 net_1416 net_1432 net_646 net_1437 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1187" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1187" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1187" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1187</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1188" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1188" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1188" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1188</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2594" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2594" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2594" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2594</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2576" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2576" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2576" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2576</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_372" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_372" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_372" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_372</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_462" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_462" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_462" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_462</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1083" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1083" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1083" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1083</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1053" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1053" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1053" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1053</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1185" instance="CLB[277]" mode="default">
		<inputs>
			<port name="LUTA">net_700 net_1426 net_708 net_1185 open open</port>
			<port name="LUTB">net_1157 net_1152 net_710 net_1149 open open</port>
			<port name="LUTC">net_1043 net_761 net_1042 open open open</port>
			<port name="LUTD">net_1591 net_1565 net_1569 net_1568 open open</port>
			<port name="LUTE">net_3117 net_3114 net_3111 net_3108 open open</port>
			<port name="LUTF">net_3108 net_3109 net_3114 net_3111 open open</port>
			<port name="LUTG">net_1185 net_745 net_708 net_2824 open open</port>
			<port name="LUTH">net_727 net_710 net_1251 net_3146 net_659 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2566" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2566" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2566" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2566</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2398" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2398" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2398" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2398</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2332" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2332" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2332" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2332</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1486" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1486" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1486" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1486</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2043" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2043" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2043" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2043</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1977" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1977" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1977" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1977</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2072" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2072" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2072</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2241" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2241" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2241" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2241</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1185" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1185" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1185" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_1185</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_455" instance="CLB[278]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_17 net_57 net_3333 net_256 net_240 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_455" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_455" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_455" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_455</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2996" instance="CLB[279]" mode="default">
		<inputs>
			<port name="LUTA">net_2707 net_2692 net_592 net_2943 open open</port>
			<port name="LUTB">net_592 net_2903 net_2943 net_2692 open open</port>
			<port name="LUTC">net_3284 net_2695 net_80 net_76 open open</port>
			<port name="LUTD">net_3284 net_76 net_2695 open open open</port>
			<port name="LUTE">net_50 net_242 net_3336 net_3341 open open</port>
			<port name="LUTF">net_330 net_326 net_327 net_324 open open</port>
			<port name="LUTG">net_2994 net_2996 net_2995 open open open</port>
			<port name="LUTH">net_2670 net_2707 net_2692 net_2980 net_2938 open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O LUT6_2[4].O6[0]-&gt;O open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O5[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_2995" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2995" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2995" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2995</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2991" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2991" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2991</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2992" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2992" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2992" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2992</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1959" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1959" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1959" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1959</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2160" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2160" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2160" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2160</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_324" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">CLB.LUTE[3]-&gt;LUTE</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_324" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_324" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_324</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_327" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_327" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_327</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2167" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2167" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2167" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2167</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_2172" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2172" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2172</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2028" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2028" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2028" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2028</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2996" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">CLB.LUTH[4]-&gt;LUTH</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2996" instance="LUTX[1]" mode="LUT5">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">LUT6_2.I4[0]-&gt;I4</port>
				</inputs>
				<outputs>
					<port name="O">LUT5[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2996" instance="LUT5[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
						<port name="I4">LUTX.I4[0]-&gt;I4</port>
					</inputs>
					<outputs>
						<port name="O">net_2996</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3133" instance="CLB[280]" mode="default">
		<inputs>
			<port name="LUTA">net_147 net_142 net_151 net_145 open open</port>
			<port name="LUTB">net_1275 net_1274 net_1273 open open open</port>
			<port name="LUTC">net_1293 net_2336 net_567 net_1421 open open</port>
			<port name="LUTD">net_3144 net_3148 net_3147 net_3145 open open</port>
			<port name="LUTE">net_3156 net_2623 net_103 open open open</port>
			<port name="LUTF">net_3147 net_3144 net_3148 net_3145 open open</port>
			<port name="LUTG">net_153 net_747 net_152 open open open</port>
			<port name="LUTH">net_3136 net_3119 net_2687 net_2777 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open LUT6_2[5].O6[0]-&gt;O open open open open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O5[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1866" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1866" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1866" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1866</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1913" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1913" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1913</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2307" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2307" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2307" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2307</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1274" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1274" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1274" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1274</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1994" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1994" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1994" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1994</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3147" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3147" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3147" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3147</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2086" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">CLB.LUTF[3]-&gt;LUTF</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2086" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2086" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2086</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1878" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1878" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1878</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_151" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_151" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_151" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_151</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3133" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3133" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3133" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3133</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3225" instance="CLB[281]" mode="default">
		<inputs>
			<port name="LUTA">net_3218 net_2699 net_769 net_1025 open open</port>
			<port name="LUTB">net_3281 net_2699 net_3218 net_769 open open</port>
			<port name="LUTC">net_3238 net_3239 net_3227 open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">net_3214 net_237 net_3290 net_2738 open open</port>
			<port name="LUTH">net_3290 net_3214 net_237 net_2738 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">LUT6_2[7].O6[0]-&gt;O open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX open open open LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_1920" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1920" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1920" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1920</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1890" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1890" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1890" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1890</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_1978" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_1978" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1978" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1978</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="net_3218" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_3218" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3218" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3218</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3225" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3227" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3227" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3227</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3225" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3225" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3225</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_3211" instance="CLB[282]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">net_3254 net_3253 net_3255 open open open</port>
			<port name="LUTH">net_3259 net_3255 net_3254 net_414 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">LUT6_2[7].O6[0]-&gt;O LUT6_2[6].O6[0]-&gt;O open open open open open open</port>
			<port name="MUX">open open open open open open LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="net_1985" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3258" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3258" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_3258</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_1985" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1985" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1985</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_3211" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3220" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3220" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3220</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_3211" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3211" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3211</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_844" instance="CLB[283]" mode="default">
		<inputs>
			<port name="LUTA">net_667 net_817 net_666 net_774 open open</port>
			<port name="LUTB">net_817 net_774 net_666 net_865 open open</port>
			<port name="LUTC">net_817 net_666 net_812 net_1415 open open</port>
			<port name="LUTD">net_817 net_1415 net_812 net_666 open open</port>
			<port name="LUTE">net_897 net_773 net_876 open open open</port>
			<port name="LUTF">net_773 net_901 net_904 open open open</port>
			<port name="LUTG">net_840 net_838 net_841 net_839 open open</port>
			<port name="LUTH">net_851 net_790 net_754 net_671 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open LUT6_2[2].O6[0]-&gt;O open LUT6_2[0].O6[0]-&gt;O</port>
			<port name="MUX">LUT6_2[0].O5[0]-&gt;AMUX LUT6_2[1].O6[0]-&gt;BMUX LUT6_2[2].O5[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX LUT6_2[4].O6[0]-&gt;EMUX LUT6_2[5].O6[0]-&gt;FMUX LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_841" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">CLB.LUTA[3]-&gt;LUTA</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_841" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_841" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_841</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_831" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_831" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_831</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_838" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_838" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_838" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_838</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_840" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_840" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_840" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_840</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_830" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_830" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_830</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_839" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_839" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_839" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_839</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2467" instance="LUT6_2[4]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTE[0]-&gt;LUTE</port>
				<port name="I1">CLB.LUTE[1]-&gt;LUTE</port>
				<port name="I2">CLB.LUTE[2]-&gt;LUTE</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2467" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2467" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2467</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_902" instance="LUT6_2[5]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTF[0]-&gt;LUTF</port>
				<port name="I1">CLB.LUTF[1]-&gt;LUTF</port>
				<port name="I2">CLB.LUTF[2]-&gt;LUTF</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_902" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_902" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_902</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_2473" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">CLB.LUTG[2]-&gt;LUTG</port>
				<port name="I3">CLB.LUTG[3]-&gt;LUTG</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2473" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2473" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2473</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_844" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_844" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_844" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_844</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1964" instance="CLB[284]" mode="default">
		<inputs>
			<port name="LUTA">net_3341 net_50 net_3336 open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">net_476 net_460 open open open open</port>
			<port name="LUTH">net_428 net_365 net_426 net_424 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX open open open open open LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_326" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_326" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_326" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_326</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="net_2227" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2227" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2227" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2227</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1964" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1964" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1964" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1964</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1026" instance="CLB[285]" mode="default">
		<inputs>
			<port name="LUTA">net_24 net_2711 net_2686 open open open</port>
			<port name="LUTB">net_155 net_141 net_149 net_144 open open</port>
			<port name="LUTC">net_156 net_155 net_141 net_144 open open</port>
			<port name="LUTD">net_144 net_141 net_155 net_149 open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">net_1538 net_1537 open open open open</port>
			<port name="LUTH">net_760 net_1434 net_804 net_626 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open LUT6_2[1].O6[0]-&gt;O open</port>
			<port name="MUX">LUT6_2[0].O6[0]-&gt;AMUX LUT6_2[1].O5[0]-&gt;BMUX LUT6_2[2].O6[0]-&gt;CMUX LUT6_2[3].O6[0]-&gt;DMUX open open LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="net_141" instance="LUT6_2[0]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTA[0]-&gt;LUTA</port>
				<port name="I1">CLB.LUTA[1]-&gt;LUTA</port>
				<port name="I2">CLB.LUTA[2]-&gt;LUTA</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_141" instance="LUTX[0]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_141" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_141</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3322" instance="LUT6_2[1]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTB[0]-&gt;LUTB</port>
				<port name="I1">CLB.LUTB[1]-&gt;LUTB</port>
				<port name="I2">CLB.LUTB[2]-&gt;LUTB</port>
				<port name="I3">CLB.LUTB[3]-&gt;LUTB</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3322" instance="LUTX[0]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3322" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_3322</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="net_154" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_154" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_154</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_2107" instance="LUT6_2[2]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTC[0]-&gt;LUTC</port>
				<port name="I1">CLB.LUTC[1]-&gt;LUTC</port>
				<port name="I2">CLB.LUTC[2]-&gt;LUTC</port>
				<port name="I3">CLB.LUTC[3]-&gt;LUTC</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_2107" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2107" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_2107</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="net_3288" instance="LUT6_2[3]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTD[0]-&gt;LUTD</port>
				<port name="I1">CLB.LUTD[1]-&gt;LUTD</port>
				<port name="I2">CLB.LUTD[2]-&gt;LUTD</port>
				<port name="I3">CLB.LUTD[3]-&gt;LUTD</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">open</port>
				<port name="O6">LUTX[0].O[0]-&gt;O6</port>
			</outputs>
			<clocks />
			<block name="net_3288" instance="LUTX[0]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_3288" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_3288</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="LUTX[1]" />
		</block>
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="net_1519" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1519" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1519" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_1519</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1026" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1026" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1026" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1026</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_72" instance="CLB[286]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">net_2846 net_135 open open open open</port>
			<port name="LUTH">net_3343 net_39 net_63 net_60 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="net_71" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_71" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_71" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_71</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_72" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_72" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_72" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_72</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1355" instance="CLB[287]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_1362 net_574 net_701 net_1451 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_1355" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1355" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1355" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1355</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1209" instance="CLB[288]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">net_901 net_900 open open open open</port>
			<port name="LUTH">net_728 net_726 net_1231 net_738 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open LUT6_2[6].O5[0]-&gt;GMUX LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="net_899" instance="LUT6_2[6]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTG[0]-&gt;LUTG</port>
				<port name="I1">CLB.LUTG[1]-&gt;LUTG</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_899" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_899" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_899</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="net_1209" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1209" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1209" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1209</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1425" instance="CLB[289]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_2757 net_2901 net_1137 net_2890 open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_1425" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">CLB.LUTH[3]-&gt;LUTH</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1425" instance="LUTX[1]" mode="LUT4">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">LUT6_2.I3[0]-&gt;I3</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT4[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1425" instance="LUT4[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
						<port name="I3">LUTX.I3[0]-&gt;I3</port>
					</inputs>
					<outputs>
						<port name="O">net_1425</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_263" instance="CLB[290]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_290 net_581 net_289 open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_263" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_263" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_263" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_263</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1883" instance="CLB[291]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_93 net_75 net_86 open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_1883" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1883" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1883" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1883</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_1382" instance="CLB[292]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_1393 net_1780 net_698 open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_1382" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_1382" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_1382" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_1382</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2240" instance="CLB[293]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_1553 net_1556 net_1599 open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_2240" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2240" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2240" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2240</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2300" instance="CLB[294]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_1501 net_611 net_2657 open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_2300" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">CLB.LUTH[2]-&gt;LUTH</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2300" instance="LUTX[1]" mode="LUT3">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">LUT6_2.I2[0]-&gt;I2</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT3[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2300" instance="LUT3[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
						<port name="I2">LUTX.I2[0]-&gt;I2</port>
					</inputs>
					<outputs>
						<port name="O">net_2300</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2441" instance="CLB[295]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_1119 net_1109 open open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_2441" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2441" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2441" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2441</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_997" instance="CLB[296]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_1000 net_999 open open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_997" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_997" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_997" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_997</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="net_2207" instance="CLB[297]" mode="default">
		<inputs>
			<port name="LUTA">open open open open open open</port>
			<port name="LUTB">open open open open open open</port>
			<port name="LUTC">open open open open open open</port>
			<port name="LUTD">open open open open open open</port>
			<port name="LUTE">open open open open open open</port>
			<port name="LUTF">open open open open open open</port>
			<port name="LUTG">open open open open open open</port>
			<port name="LUTH">net_311 net_298 open open open open</port>
			<port name="I">open open open open open open open open</port>
			<port name="X">open open open open open open open open</port>
			<port name="CIN">open</port>
			<port name="CE">open open open open</port>
			<port name="SR">open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open</port>
			<port name="MUX">open open open open open open open LUT6_2[7].O5[0]-&gt;HMUX</port>
			<port name="Q1">open open open open open open open open</port>
			<port name="Q2">open open open open open open open open</port>
			<port name="COUT">open</port>
		</outputs>
		<clocks>
			<port name="CLK">open open</port>
		</clocks>
		<block name="open" instance="LUT6_2[0]" />
		<block name="open" instance="LUT6_2[1]" />
		<block name="open" instance="LUT6_2[2]" />
		<block name="open" instance="LUT6_2[3]" />
		<block name="open" instance="LUT6_2[4]" />
		<block name="open" instance="LUT6_2[5]" />
		<block name="open" instance="LUT6_2[6]" />
		<block name="net_2207" instance="LUT6_2[7]" mode="LUTX_2">
			<inputs>
				<port name="I0">CLB.LUTH[0]-&gt;LUTH</port>
				<port name="I1">CLB.LUTH[1]-&gt;LUTH</port>
				<port name="I2">open</port>
				<port name="I3">open</port>
				<port name="I4">open</port>
				<port name="I5">open</port>
			</inputs>
			<outputs>
				<port name="O5">LUTX[1].O[0]-&gt;O5</port>
				<port name="O6">open</port>
			</outputs>
			<clocks />
			<block name="open" instance="LUTX[0]" />
			<block name="net_2207" instance="LUTX[1]" mode="LUT2">
				<inputs>
					<port name="I0">LUT6_2.I0[0]-&gt;I0</port>
					<port name="I1">LUT6_2.I1[0]-&gt;I1</port>
					<port name="I2">open</port>
					<port name="I3">open</port>
					<port name="I4">open</port>
				</inputs>
				<outputs>
					<port name="O">LUT2[0].O[0]-&gt;O</port>
				</outputs>
				<clocks />
				<block name="net_2207" instance="LUT2[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="I0">LUTX.I0[0]-&gt;I0</port>
						<port name="I1">LUTX.I1[0]-&gt;I1</port>
					</inputs>
					<outputs>
						<port name="O">net_2207</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="FF[0]" />
		<block name="open" instance="FF[1]" />
		<block name="open" instance="FF[2]" />
		<block name="open" instance="FF[3]" />
		<block name="open" instance="FF[4]" />
		<block name="open" instance="FF[5]" />
		<block name="open" instance="FF[6]" />
		<block name="open" instance="FF[7]" />
		<block name="open" instance="FF[8]" />
		<block name="open" instance="FF[9]" />
		<block name="open" instance="FF[10]" />
		<block name="open" instance="FF[11]" />
		<block name="open" instance="FF[12]" />
		<block name="open" instance="FF[13]" />
		<block name="open" instance="FF[14]" />
		<block name="open" instance="FF[15]" />
		<block name="open" instance="CARRY8[0]" />
	</block>
	<block name="inst_3340_in" instance="IO[298]" mode="IBUF">
		<inputs>
			<port name="in">open open</port>
		</inputs>
		<outputs>
			<port name="out">IBUF[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="inst_3340_in" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">inst_3340_in</port>
			</outputs>
			<clocks />
		</block>
		<block name="clk1_IBUF" instance="IBUF[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="I">inpad[0].inpad[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">clk1_IBUF</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk_BUFGP_net_top_wire" instance="IO[299]" mode="BUFGCE">
		<inputs>
			<port name="in">clk1_IBUF open</port>
		</inputs>
		<outputs>
			<port name="out">BUFGCE[0].O[0]-&gt;output</port>
		</outputs>
		<clocks />
		<block name="open" instance="inpad[0]" />
		<block name="clk_BUFGP_net_top_wire" instance="BUFGCE[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="CE">open</port>
				<port name="I">IO.in[0]-&gt;input</port>
			</inputs>
			<outputs>
				<port name="O">clk_BUFGP_net_top_wire</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
