

================================================================
== Vitis HLS Report for 'kernel_mhsa_1'
================================================================
* Date:           Thu Oct  2 22:22:07 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %layer"   --->   Operation 4 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache"   --->   Operation 5 'read' 'value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 6 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %position"   --->   Operation 7 'read' 'position_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.89ns)   --->   "%call_ret = call i216 @kernel_mhsa.1_Block_entry_proc, i4 %layer_read, i32 %position_read, i64 %key_cache_read, i64 %value_cache_read" [kernel_MHSA.cpp:67]   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul7_loc_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 9 'extractvalue' 'mul7_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 10 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc104_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 11 'extractvalue' 'p_loc104_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc105_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 12 'extractvalue' 'p_loc105_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add126_loc_channel = extractvalue i216 %call_ret" [kernel_MHSA.cpp:67]   --->   Operation 13 'extractvalue' 'add126_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%wo_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wo"   --->   Operation 14 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%wv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wv"   --->   Operation 15 'read' 'wv_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%wk_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wk"   --->   Operation 16 'read' 'wk_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%wq_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wq"   --->   Operation 17 'read' 'wq_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.69ns)   --->   "%call_ln42 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc, i64 %p_loc_channel, i64 %p_loc104_channel, i23 %mul7_loc_channel, i33 %p_loc105_channel, i32 %add126_loc_channel, i64 %value_cache_read, i64 %key_cache_read, i32 %gmem3, i32 %gmem4, i32 %gmem2, i64 %wq_read, i64 %wk_read, i64 %wv_read, i32 %position_read, i64 %wo_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:42]   --->   Operation 18 'call' 'call_ln42' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i4 %layer, i1 1, void @p_str"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %value_cache, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %key_cache, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wo, i1 1, void @p_str"   --->   Operation 22 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wv, i1 1, void @p_str"   --->   Operation 23 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wk, i1 1, void @p_str"   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %wq, i1 1, void @p_str"   --->   Operation 25 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %position, i1 1, void @p_str"   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_107"   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_57, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln42 = call void @kernel_mhsa.1_Block_entry_current_token_fb_proc, i64 %p_loc_channel, i64 %p_loc104_channel, i23 %mul7_loc_channel, i33 %p_loc105_channel, i32 %add126_loc_channel, i64 %value_cache_read, i64 %key_cache_read, i32 %gmem3, i32 %gmem4, i32 %gmem2, i64 %wq_read, i64 %wk_read, i64 %wv_read, i32 %position_read, i64 %wo_read, i32 %p_ZZ11llama_layerE13current_token_10, i32 %p_ZZ11llama_layerE13current_token_11, i32 %p_ZZ11llama_layerE13current_token_12, i32 %p_ZZ11llama_layerE13current_token_13, i32 %p_ZZ11llama_layerE13current_token_14, i32 %p_ZZ11llama_layerE13current_token_15, i32 %current_token, i32 %current_token_19, i32 %current_token_20, i32 %current_token_21, i32 %current_token_22, i32 %current_token_23, i32 %current_token_24, i32 %current_token_25, i32 %current_token_26, i32 %current_token_27, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:42]   --->   Operation 32 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [kernel_MHSA.cpp:169]   --->   Operation 33 'ret' 'ret_ln169' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.893ns
The critical path consists of the following:
	wire read operation ('layer') on port 'layer' [54]  (0.000 ns)
	'call' operation 216 bit ('call_ret', kernel_MHSA.cpp:67) to 'kernel_mhsa.1_Block_entry_proc' [65]  (2.893 ns)

 <State 2>: 1.690ns
The critical path consists of the following:
	wire read operation ('wo') on port 'wo' [57]  (0.000 ns)
	'call' operation 0 bit ('call_ln42', kernel_MHSA.cpp:42) to 'kernel_mhsa.1_Block_entry_current_token_fb_proc' [71]  (1.690 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
