

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Jun 16 13:43:01 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_digitrec_update_knn_fu_135  |digitrec_update_knn  |    ?|    ?|    ?|    ?|   none  |
        |grp_digitrec_knn_vote_fu_145    |digitrec_knn_vote    |   21|   21|   21|   21|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- INIT      |   10|   10|         1|          -|          -|    10|    no    |
        |- MODIFY1   |    ?|    ?|         ?|          -|          -|  1800|    no    |
        | + MODIFY2  |    ?|    ?|         ?|          -|          -|    10|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     57|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     117|    363|
|Memory           |       96|      -|      12|      1|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|     132|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      0|     261|    469|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+----+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------------+---------------------+---------+-------+----+-----+
    |grp_digitrec_knn_vote_fu_145    |digitrec_knn_vote    |        0|      0|  51|   94|
    |grp_digitrec_update_knn_fu_135  |digitrec_update_knn  |        0|      0|  66|  269|
    +--------------------------------+---------------------+---------+-------+----+-----+
    |Total                           |                     |        0|      0| 117|  363|
    +--------------------------------+---------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |knn_set_0_V_U      |digitrec_knn_set_0_V      |        0|  12|   1|     10|    6|     1|           60|
    |training_data_V_U  |digitrec_training_data_V  |       96|   0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+
    |Total              |                          |       96|  12|   1|  18010|   54|     2|       864060|
    +-------------------+--------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_156_p2        |     +    |      0|  0|   4|           4|           1|
    |i_2_fu_177_p2        |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_189_p2        |     +    |      0|  0|   4|           4|           1|
    |next_mul_fu_195_p2   |     +    |      0|  0|  15|          15|          11|
    |tmp_2_fu_201_p2      |     +    |      0|  0|  15|          15|          15|
    |exitcond1_fu_150_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_171_p2  |   icmp   |      0|  0|   4|          11|           9|
    |exitcond_fu_183_p2   |   icmp   |      0|  0|   2|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  57|          68|          46|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   2|          8|    1|          8|
    |i4_reg_101            |  11|          2|   11|         22|
    |i_reg_90              |   4|          2|    4|          8|
    |j_reg_112             |   4|          2|    4|          8|
    |knn_set_0_V_address0  |   4|          4|    4|         16|
    |knn_set_0_V_ce0       |   1|          4|    1|          4|
    |knn_set_0_V_d0        |   6|          3|    6|         18|
    |knn_set_0_V_we0       |   1|          3|    1|          3|
    |phi_mul_reg_124       |  15|          2|   15|         30|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  48|         30|   47|        117|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   7|   0|    7|          0|
    |ap_reg_grp_digitrec_knn_vote_fu_145_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_digitrec_update_knn_fu_135_ap_start  |   1|   0|    1|          0|
    |i4_cast3_reg_224                                |  11|   0|   15|          4|
    |i4_reg_101                                      |  11|   0|   11|          0|
    |i_2_reg_232                                     |  11|   0|   11|          0|
    |i_reg_90                                        |   4|   0|    4|          0|
    |j_1_reg_240                                     |   4|   0|    4|          0|
    |j_reg_112                                       |   4|   0|    4|          0|
    |next_mul_reg_245                                |  15|   0|   15|          0|
    |phi_mul_reg_124                                 |  15|   0|   15|          0|
    |training_instance_V_reg_255                     |  48|   0|   48|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 132|   0|  136|          4|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

