<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='99' type='llvm::SDValue llvm::SITargetLowering::getMemIntrinsicNode(unsigned int Opcode, const llvm::SDLoc &amp; DL, llvm::SDVTList VTList, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::EVT MemVT, llvm::MachineMemOperand * MMO, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='97'>// Call DAG.getMemIntrinsicNode for a load, but first widen a dwordx3 type to
  // dwordx4 if on SI.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6178' ll='6207' type='llvm::SDValue llvm::SITargetLowering::getMemIntrinsicNode(unsigned int Opcode, const llvm::SDLoc &amp; DL, llvm::SDVTList VTList, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::EVT MemVT, llvm::MachineMemOperand * MMO, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6176'>// Call DAG.getMemIntrinsicNode for a load, but first widen a dwordx3 type to
// dwordx4 if on SI.</doc>
