(declare-datatypes (T1 T2 T3 T4 T5)
 ((Recv (mk-recv (match T1) (ep T2) (var T3) (event T4) (nearestwait T5)))))
(declare-datatypes (T1 T2 T3 T4)
((Send (mk-send (match T1) (ep T2) (value T3) (event T4)))))

(define-fun HB ((a Int) (b Int)) Bool
  (if(< a b)
 true
 false))

(define-fun MATCH ((r (Recv Int Int Int Int Int)) (s (Send Int Int Int Int))) Bool
(if(and (= (ep r) (ep s)) (= (var r) (value s))
(HB (event s) (nearestwait r)) (= (match r) (event s))
(= (match s) (event r)))
true
false
)
)

(declare-const TB_0 Int)
(declare-const T0_1 Int)
(declare-const req_0_0 Int)
(declare-const T0_2 Int)
(declare-const T0_3 Int)
(declare-const req_0_1 Int)
(declare-const T0_4 Int)
(declare-const rand_0_0 Int)
(declare-const T0_5 Int)
(declare-const TB_1 Int)
(declare-const T0_7 Int)
(declare-const T0_8 Int)
(declare-const T1_1 Int)
(declare-const req_1_0 Int)
(declare-const T1_2 Int)
(declare-const T1_3 Int)
(declare-const req_1_1 Int)
(declare-const T1_4 Int)
(declare-const rand_1_0 Int)
(declare-const T1_5 Int)
(declare-const T2_1 Int)
(declare-const req_2_0 Int)
(declare-const T2_2 Int)
(declare-const T2_3 Int)
(declare-const req_2_1 Int)
(declare-const T2_4 Int)
(declare-const rand_2_0 Int)
(declare-const T2_5 Int)
(declare-const T3_1 Int)
(declare-const req_3_0 Int)
(declare-const T3_2 Int)
(declare-const T3_3 Int)
(declare-const req_3_1 Int)
(declare-const T3_4 Int)
(declare-const rand_3_0 Int)
(declare-const T3_5 Int)
(declare-const T4_1 Int)
(declare-const req_4_0 Int)
(declare-const T4_2 Int)
(declare-const T4_3 Int)
(declare-const req_4_1 Int)
(declare-const T4_4 Int)
(declare-const rand_4_0 Int)
(declare-const T4_5 Int)
(declare-const T5_1 Int)
(declare-const req_5_0 Int)
(declare-const T5_2 Int)
(declare-const T5_3 Int)
(declare-const req_5_1 Int)
(declare-const T5_4 Int)
(declare-const rand_5_0 Int)
(declare-const T5_5 Int)
(declare-const T6_1 Int)
(declare-const req_6_0 Int)
(declare-const T6_2 Int)
(declare-const T6_3 Int)
(declare-const req_6_1 Int)
(declare-const T6_4 Int)
(declare-const rand_6_0 Int)
(declare-const T6_5 Int)
(declare-const T7_1 Int)
(declare-const req_7_0 Int)
(declare-const T7_2 Int)
(declare-const T7_3 Int)
(declare-const req_7_1 Int)
(declare-const T7_4 Int)
(declare-const rand_7_0 Int)
(declare-const T7_5 Int)
(declare-const T8_1 Int)
(declare-const req_8_0 Int)
(declare-const T8_2 Int)
(declare-const T8_3 Int)
(declare-const req_8_1 Int)
(declare-const T8_4 Int)
(declare-const rand_8_0 Int)
(declare-const T8_5 Int)
(declare-const T9_1 Int)
(declare-const req_9_0 Int)
(declare-const T9_2 Int)
(declare-const T9_3 Int)
(declare-const req_9_1 Int)
(declare-const T9_4 Int)
(declare-const rand_9_0 Int)
(declare-const T9_5 Int)
(declare-const T10_1 Int)
(declare-const req_10_0 Int)
(declare-const T10_2 Int)
(declare-const T10_3 Int)
(declare-const req_10_1 Int)
(declare-const T10_4 Int)
(declare-const rand_10_0 Int)
(declare-const T10_5 Int)
(declare-const T11_1 Int)
(declare-const req_11_0 Int)
(declare-const T11_2 Int)
(declare-const T11_3 Int)
(declare-const req_11_1 Int)
(declare-const T11_4 Int)
(declare-const rand_11_0 Int)
(declare-const T11_5 Int)
(declare-const T12_1 Int)
(declare-const req_12_0 Int)
(declare-const T12_2 Int)
(declare-const T12_3 Int)
(declare-const req_12_1 Int)
(declare-const T12_4 Int)
(declare-const rand_12_0 Int)
(declare-const T12_5 Int)
(declare-const T13_1 Int)
(declare-const req_13_0 Int)
(declare-const T13_2 Int)
(declare-const T13_3 Int)
(declare-const req_13_1 Int)
(declare-const T13_4 Int)
(declare-const rand_13_0 Int)
(declare-const T13_5 Int)
(declare-const T14_1 Int)
(declare-const req_14_0 Int)
(declare-const T14_2 Int)
(declare-const T14_3 Int)
(declare-const req_14_1 Int)
(declare-const T14_4 Int)
(declare-const rand_14_0 Int)
(declare-const T14_5 Int)
(declare-const T15_1 Int)
(declare-const req_15_0 Int)
(declare-const T15_2 Int)
(declare-const T15_3 Int)
(declare-const T15_4 Int)
(declare-const rand_15_0 Int)
(declare-const T15_5 Int)
(declare-const T15_6 Int)
(declare-const req_15_1 Int)
(declare-const T15_7 Int)
(declare-const T15_8 Int)
(declare-const T15_9 Int)
(declare-const T15_10 Int)
(declare-const T15_11 Int)
(declare-const req_15_2 Int)
(declare-const T15_12 Int)
(declare-const T15_13 Int)
(declare-const T15_14 Int)
(declare-const T15_15 Int)
(declare-const T15_16 Int)
(declare-const req_15_3 Int)
(declare-const T15_17 Int)
(declare-const T15_18 Int)
(declare-const T15_19 Int)
(declare-const T15_20 Int)
(declare-const T15_21 Int)
(declare-const req_15_4 Int)
(declare-const T15_22 Int)
(declare-const T15_23 Int)
(declare-const T15_24 Int)
(declare-const T15_25 Int)
(declare-const T15_26 Int)
(declare-const req_15_5 Int)
(declare-const T15_27 Int)
(declare-const T15_28 Int)
(declare-const T15_29 Int)
(declare-const T15_30 Int)
(declare-const T15_31 Int)
(declare-const req_15_6 Int)
(declare-const T15_32 Int)
(declare-const T15_33 Int)
(declare-const T15_34 Int)
(declare-const T15_35 Int)
(declare-const T15_36 Int)
(declare-const req_15_7 Int)
(declare-const T15_37 Int)
(declare-const T15_38 Int)
(declare-const T15_39 Int)
(declare-const T15_40 Int)
(declare-const T15_41 Int)
(declare-const req_15_8 Int)
(declare-const T15_42 Int)
(declare-const T15_43 Int)
(declare-const T15_44 Int)
(declare-const T15_45 Int)
(declare-const T15_46 Int)
(declare-const req_15_9 Int)
(declare-const T15_47 Int)
(declare-const T15_48 Int)
(declare-const T15_49 Int)
(declare-const T15_50 Int)
(declare-const T15_51 Int)
(declare-const req_15_10 Int)
(declare-const T15_52 Int)
(declare-const T15_53 Int)
(declare-const T15_54 Int)
(declare-const T15_55 Int)
(declare-const T15_56 Int)
(declare-const req_15_11 Int)
(declare-const T15_57 Int)
(declare-const T15_58 Int)
(declare-const T15_59 Int)
(declare-const T15_60 Int)
(declare-const T15_61 Int)
(declare-const req_15_12 Int)
(declare-const T15_62 Int)
(declare-const T15_63 Int)
(declare-const T15_64 Int)
(declare-const T15_65 Int)
(declare-const T15_66 Int)
(declare-const req_15_13 Int)
(declare-const T15_67 Int)
(declare-const T15_68 Int)
(declare-const T15_69 Int)
(declare-const T15_70 Int)
(declare-const T15_71 Int)
(declare-const req_15_14 Int)
(declare-const T15_72 Int)
(declare-const T15_73 Int)
(declare-const T15_74 Int)
(declare-const T15_75 Int)
(declare-const T15_76 Int)
(declare-const req_15_15 Int)
(declare-const T15_77 Int)

(assert (distinct TB_0 T0_1 T0_2 T0_3 T0_4 T0_5 TB_1 T0_7 T0_8 T1_1 T1_2 T1_3 T1_4 T1_5 T2_1 T2_2 T2_3 T2_4 T2_5 T3_1 T3_2 T3_3 T3_4 T3_5 T4_1 T4_2 T4_3 T4_4 T4_5 T5_1 T5_2 T5_3 T5_4 T5_5 T6_1 T6_2 T6_3 T6_4 T6_5 T7_1 T7_2 T7_3 T7_4 T7_5 T8_1 T8_2 T8_3 T8_4 T8_5 T9_1 T9_2 T9_3 T9_4 T9_5 T10_1 T10_2 T10_3 T10_4 T10_5 T11_1 T11_2 T11_3 T11_4 T11_5 T12_1 T12_2 T12_3 T12_4 T12_5 T13_1 T13_2 T13_3 T13_4 T13_5 T14_1 T14_2 T14_3 T14_4 T14_5 T15_1 T15_2 T15_3 T15_4 T15_5 T15_6 T15_7 T15_8 T15_9 T15_10 T15_11 T15_12 T15_13 T15_14 T15_15 T15_16 T15_17 T15_18 T15_19 T15_20 T15_21 T15_22 T15_23 T15_24 T15_25 T15_26 T15_27 T15_28 T15_29 T15_30 T15_31 T15_32 T15_33 T15_34 T15_35 T15_36 T15_37 T15_38 T15_39 T15_40 T15_41 T15_42 T15_43 T15_44 T15_45 T15_46 T15_47 T15_48 T15_49 T15_50 T15_51 T15_52 T15_53 T15_54 T15_55 T15_56 T15_57 T15_58 T15_59 T15_60 T15_61 T15_62 T15_63 T15_64 T15_65 T15_66 T15_67 T15_68 T15_69 T15_70 T15_71 T15_72 T15_73 T15_74 T15_75 T15_76 T15_77 ))

(declare-const sendT0_2 (Send Int Int Int Int))
(assert (and (= (ep sendT0_2) 15) (= (event sendT0_2) T0_2) (= (value sendT0_2) req_0_0)))
(declare-const recvT0_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT0_4) 0) (= (event recvT0_4) T0_4) (= (var recvT0_4) rand_0_0)))
(assert (= (nearestwait recvT0_4) T0_5))
(declare-const sendT0_7 (Send Int Int Int Int))
(assert (and (= (ep sendT0_7) 15) (= (event sendT0_7) T0_7) (= (value sendT0_7) req_0_1)))
(declare-const sendT1_2 (Send Int Int Int Int))
(assert (and (= (ep sendT1_2) 15) (= (event sendT1_2) T1_2) (= (value sendT1_2) req_1_0)))
(declare-const recvT1_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT1_4) 1) (= (event recvT1_4) T1_4) (= (var recvT1_4) rand_1_0)))
(assert (= (nearestwait recvT1_4) T1_5))
(declare-const sendT2_2 (Send Int Int Int Int))
(assert (and (= (ep sendT2_2) 15) (= (event sendT2_2) T2_2) (= (value sendT2_2) req_2_0)))
(declare-const recvT2_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT2_4) 2) (= (event recvT2_4) T2_4) (= (var recvT2_4) rand_2_0)))
(assert (= (nearestwait recvT2_4) T2_5))
(declare-const sendT3_2 (Send Int Int Int Int))
(assert (and (= (ep sendT3_2) 15) (= (event sendT3_2) T3_2) (= (value sendT3_2) req_3_0)))
(declare-const recvT3_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT3_4) 3) (= (event recvT3_4) T3_4) (= (var recvT3_4) rand_3_0)))
(assert (= (nearestwait recvT3_4) T3_5))
(declare-const sendT4_2 (Send Int Int Int Int))
(assert (and (= (ep sendT4_2) 15) (= (event sendT4_2) T4_2) (= (value sendT4_2) req_4_0)))
(declare-const recvT4_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT4_4) 4) (= (event recvT4_4) T4_4) (= (var recvT4_4) rand_4_0)))
(assert (= (nearestwait recvT4_4) T4_5))
(declare-const sendT5_2 (Send Int Int Int Int))
(assert (and (= (ep sendT5_2) 15) (= (event sendT5_2) T5_2) (= (value sendT5_2) req_5_0)))
(declare-const recvT5_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT5_4) 5) (= (event recvT5_4) T5_4) (= (var recvT5_4) rand_5_0)))
(assert (= (nearestwait recvT5_4) T5_5))
(declare-const sendT6_2 (Send Int Int Int Int))
(assert (and (= (ep sendT6_2) 15) (= (event sendT6_2) T6_2) (= (value sendT6_2) req_6_0)))
(declare-const recvT6_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT6_4) 6) (= (event recvT6_4) T6_4) (= (var recvT6_4) rand_6_0)))
(assert (= (nearestwait recvT6_4) T6_5))
(declare-const sendT7_2 (Send Int Int Int Int))
(assert (and (= (ep sendT7_2) 15) (= (event sendT7_2) T7_2) (= (value sendT7_2) req_7_0)))
(declare-const recvT7_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT7_4) 7) (= (event recvT7_4) T7_4) (= (var recvT7_4) rand_7_0)))
(assert (= (nearestwait recvT7_4) T7_5))
(declare-const sendT8_2 (Send Int Int Int Int))
(assert (and (= (ep sendT8_2) 15) (= (event sendT8_2) T8_2) (= (value sendT8_2) req_8_0)))
(declare-const recvT8_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT8_4) 8) (= (event recvT8_4) T8_4) (= (var recvT8_4) rand_8_0)))
(assert (= (nearestwait recvT8_4) T8_5))
(declare-const sendT9_2 (Send Int Int Int Int))
(assert (and (= (ep sendT9_2) 15) (= (event sendT9_2) T9_2) (= (value sendT9_2) req_9_0)))
(declare-const recvT9_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT9_4) 9) (= (event recvT9_4) T9_4) (= (var recvT9_4) rand_9_0)))
(assert (= (nearestwait recvT9_4) T9_5))
(declare-const sendT10_2 (Send Int Int Int Int))
(assert (and (= (ep sendT10_2) 15) (= (event sendT10_2) T10_2) (= (value sendT10_2) req_10_0)))
(declare-const recvT10_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT10_4) 10) (= (event recvT10_4) T10_4) (= (var recvT10_4) rand_10_0)))
(assert (= (nearestwait recvT10_4) T10_5))
(declare-const sendT11_2 (Send Int Int Int Int))
(assert (and (= (ep sendT11_2) 15) (= (event sendT11_2) T11_2) (= (value sendT11_2) req_11_0)))
(declare-const recvT11_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT11_4) 11) (= (event recvT11_4) T11_4) (= (var recvT11_4) rand_11_0)))
(assert (= (nearestwait recvT11_4) T11_5))
(declare-const sendT12_2 (Send Int Int Int Int))
(assert (and (= (ep sendT12_2) 15) (= (event sendT12_2) T12_2) (= (value sendT12_2) req_12_0)))
(declare-const recvT12_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT12_4) 12) (= (event recvT12_4) T12_4) (= (var recvT12_4) rand_12_0)))
(assert (= (nearestwait recvT12_4) T12_5))
(declare-const sendT13_2 (Send Int Int Int Int))
(assert (and (= (ep sendT13_2) 15) (= (event sendT13_2) T13_2) (= (value sendT13_2) req_13_0)))
(declare-const recvT13_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT13_4) 13) (= (event recvT13_4) T13_4) (= (var recvT13_4) rand_13_0)))
(assert (= (nearestwait recvT13_4) T13_5))
(declare-const sendT14_2 (Send Int Int Int Int))
(assert (and (= (ep sendT14_2) 15) (= (event sendT14_2) T14_2) (= (value sendT14_2) req_14_0)))
(declare-const recvT14_4 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT14_4) 14) (= (event recvT14_4) T14_4) (= (var recvT14_4) rand_14_0)))
(assert (= (nearestwait recvT14_4) T14_5))
(declare-const recvT15_1 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_1) 15) (= (event recvT15_1) T15_1) (= (var recvT15_1) req_15_0)))
(assert (= (nearestwait recvT15_1) T15_2))
(declare-const sendT15_4 (Send Int Int Int Int))
(assert (and (= (ep sendT15_4) 0) (= (event sendT15_4) T15_4) (= (value sendT15_4) rand_15_0)))
(declare-const recvT15_6 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_6) 15) (= (event recvT15_6) T15_6) (= (var recvT15_6) req_15_1)))
(assert (= (nearestwait recvT15_6) T15_7))
(declare-const sendT15_9 (Send Int Int Int Int))
(assert (and (= (ep sendT15_9) 1) (= (event sendT15_9) T15_9) (= (value sendT15_9) rand_15_0)))
(declare-const recvT15_11 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_11) 15) (= (event recvT15_11) T15_11) (= (var recvT15_11) req_15_2)))
(assert (= (nearestwait recvT15_11) T15_12))
(declare-const sendT15_14 (Send Int Int Int Int))
(assert (and (= (ep sendT15_14) 2) (= (event sendT15_14) T15_14) (= (value sendT15_14) rand_15_0)))
(declare-const recvT15_16 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_16) 15) (= (event recvT15_16) T15_16) (= (var recvT15_16) req_15_3)))
(assert (= (nearestwait recvT15_16) T15_17))
(declare-const sendT15_19 (Send Int Int Int Int))
(assert (and (= (ep sendT15_19) 8) (= (event sendT15_19) T15_19) (= (value sendT15_19) rand_15_0)))
(declare-const recvT15_21 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_21) 15) (= (event recvT15_21) T15_21) (= (var recvT15_21) req_15_4)))
(assert (= (nearestwait recvT15_21) T15_22))
(declare-const sendT15_24 (Send Int Int Int Int))
(assert (and (= (ep sendT15_24) 4) (= (event sendT15_24) T15_24) (= (value sendT15_24) rand_15_0)))
(declare-const recvT15_26 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_26) 15) (= (event recvT15_26) T15_26) (= (var recvT15_26) req_15_5)))
(assert (= (nearestwait recvT15_26) T15_27))
(declare-const sendT15_29 (Send Int Int Int Int))
(assert (and (= (ep sendT15_29) 5) (= (event sendT15_29) T15_29) (= (value sendT15_29) rand_15_0)))
(declare-const recvT15_31 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_31) 15) (= (event recvT15_31) T15_31) (= (var recvT15_31) req_15_6)))
(assert (= (nearestwait recvT15_31) T15_32))
(declare-const sendT15_34 (Send Int Int Int Int))
(assert (and (= (ep sendT15_34) 11) (= (event sendT15_34) T15_34) (= (value sendT15_34) rand_15_0)))
(declare-const recvT15_36 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_36) 15) (= (event recvT15_36) T15_36) (= (var recvT15_36) req_15_7)))
(assert (= (nearestwait recvT15_36) T15_37))
(declare-const sendT15_39 (Send Int Int Int Int))
(assert (and (= (ep sendT15_39) 12) (= (event sendT15_39) T15_39) (= (value sendT15_39) rand_15_0)))
(declare-const recvT15_41 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_41) 15) (= (event recvT15_41) T15_41) (= (var recvT15_41) req_15_8)))
(assert (= (nearestwait recvT15_41) T15_42))
(declare-const sendT15_44 (Send Int Int Int Int))
(assert (and (= (ep sendT15_44) 14) (= (event sendT15_44) T15_44) (= (value sendT15_44) rand_15_0)))
(declare-const recvT15_46 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_46) 15) (= (event recvT15_46) T15_46) (= (var recvT15_46) req_15_9)))
(assert (= (nearestwait recvT15_46) T15_47))
(declare-const sendT15_49 (Send Int Int Int Int))
(assert (and (= (ep sendT15_49) 13) (= (event sendT15_49) T15_49) (= (value sendT15_49) rand_15_0)))
(declare-const recvT15_51 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_51) 15) (= (event recvT15_51) T15_51) (= (var recvT15_51) req_15_10)))
(assert (= (nearestwait recvT15_51) T15_52))
(declare-const sendT15_54 (Send Int Int Int Int))
(assert (and (= (ep sendT15_54) 3) (= (event sendT15_54) T15_54) (= (value sendT15_54) rand_15_0)))
(declare-const recvT15_56 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_56) 15) (= (event recvT15_56) T15_56) (= (var recvT15_56) req_15_11)))
(assert (= (nearestwait recvT15_56) T15_57))
(declare-const sendT15_59 (Send Int Int Int Int))
(assert (and (= (ep sendT15_59) 6) (= (event sendT15_59) T15_59) (= (value sendT15_59) rand_15_0)))
(declare-const recvT15_61 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_61) 15) (= (event recvT15_61) T15_61) (= (var recvT15_61) req_15_12)))
(assert (= (nearestwait recvT15_61) T15_62))
(declare-const sendT15_64 (Send Int Int Int Int))
(assert (and (= (ep sendT15_64) 7) (= (event sendT15_64) T15_64) (= (value sendT15_64) rand_15_0)))
(declare-const recvT15_66 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_66) 15) (= (event recvT15_66) T15_66) (= (var recvT15_66) req_15_13)))
(assert (= (nearestwait recvT15_66) T15_67))
(declare-const sendT15_69 (Send Int Int Int Int))
(assert (and (= (ep sendT15_69) 9) (= (event sendT15_69) T15_69) (= (value sendT15_69) rand_15_0)))
(declare-const recvT15_71 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_71) 15) (= (event recvT15_71) T15_71) (= (var recvT15_71) req_15_14)))
(assert (= (nearestwait recvT15_71) T15_72))
(declare-const sendT15_74 (Send Int Int Int Int))
(assert (and (= (ep sendT15_74) 10) (= (event sendT15_74) T15_74) (= (value sendT15_74) rand_15_0)))
(declare-const recvT15_76 (Recv Int Int Int Int Int))
(assert (and (= (ep recvT15_76) 15) (= (event recvT15_76) T15_76) (= (var recvT15_76) req_15_15)))
(assert (= (nearestwait recvT15_76) T15_77))

(assert (and
(HB TB_0 T0_1) (HB TB_0 T0_2) (HB TB_0 T0_3) (HB TB_0 T0_4) (HB TB_0 T0_5) (HB T0_4 T0_5) (HB TB_0 TB_1) (HB T0_5 TB_1) (HB TB_1 T0_7) (HB T0_2 T0_7) (HB TB_1 T0_8) (HB TB_0 T1_1) (HB TB_0 T1_2) (HB TB_0 T1_3) (HB TB_0 T1_4) (HB TB_0 T1_5) (HB T1_4 T1_5) (HB TB_0 TB_1) (HB T1_5 TB_1) (HB TB_0 T2_1) (HB TB_0 T2_2) (HB TB_0 T2_3) (HB TB_0 T2_4) (HB TB_0 T2_5) (HB T2_4 T2_5) (HB TB_0 TB_1) (HB T2_5 TB_1) (HB TB_0 T3_1) (HB TB_0 T3_2) (HB TB_0 T3_3) (HB TB_0 T3_4) (HB TB_0 T3_5) (HB T3_4 T3_5) (HB TB_0 TB_1) (HB T3_5 TB_1) (HB TB_0 T4_1) (HB TB_0 T4_2) (HB TB_0 T4_3) (HB TB_0 T4_4) (HB TB_0 T4_5) (HB T4_4 T4_5) (HB TB_0 TB_1) (HB T4_5 TB_1) (HB TB_0 T5_1) (HB TB_0 T5_2) (HB TB_0 T5_3) (HB TB_0 T5_4) (HB TB_0 T5_5) (HB T5_4 T5_5) (HB TB_0 TB_1) (HB T5_5 TB_1) (HB TB_0 T6_1) (HB TB_0 T6_2) (HB TB_0 T6_3) (HB TB_0 T6_4) (HB TB_0 T6_5) (HB T6_4 T6_5) (HB TB_0 TB_1) (HB T6_5 TB_1) (HB TB_0 T7_1) (HB TB_0 T7_2) (HB TB_0 T7_3) (HB TB_0 T7_4) (HB TB_0 T7_5) (HB T7_4 T7_5) (HB TB_0 TB_1) (HB T7_5 TB_1) (HB TB_0 T8_1) (HB TB_0 T8_2) (HB TB_0 T8_3) (HB TB_0 T8_4) (HB TB_0 T8_5) (HB T8_4 T8_5) (HB TB_0 TB_1) (HB T8_5 TB_1) (HB TB_0 T9_1) (HB TB_0 T9_2) (HB TB_0 T9_3) (HB TB_0 T9_4) (HB TB_0 T9_5) (HB T9_4 T9_5) (HB TB_0 TB_1) (HB T9_5 TB_1) (HB TB_0 T10_1) (HB TB_0 T10_2) (HB TB_0 T10_3) (HB TB_0 T10_4) (HB TB_0 T10_5) (HB T10_4 T10_5) (HB TB_0 TB_1) (HB T10_5 TB_1) (HB TB_0 T11_1) (HB TB_0 T11_2) (HB TB_0 T11_3) (HB TB_0 T11_4) (HB TB_0 T11_5) (HB T11_4 T11_5) (HB TB_0 TB_1) (HB T11_5 TB_1) (HB TB_0 T12_1) (HB TB_0 T12_2) (HB TB_0 T12_3) (HB TB_0 T12_4) (HB TB_0 T12_5) (HB T12_4 T12_5) (HB TB_0 TB_1) (HB T12_5 TB_1) (HB TB_0 T13_1) (HB TB_0 T13_2) (HB TB_0 T13_3) (HB TB_0 T13_4) (HB TB_0 T13_5) (HB T13_4 T13_5) (HB TB_0 TB_1) (HB T13_5 TB_1) (HB TB_0 T14_1) (HB TB_0 T14_2) (HB TB_0 T14_3) (HB TB_0 T14_4) (HB TB_0 T14_5) (HB T14_4 T14_5) (HB TB_0 TB_1) (HB T14_5 TB_1) (HB TB_0 T15_1) (HB TB_0 T15_2) (HB T15_1 T15_2) (HB TB_0 T15_3) (HB TB_0 T15_4) (HB T15_2 T15_4) (HB TB_0 T15_5) (HB TB_0 T15_6) (HB T15_1 T15_6) (HB TB_0 T15_7) (HB T15_6 T15_7) (HB TB_0 T15_8) (HB TB_0 T15_9) (HB T15_7 T15_9) (HB TB_0 T15_10) (HB TB_0 T15_11) (HB T15_6 T15_11) (HB TB_0 T15_12) (HB T15_11 T15_12) (HB TB_0 T15_13) (HB TB_0 T15_14) (HB T15_12 T15_14) (HB TB_0 T15_15) (HB TB_0 T15_16) (HB T15_11 T15_16) (HB TB_0 T15_17) (HB T15_16 T15_17) (HB TB_0 T15_18) (HB TB_0 T15_19) (HB T15_17 T15_19) (HB TB_0 T15_20) (HB TB_0 T15_21) (HB T15_16 T15_21) (HB TB_0 T15_22) (HB T15_21 T15_22) (HB TB_0 T15_23) (HB TB_0 T15_24) (HB T15_22 T15_24) (HB TB_0 T15_25) (HB TB_0 T15_26) (HB T15_21 T15_26) (HB TB_0 T15_27) (HB T15_26 T15_27) (HB TB_0 T15_28) (HB TB_0 T15_29) (HB T15_27 T15_29) (HB TB_0 T15_30) (HB TB_0 T15_31) (HB T15_26 T15_31) (HB TB_0 T15_32) (HB T15_31 T15_32) (HB TB_0 T15_33) (HB TB_0 T15_34) (HB T15_32 T15_34) (HB TB_0 T15_35) (HB TB_0 T15_36) (HB T15_31 T15_36) (HB TB_0 T15_37) (HB T15_36 T15_37) (HB TB_0 T15_38) (HB TB_0 T15_39) (HB T15_37 T15_39) (HB TB_0 T15_40) (HB TB_0 T15_41) (HB T15_36 T15_41) (HB TB_0 T15_42) (HB T15_41 T15_42) (HB TB_0 T15_43) (HB TB_0 T15_44) (HB T15_42 T15_44) (HB TB_0 T15_45) (HB TB_0 T15_46) (HB T15_41 T15_46) (HB TB_0 T15_47) (HB T15_46 T15_47) (HB TB_0 T15_48) (HB TB_0 T15_49) (HB T15_47 T15_49) (HB TB_0 T15_50) (HB TB_0 T15_51) (HB T15_46 T15_51) (HB TB_0 T15_52) (HB T15_51 T15_52) (HB TB_0 T15_53) (HB TB_0 T15_54) (HB T15_52 T15_54) (HB TB_0 T15_55) (HB TB_0 T15_56) (HB T15_51 T15_56) (HB TB_0 T15_57) (HB T15_56 T15_57) (HB TB_0 T15_58) (HB TB_0 T15_59) (HB T15_57 T15_59) (HB TB_0 T15_60) (HB TB_0 T15_61) (HB T15_56 T15_61) (HB TB_0 T15_62) (HB T15_61 T15_62) (HB TB_0 T15_63) (HB TB_0 T15_64) (HB T15_62 T15_64) (HB TB_0 T15_65) (HB TB_0 T15_66) (HB T15_61 T15_66) (HB TB_0 T15_67) (HB T15_66 T15_67) (HB TB_0 T15_68) (HB TB_0 T15_69) (HB T15_67 T15_69) (HB TB_0 T15_70) (HB TB_0 T15_71) (HB T15_66 T15_71) (HB TB_0 T15_72) (HB T15_71 T15_72) (HB TB_0 T15_73) (HB TB_0 T15_74) (HB T15_72 T15_74) (HB TB_0 T15_75) (HB TB_0 T15_76) (HB T15_71 T15_76) (HB TB_0 T15_77) (HB T15_76 T15_77) ))


(assert (and
(or (MATCH recvT15_6 sendT0_2) (MATCH recvT15_6 sendT0_7) (MATCH recvT15_6 sendT1_2) (MATCH recvT15_6 sendT2_2) (MATCH recvT15_6 sendT3_2) (MATCH recvT15_6 sendT4_2) (MATCH recvT15_6 sendT5_2) (MATCH recvT15_6 sendT6_2) (MATCH recvT15_6 sendT7_2) (MATCH recvT15_6 sendT8_2) (MATCH recvT15_6 sendT9_2) (MATCH recvT15_6 sendT10_2) (MATCH recvT15_6 sendT11_2) (MATCH recvT15_6 sendT12_2) (MATCH recvT15_6 sendT13_2) (MATCH recvT15_6 sendT14_2) )
(or (MATCH recvT8_4 sendT15_19) )
(or (MATCH recvT15_11 sendT0_2) (MATCH recvT15_11 sendT0_7) (MATCH recvT15_11 sendT1_2) (MATCH recvT15_11 sendT2_2) (MATCH recvT15_11 sendT3_2) (MATCH recvT15_11 sendT4_2) (MATCH recvT15_11 sendT5_2) (MATCH recvT15_11 sendT6_2) (MATCH recvT15_11 sendT7_2) (MATCH recvT15_11 sendT8_2) (MATCH recvT15_11 sendT9_2) (MATCH recvT15_11 sendT10_2) (MATCH recvT15_11 sendT11_2) (MATCH recvT15_11 sendT12_2) (MATCH recvT15_11 sendT13_2) (MATCH recvT15_11 sendT14_2) )
(or (MATCH recvT15_41 sendT0_2) (MATCH recvT15_41 sendT0_7) (MATCH recvT15_41 sendT1_2) (MATCH recvT15_41 sendT2_2) (MATCH recvT15_41 sendT3_2) (MATCH recvT15_41 sendT4_2) (MATCH recvT15_41 sendT5_2) (MATCH recvT15_41 sendT6_2) (MATCH recvT15_41 sendT7_2) (MATCH recvT15_41 sendT8_2) (MATCH recvT15_41 sendT9_2) (MATCH recvT15_41 sendT10_2) (MATCH recvT15_41 sendT11_2) (MATCH recvT15_41 sendT12_2) (MATCH recvT15_41 sendT13_2) (MATCH recvT15_41 sendT14_2) )
(or (MATCH recvT15_71 sendT0_2) (MATCH recvT15_71 sendT0_7) (MATCH recvT15_71 sendT1_2) (MATCH recvT15_71 sendT2_2) (MATCH recvT15_71 sendT3_2) (MATCH recvT15_71 sendT4_2) (MATCH recvT15_71 sendT5_2) (MATCH recvT15_71 sendT6_2) (MATCH recvT15_71 sendT7_2) (MATCH recvT15_71 sendT8_2) (MATCH recvT15_71 sendT9_2) (MATCH recvT15_71 sendT10_2) (MATCH recvT15_71 sendT11_2) (MATCH recvT15_71 sendT12_2) (MATCH recvT15_71 sendT13_2) (MATCH recvT15_71 sendT14_2) )
(or (MATCH recvT15_1 sendT0_2) (MATCH recvT15_1 sendT1_2) (MATCH recvT15_1 sendT2_2) (MATCH recvT15_1 sendT3_2) (MATCH recvT15_1 sendT4_2) (MATCH recvT15_1 sendT5_2) (MATCH recvT15_1 sendT6_2) (MATCH recvT15_1 sendT7_2) (MATCH recvT15_1 sendT8_2) (MATCH recvT15_1 sendT9_2) (MATCH recvT15_1 sendT10_2) (MATCH recvT15_1 sendT11_2) (MATCH recvT15_1 sendT12_2) (MATCH recvT15_1 sendT13_2) (MATCH recvT15_1 sendT14_2) )
(or (MATCH recvT1_4 sendT15_9) )
(or (MATCH recvT3_4 sendT15_54) )
(or (MATCH recvT15_26 sendT0_2) (MATCH recvT15_26 sendT0_7) (MATCH recvT15_26 sendT1_2) (MATCH recvT15_26 sendT2_2) (MATCH recvT15_26 sendT3_2) (MATCH recvT15_26 sendT4_2) (MATCH recvT15_26 sendT5_2) (MATCH recvT15_26 sendT6_2) (MATCH recvT15_26 sendT7_2) (MATCH recvT15_26 sendT8_2) (MATCH recvT15_26 sendT9_2) (MATCH recvT15_26 sendT10_2) (MATCH recvT15_26 sendT11_2) (MATCH recvT15_26 sendT12_2) (MATCH recvT15_26 sendT13_2) (MATCH recvT15_26 sendT14_2) )
(or (MATCH recvT10_4 sendT15_74) )
(or (MATCH recvT15_56 sendT0_2) (MATCH recvT15_56 sendT0_7) (MATCH recvT15_56 sendT1_2) (MATCH recvT15_56 sendT2_2) (MATCH recvT15_56 sendT3_2) (MATCH recvT15_56 sendT4_2) (MATCH recvT15_56 sendT5_2) (MATCH recvT15_56 sendT6_2) (MATCH recvT15_56 sendT7_2) (MATCH recvT15_56 sendT8_2) (MATCH recvT15_56 sendT9_2) (MATCH recvT15_56 sendT10_2) (MATCH recvT15_56 sendT11_2) (MATCH recvT15_56 sendT12_2) (MATCH recvT15_56 sendT13_2) (MATCH recvT15_56 sendT14_2) )
(or (MATCH recvT5_4 sendT15_29) )
(or (MATCH recvT15_21 sendT0_2) (MATCH recvT15_21 sendT0_7) (MATCH recvT15_21 sendT1_2) (MATCH recvT15_21 sendT2_2) (MATCH recvT15_21 sendT3_2) (MATCH recvT15_21 sendT4_2) (MATCH recvT15_21 sendT5_2) (MATCH recvT15_21 sendT6_2) (MATCH recvT15_21 sendT7_2) (MATCH recvT15_21 sendT8_2) (MATCH recvT15_21 sendT9_2) (MATCH recvT15_21 sendT10_2) (MATCH recvT15_21 sendT11_2) (MATCH recvT15_21 sendT12_2) (MATCH recvT15_21 sendT13_2) (MATCH recvT15_21 sendT14_2) )
(or (MATCH recvT12_4 sendT15_39) )
(or (MATCH recvT15_51 sendT0_2) (MATCH recvT15_51 sendT0_7) (MATCH recvT15_51 sendT1_2) (MATCH recvT15_51 sendT2_2) (MATCH recvT15_51 sendT3_2) (MATCH recvT15_51 sendT4_2) (MATCH recvT15_51 sendT5_2) (MATCH recvT15_51 sendT6_2) (MATCH recvT15_51 sendT7_2) (MATCH recvT15_51 sendT8_2) (MATCH recvT15_51 sendT9_2) (MATCH recvT15_51 sendT10_2) (MATCH recvT15_51 sendT11_2) (MATCH recvT15_51 sendT12_2) (MATCH recvT15_51 sendT13_2) (MATCH recvT15_51 sendT14_2) )
(or (MATCH recvT7_4 sendT15_64) )
(or (MATCH recvT14_4 sendT15_44) )
(or (MATCH recvT9_4 sendT15_69) )
(or (MATCH recvT0_4 sendT15_4) )
(or (MATCH recvT15_36 sendT0_2) (MATCH recvT15_36 sendT0_7) (MATCH recvT15_36 sendT1_2) (MATCH recvT15_36 sendT2_2) (MATCH recvT15_36 sendT3_2) (MATCH recvT15_36 sendT4_2) (MATCH recvT15_36 sendT5_2) (MATCH recvT15_36 sendT6_2) (MATCH recvT15_36 sendT7_2) (MATCH recvT15_36 sendT8_2) (MATCH recvT15_36 sendT9_2) (MATCH recvT15_36 sendT10_2) (MATCH recvT15_36 sendT11_2) (MATCH recvT15_36 sendT12_2) (MATCH recvT15_36 sendT13_2) (MATCH recvT15_36 sendT14_2) )
(or (MATCH recvT15_66 sendT0_2) (MATCH recvT15_66 sendT0_7) (MATCH recvT15_66 sendT1_2) (MATCH recvT15_66 sendT2_2) (MATCH recvT15_66 sendT3_2) (MATCH recvT15_66 sendT4_2) (MATCH recvT15_66 sendT5_2) (MATCH recvT15_66 sendT6_2) (MATCH recvT15_66 sendT7_2) (MATCH recvT15_66 sendT8_2) (MATCH recvT15_66 sendT9_2) (MATCH recvT15_66 sendT10_2) (MATCH recvT15_66 sendT11_2) (MATCH recvT15_66 sendT12_2) (MATCH recvT15_66 sendT13_2) (MATCH recvT15_66 sendT14_2) )
(or (MATCH recvT2_4 sendT15_14) )
(or (MATCH recvT15_31 sendT0_2) (MATCH recvT15_31 sendT0_7) (MATCH recvT15_31 sendT1_2) (MATCH recvT15_31 sendT2_2) (MATCH recvT15_31 sendT3_2) (MATCH recvT15_31 sendT4_2) (MATCH recvT15_31 sendT5_2) (MATCH recvT15_31 sendT6_2) (MATCH recvT15_31 sendT7_2) (MATCH recvT15_31 sendT8_2) (MATCH recvT15_31 sendT9_2) (MATCH recvT15_31 sendT10_2) (MATCH recvT15_31 sendT11_2) (MATCH recvT15_31 sendT12_2) (MATCH recvT15_31 sendT13_2) (MATCH recvT15_31 sendT14_2) )
(or (MATCH recvT15_61 sendT0_2) (MATCH recvT15_61 sendT0_7) (MATCH recvT15_61 sendT1_2) (MATCH recvT15_61 sendT2_2) (MATCH recvT15_61 sendT3_2) (MATCH recvT15_61 sendT4_2) (MATCH recvT15_61 sendT5_2) (MATCH recvT15_61 sendT6_2) (MATCH recvT15_61 sendT7_2) (MATCH recvT15_61 sendT8_2) (MATCH recvT15_61 sendT9_2) (MATCH recvT15_61 sendT10_2) (MATCH recvT15_61 sendT11_2) (MATCH recvT15_61 sendT12_2) (MATCH recvT15_61 sendT13_2) (MATCH recvT15_61 sendT14_2) )
(or (MATCH recvT4_4 sendT15_24) )
(or (MATCH recvT11_4 sendT15_34) )
(or (MATCH recvT6_4 sendT15_59) )
(or (MATCH recvT15_16 sendT0_2) (MATCH recvT15_16 sendT0_7) (MATCH recvT15_16 sendT1_2) (MATCH recvT15_16 sendT2_2) (MATCH recvT15_16 sendT3_2) (MATCH recvT15_16 sendT4_2) (MATCH recvT15_16 sendT5_2) (MATCH recvT15_16 sendT6_2) (MATCH recvT15_16 sendT7_2) (MATCH recvT15_16 sendT8_2) (MATCH recvT15_16 sendT9_2) (MATCH recvT15_16 sendT10_2) (MATCH recvT15_16 sendT11_2) (MATCH recvT15_16 sendT12_2) (MATCH recvT15_16 sendT13_2) (MATCH recvT15_16 sendT14_2) )
(or (MATCH recvT13_4 sendT15_49) )
(or (MATCH recvT15_46 sendT0_2) (MATCH recvT15_46 sendT0_7) (MATCH recvT15_46 sendT1_2) (MATCH recvT15_46 sendT2_2) (MATCH recvT15_46 sendT3_2) (MATCH recvT15_46 sendT4_2) (MATCH recvT15_46 sendT5_2) (MATCH recvT15_46 sendT6_2) (MATCH recvT15_46 sendT7_2) (MATCH recvT15_46 sendT8_2) (MATCH recvT15_46 sendT9_2) (MATCH recvT15_46 sendT10_2) (MATCH recvT15_46 sendT11_2) (MATCH recvT15_46 sendT12_2) (MATCH recvT15_46 sendT13_2) (MATCH recvT15_46 sendT14_2) )
(or (MATCH recvT15_76 sendT0_7) (MATCH recvT15_76 sendT1_2) (MATCH recvT15_76 sendT2_2) (MATCH recvT15_76 sendT3_2) (MATCH recvT15_76 sendT4_2) (MATCH recvT15_76 sendT5_2) (MATCH recvT15_76 sendT6_2) (MATCH recvT15_76 sendT7_2) (MATCH recvT15_76 sendT8_2) (MATCH recvT15_76 sendT9_2) (MATCH recvT15_76 sendT10_2) (MATCH recvT15_76 sendT11_2) (MATCH recvT15_76 sendT12_2) (MATCH recvT15_76 sendT13_2) (MATCH recvT15_76 sendT14_2) )
))

(assert (= req_0_0 1))
(assert (= req_0_1 1))
(assert (= req_1_0 1))
(assert (= req_1_1 1))
(assert (= req_2_0 1))
(assert (= req_2_1 1))
(assert (= req_3_0 1))
(assert (= req_3_1 1))
(assert (= req_4_0 1))
(assert (= req_4_1 1))
(assert (= req_5_0 1))
(assert (= req_5_1 1))
(assert (= req_6_0 1))
(assert (= req_6_1 1))
(assert (= req_7_0 1))
(assert (= req_7_1 1))
(assert (= req_8_0 1))
(assert (= req_8_1 1))
(assert (= req_9_0 1))
(assert (= req_9_1 1))
(assert (= req_10_0 1))
(assert (= req_10_1 1))
(assert (= req_11_0 1))
(assert (= req_11_1 1))
(assert (= req_12_0 1))
(assert (= req_12_1 1))
(assert (= req_13_0 1))
(assert (= req_13_1 1))
(assert (= req_14_0 1))
(assert (= req_14_1 1))



(check-sat)
