
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.8
 Yosys 0.16+6 (git sha1 7f5477eb1, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k spla.v

yosys> verific -vlog2k spla.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spla.v'

yosys> synth_rs -top spla -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.2.37

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top spla

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] spla.v:3: compiling module 'spla'
VERIFIC-WARNING [VERI-1209] spla.v:1344: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1345: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1346: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1347: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1348: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1349: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1350: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1351: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1352: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1353: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1354: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1355: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1356: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1357: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1358: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1359: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1360: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1361: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1362: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1363: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1364: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1365: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1366: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1367: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1368: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1369: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1371: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1372: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1373: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1374: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1375: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1376: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1377: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1378: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1379: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1380: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1381: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1382: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1383: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1384: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1385: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1386: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1387: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1388: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1389: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1390: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1391: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1392: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1393: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1394: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1395: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1396: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1397: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1398: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1399: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1400: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1401: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1402: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1403: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1404: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1405: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1406: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1407: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1408: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1409: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1410: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1411: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1412: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1413: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1415: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1416: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1417: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1418: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1419: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1420: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1421: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1422: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1423: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1424: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1425: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1426: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1427: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1428: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1429: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1430: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1431: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1432: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1433: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1434: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1435: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1436: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1437: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1438: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1439: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1440: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1441: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1442: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1443: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1444: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1445: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1446: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1447: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1448: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1449: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1450: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1451: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1452: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1453: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1454: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1455: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1456: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1457: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1458: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1459: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1460: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1461: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1462: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1463: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1464: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1465: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1466: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1467: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1468: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1469: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1470: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1471: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1472: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1473: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1474: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1475: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1476: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1477: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1478: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1479: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1480: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1481: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1482: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1483: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1484: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1485: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1486: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1487: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1488: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1489: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1490: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1491: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1492: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1493: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1494: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1495: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1496: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1497: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1498: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1500: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1501: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1502: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1503: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1505: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1506: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1507: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1508: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1509: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1510: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1511: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1512: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1513: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1514: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1515: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1516: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1517: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1518: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1520: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1521: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1522: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1523: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1524: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1525: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1527: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1528: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1529: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1530: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1532: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1533: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1534: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1535: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1536: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1537: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1538: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1539: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1540: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1541: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1542: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1543: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1545: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1546: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1547: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1548: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1549: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1550: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1551: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1552: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1554: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1555: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1556: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1557: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1558: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1559: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1560: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1561: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1562: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1563: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1564: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1565: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1566: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1567: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1568: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1569: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1570: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1571: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1572: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1573: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1575: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1576: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1577: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1578: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1579: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1580: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1581: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1582: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1583: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1584: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1585: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1587: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1588: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1589: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1590: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1591: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1592: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1593: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1595: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1597: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1598: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1600: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1601: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1602: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1603: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1606: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1609: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1613: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1620: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1623: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1625: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1626: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1628: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1630: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1632: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1636: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1642: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1644: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1645: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1646: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1648: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1649: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1650: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1654: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1656: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1658: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1661: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1663: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1664: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1665: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1666: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1667: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1668: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1669: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1670: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1671: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1672: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1675: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1676: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1677: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1678: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1679: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1680: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1681: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1682: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1683: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1685: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1686: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1688: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1689: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1690: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1692: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1693: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1694: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1696: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1697: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1700: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1701: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1702: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1703: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1704: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1705: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1706: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1707: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1708: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1709: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1711: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1712: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1713: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1714: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1715: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1716: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1718: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1719: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1720: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1721: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1722: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1723: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1724: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1725: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1726: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1727: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1728: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1729: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1730: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1731: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1732: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1733: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1734: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1735: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1736: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1737: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1738: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1739: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1740: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1741: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1742: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1743: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1744: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1745: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1746: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1747: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1748: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1749: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1750: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1751: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1752: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1753: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1754: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1755: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1756: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1757: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1758: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1759: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1760: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1761: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1762: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1764: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1765: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1766: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1767: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1769: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1770: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1771: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1772: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1773: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1774: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1775: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1776: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1777: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1779: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1780: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1781: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1782: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1783: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1784: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1785: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1786: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1788: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1789: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1790: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1792: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1793: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1795: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1797: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1798: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1799: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1800: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1801: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1802: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1803: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1804: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1805: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1806: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1807: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1808: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1809: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1810: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1811: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1812: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1813: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1814: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1815: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1816: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1818: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1819: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1820: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1821: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1822: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1823: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1824: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1825: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1826: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1827: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1828: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1829: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1830: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1831: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1832: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1833: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1834: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1835: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1836: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1837: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1838: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1839: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1840: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1842: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1843: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1844: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1845: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1846: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1847: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1848: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1849: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1850: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1851: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1852: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1853: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1854: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1855: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1856: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1857: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1858: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1859: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1860: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1861: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1862: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1863: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1864: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1865: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1866: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1867: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1869: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1870: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1871: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1872: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1873: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1874: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1875: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1876: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1877: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1878: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1879: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1880: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1881: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1882: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1883: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1884: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1885: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1886: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1887: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1888: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1889: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1890: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1891: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1892: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1893: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1894: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1895: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1896: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1897: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1898: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1899: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1900: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1901: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1902: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1903: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1904: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1905: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1906: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1907: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1908: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1909: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1910: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1911: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1912: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1913: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1914: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1915: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1916: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1917: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1918: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1919: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1920: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1921: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1922: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1923: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1924: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1925: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1926: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1927: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1928: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1929: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1930: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1931: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1932: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1933: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1934: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1935: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1936: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1937: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1938: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1939: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1940: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1941: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1942: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1943: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1944: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1945: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1946: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1947: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1948: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1949: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1950: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1951: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1952: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1953: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1954: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1955: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1956: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1957: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1958: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1959: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1960: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1961: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1962: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1963: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1965: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1966: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1967: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1968: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1969: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1970: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1971: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1972: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1973: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1974: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1975: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1976: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1977: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1978: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1979: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1980: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1981: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1982: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1983: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1985: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1986: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1987: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1988: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1989: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1991: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1992: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1993: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1994: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1995: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1996: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1997: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1998: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:1999: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2000: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2001: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2002: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2003: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2004: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2005: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2006: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2007: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2008: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2009: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2010: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2011: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2012: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2013: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2014: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2015: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2016: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2017: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2018: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2019: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2020: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2021: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2022: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2023: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2024: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2025: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2026: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2027: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2028: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2029: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2030: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2031: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2032: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2033: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2034: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2035: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2036: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2037: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2038: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2039: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2040: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2041: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2042: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2043: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2044: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2045: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2046: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2047: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2049: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2050: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2051: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2052: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2053: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2055: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2056: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2057: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2058: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2059: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2060: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2061: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2062: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2064: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2065: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2067: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2068: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2069: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2070: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2071: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2072: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2073: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2074: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2075: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2076: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2077: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2078: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2079: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2080: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2081: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2082: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2083: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2084: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2085: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2086: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2087: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2088: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2089: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2090: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2091: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2092: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2093: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2094: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2096: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2097: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2098: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2099: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2100: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2101: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2102: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2103: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2104: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2105: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2106: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2107: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2108: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2109: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2110: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2111: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2112: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2113: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2114: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2115: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2116: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2117: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2118: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2119: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2120: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2121: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2122: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2123: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2124: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2125: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2127: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2128: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2129: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2130: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2131: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2133: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2134: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2135: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2136: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2137: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2138: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2139: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2140: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2141: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2142: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2143: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2144: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2145: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2146: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2147: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2148: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2149: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2150: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2151: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2152: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2153: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2154: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2155: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2156: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2157: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2158: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2159: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2160: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2161: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2162: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2163: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2164: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2165: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2166: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2167: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2169: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2170: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2171: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2174: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2175: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2176: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2177: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2178: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2179: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2180: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2181: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2182: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2183: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2185: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2186: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2187: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2188: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2189: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2190: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2191: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2192: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2193: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2194: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2195: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2196: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2197: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2198: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2199: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2200: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2201: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2202: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2203: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2204: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2205: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2206: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2207: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2208: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2209: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2210: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2211: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2212: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2213: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2214: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2215: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2216: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2217: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2218: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2219: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2220: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2221: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2222: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2223: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2224: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2225: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2226: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2227: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2228: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2229: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2230: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2231: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2232: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2233: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2234: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2235: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2236: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2237: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2238: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2239: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2240: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2241: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2242: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2243: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2244: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2245: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2246: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2247: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2248: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2249: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2250: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2251: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2252: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2253: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2254: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2255: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2256: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2257: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2258: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2259: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2260: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2261: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2262: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2263: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2264: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2265: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2266: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2267: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2268: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2269: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2270: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2271: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2272: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2273: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2274: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2275: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2276: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2277: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2278: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2279: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2280: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2281: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2282: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2283: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2284: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2285: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2286: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2287: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2288: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2289: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2290: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2291: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2292: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2293: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2294: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2295: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2296: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2297: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2298: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2299: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2300: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2301: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2302: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2303: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2304: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2305: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2306: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2307: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2308: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2309: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2310: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2311: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2312: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2313: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2314: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2315: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2316: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2317: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2318: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2319: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2320: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2321: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2322: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2323: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2324: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2325: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2326: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2327: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2328: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2329: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2330: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2331: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2332: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2333: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2334: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2335: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2336: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2337: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2338: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2339: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2340: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2341: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2342: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2343: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2344: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2345: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2346: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2347: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2348: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2349: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2350: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2351: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2352: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2353: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2354: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2355: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2356: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2357: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2358: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2359: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2360: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2361: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2362: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2363: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2364: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2365: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2366: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2367: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2368: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2369: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2370: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2371: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2372: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2373: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2374: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2375: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2376: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2377: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2378: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2379: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2380: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2381: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2382: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2383: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2384: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2385: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2386: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2387: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2388: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2389: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2390: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2391: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2392: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2393: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2394: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2395: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2396: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2397: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2398: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2399: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2400: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2401: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2402: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2403: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2404: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2405: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2406: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2407: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2408: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2409: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2410: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2411: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2412: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2413: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2414: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2415: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2416: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2417: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2418: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2419: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2420: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2421: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2422: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2423: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2424: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2425: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2426: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2427: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2428: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2429: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2430: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2431: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2432: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2433: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2434: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2435: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2436: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2437: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2438: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2439: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2440: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2441: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2442: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2443: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2444: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2445: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2446: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2447: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2448: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2449: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2450: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2451: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2452: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2453: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2454: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2455: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2456: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2457: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2458: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2459: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2460: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2461: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2462: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2463: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2464: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2465: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2466: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2467: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2468: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2469: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2470: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2471: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2472: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2473: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2474: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2475: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2476: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2477: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2478: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2479: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2480: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2481: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2482: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2483: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2484: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2485: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2486: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2487: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2488: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2489: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2490: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2491: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2492: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2493: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2494: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2495: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2496: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2497: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2498: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2499: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2500: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2501: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2502: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2503: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2504: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2505: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2506: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2507: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2508: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2509: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2510: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2511: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2512: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2513: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2514: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2515: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2516: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2517: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2518: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2519: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2520: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2521: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2522: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2523: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2524: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2525: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2526: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2527: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2528: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2529: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2530: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2531: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2532: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2533: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2534: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2535: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2536: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2537: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2538: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2539: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2540: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2541: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2542: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2543: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2544: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2545: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2546: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2547: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2548: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2549: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2550: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2551: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2552: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2553: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2554: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2555: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2556: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2557: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2558: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2559: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2560: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2561: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2562: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2563: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2564: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2565: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2566: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2567: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2568: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2569: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2570: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2571: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2572: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2573: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2574: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2575: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2576: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2577: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2578: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2579: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2580: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2581: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2582: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2583: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2584: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2585: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2586: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2587: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2588: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2589: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2591: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2592: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2593: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2594: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2595: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2596: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2597: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2598: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2599: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2600: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2601: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2602: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2603: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2606: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2607: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2609: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2611: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2612: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2613: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2616: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2618: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2620: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2623: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2625: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2626: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2627: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2628: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2629: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2630: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2631: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2632: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2633: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2635: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2636: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2638: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2640: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2641: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2642: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2643: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2644: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2645: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2646: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2647: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2648: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2649: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2650: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2652: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2655: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2656: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2657: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2658: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2660: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2661: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2662: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2663: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2664: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2665: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2666: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] spla.v:2667: expression size 64 truncated to fit in target size 1
Importing module spla.

3.3.1. Analyzing design hierarchy..
Top module:  \spla

3.3.2. Analyzing design hierarchy..
Top module:  \spla
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 1325 unused wires.
<suppressed ~1325 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module spla...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.11.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.13.9. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_3$spla.v:1344$1328 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_5$spla.v:1345$1331 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_7$spla.v:1346$1334 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_7$spla.v:1346$1334 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_9$spla.v:1347$1337 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_9$spla.v:1347$1337 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_11$spla.v:1348$1340 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_11$spla.v:1348$1340 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_13$spla.v:1349$1343 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_15$spla.v:1350$1346 ($shr).
Removed top 4 bits (of 16) from port A of cell spla.$verific$shift_right_17$spla.v:1351$1349 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_17$spla.v:1351$1349 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_19$spla.v:1352$1352 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_21$spla.v:1353$1355 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_21$spla.v:1353$1355 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_23$spla.v:1354$1358 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_25$spla.v:1355$1361 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_27$spla.v:1356$1364 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_27$spla.v:1356$1364 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_29$spla.v:1357$1367 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_29$spla.v:1357$1367 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_31$spla.v:1358$1370 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_31$spla.v:1358$1370 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_33$spla.v:1359$1373 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_33$spla.v:1359$1373 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_35$spla.v:1360$1376 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_37$spla.v:1361$1379 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_37$spla.v:1361$1379 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_39$spla.v:1362$1382 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_39$spla.v:1362$1382 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_41$spla.v:1363$1385 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_41$spla.v:1363$1385 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_43$spla.v:1364$1388 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_45$spla.v:1365$1391 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_45$spla.v:1365$1391 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_47$spla.v:1366$1394 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_47$spla.v:1366$1394 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_49$spla.v:1367$1397 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_51$spla.v:1368$1400 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_51$spla.v:1368$1400 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_53$spla.v:1369$1403 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_53$spla.v:1369$1403 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_55$spla.v:1370$1406 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_57$spla.v:1371$1409 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_57$spla.v:1371$1409 ($shr).
Removed top 3 bits (of 16) from port A of cell spla.$verific$shift_right_59$spla.v:1372$1412 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_59$spla.v:1372$1412 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_61$spla.v:1373$1415 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_61$spla.v:1373$1415 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_63$spla.v:1374$1418 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_63$spla.v:1374$1418 ($shr).
Removed top 24 bits (of 32) from port A of cell spla.$verific$shift_right_65$spla.v:1375$1421 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_65$spla.v:1375$1421 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_67$spla.v:1376$1424 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_67$spla.v:1376$1424 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_69$spla.v:1377$1427 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_71$spla.v:1378$1430 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_71$spla.v:1378$1430 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_73$spla.v:1379$1433 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_75$spla.v:1380$1436 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_77$spla.v:1381$1439 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_77$spla.v:1381$1439 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_79$spla.v:1382$1442 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_79$spla.v:1382$1442 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_81$spla.v:1383$1445 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_81$spla.v:1383$1445 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_83$spla.v:1384$1448 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_83$spla.v:1384$1448 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_85$spla.v:1385$1451 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_87$spla.v:1386$1454 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_89$spla.v:1387$1457 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_91$spla.v:1388$1460 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_93$spla.v:1389$1463 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_95$spla.v:1390$1466 ($shr).
Removed top 14 bits (of 32) from port A of cell spla.$verific$shift_right_97$spla.v:1391$1469 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_97$spla.v:1391$1469 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_99$spla.v:1392$1472 ($shr).
Removed top 24 bits (of 32) from port A of cell spla.$verific$shift_right_101$spla.v:1393$1475 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_101$spla.v:1393$1475 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_103$spla.v:1394$1478 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_105$spla.v:1395$1481 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_107$spla.v:1396$1484 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_109$spla.v:1397$1487 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_109$spla.v:1397$1487 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_111$spla.v:1398$1490 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_111$spla.v:1398$1490 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_113$spla.v:1399$1493 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_113$spla.v:1399$1493 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_115$spla.v:1400$1496 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_115$spla.v:1400$1496 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_117$spla.v:1401$1499 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_119$spla.v:1402$1502 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_121$spla.v:1403$1505 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_123$spla.v:1404$1508 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_125$spla.v:1405$1511 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_125$spla.v:1405$1511 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_127$spla.v:1406$1514 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_127$spla.v:1406$1514 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_129$spla.v:1407$1517 ($shr).
Removed top 31 bits (of 64) from port A of cell spla.$verific$shift_right_131$spla.v:1408$1520 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_131$spla.v:1408$1520 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_133$spla.v:1409$1523 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_133$spla.v:1409$1523 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_135$spla.v:1410$1526 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_135$spla.v:1410$1526 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_137$spla.v:1411$1529 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_137$spla.v:1411$1529 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_139$spla.v:1412$1532 ($shr).
Removed top 10 bits (of 64) from port A of cell spla.$verific$shift_right_141$spla.v:1413$1535 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_141$spla.v:1413$1535 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_143$spla.v:1414$1538 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_143$spla.v:1414$1538 ($shr).
Removed top 10 bits (of 64) from port A of cell spla.$verific$shift_right_145$spla.v:1415$1541 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_145$spla.v:1415$1541 ($shr).
Removed top 56 bits (of 64) from port A of cell spla.$verific$shift_right_147$spla.v:1416$1544 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_147$spla.v:1416$1544 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_149$spla.v:1417$1547 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_149$spla.v:1417$1547 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_151$spla.v:1418$1550 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_151$spla.v:1418$1550 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_153$spla.v:1419$1553 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_153$spla.v:1419$1553 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_155$spla.v:1420$1556 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_155$spla.v:1420$1556 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_157$spla.v:1421$1559 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_157$spla.v:1421$1559 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_159$spla.v:1422$1562 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_159$spla.v:1422$1562 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_161$spla.v:1423$1565 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_163$spla.v:1424$1568 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_163$spla.v:1424$1568 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_165$spla.v:1425$1571 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_167$spla.v:1426$1574 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_169$spla.v:1427$1577 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_169$spla.v:1427$1577 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_171$spla.v:1428$1580 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_171$spla.v:1428$1580 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_173$spla.v:1429$1583 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_175$spla.v:1430$1586 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_175$spla.v:1430$1586 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_177$spla.v:1431$1589 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_177$spla.v:1431$1589 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_179$spla.v:1432$1592 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_179$spla.v:1432$1592 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_181$spla.v:1433$1595 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_181$spla.v:1433$1595 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_183$spla.v:1434$1598 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_183$spla.v:1434$1598 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_185$spla.v:1435$1601 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_185$spla.v:1435$1601 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_187$spla.v:1436$1604 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_187$spla.v:1436$1604 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_189$spla.v:1437$1607 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_191$spla.v:1438$1610 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_191$spla.v:1438$1610 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_193$spla.v:1439$1613 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_193$spla.v:1439$1613 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_195$spla.v:1440$1616 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_197$spla.v:1441$1619 ($shr).
Removed top 11 bits (of 32) from port A of cell spla.$verific$shift_right_199$spla.v:1442$1622 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_199$spla.v:1442$1622 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_201$spla.v:1443$1625 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_201$spla.v:1443$1625 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_203$spla.v:1444$1628 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_203$spla.v:1444$1628 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_205$spla.v:1445$1631 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_207$spla.v:1446$1634 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_207$spla.v:1446$1634 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_209$spla.v:1447$1637 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_209$spla.v:1447$1637 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_211$spla.v:1448$1640 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_211$spla.v:1448$1640 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_213$spla.v:1449$1643 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_213$spla.v:1449$1643 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_215$spla.v:1450$1646 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_217$spla.v:1451$1649 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_217$spla.v:1451$1649 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_219$spla.v:1452$1652 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_219$spla.v:1452$1652 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_221$spla.v:1453$1655 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_221$spla.v:1453$1655 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_223$spla.v:1454$1658 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_223$spla.v:1454$1658 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_225$spla.v:1455$1661 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_225$spla.v:1455$1661 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_227$spla.v:1456$1664 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_229$spla.v:1457$1667 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_231$spla.v:1458$1670 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_233$spla.v:1459$1673 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_233$spla.v:1459$1673 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_235$spla.v:1460$1676 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_235$spla.v:1460$1676 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_237$spla.v:1461$1679 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_237$spla.v:1461$1679 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_239$spla.v:1462$1682 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_241$spla.v:1463$1685 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_241$spla.v:1463$1685 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_243$spla.v:1464$1688 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_243$spla.v:1464$1688 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_245$spla.v:1465$1691 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_245$spla.v:1465$1691 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_247$spla.v:1466$1694 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_247$spla.v:1466$1694 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_249$spla.v:1467$1697 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_249$spla.v:1467$1697 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_251$spla.v:1468$1700 ($shr).
Removed top 10 bits (of 32) from port A of cell spla.$verific$shift_right_253$spla.v:1469$1703 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_253$spla.v:1469$1703 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_255$spla.v:1470$1706 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_255$spla.v:1470$1706 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_257$spla.v:1471$1709 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_257$spla.v:1471$1709 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_259$spla.v:1472$1712 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_259$spla.v:1472$1712 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_261$spla.v:1473$1715 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_261$spla.v:1473$1715 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_263$spla.v:1474$1718 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_263$spla.v:1474$1718 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_265$spla.v:1475$1721 ($shr).
Removed top 11 bits (of 32) from port A of cell spla.$verific$shift_right_267$spla.v:1476$1724 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_267$spla.v:1476$1724 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_269$spla.v:1477$1727 ($shr).
Removed top 24 bits (of 64) from port A of cell spla.$verific$shift_right_271$spla.v:1478$1730 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_271$spla.v:1478$1730 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_273$spla.v:1479$1733 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_273$spla.v:1479$1733 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_275$spla.v:1480$1736 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_277$spla.v:1481$1739 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_277$spla.v:1481$1739 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_279$spla.v:1482$1742 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_279$spla.v:1482$1742 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_281$spla.v:1483$1745 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_281$spla.v:1483$1745 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_283$spla.v:1484$1748 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_285$spla.v:1485$1751 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_285$spla.v:1485$1751 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_287$spla.v:1486$1754 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_289$spla.v:1487$1757 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_289$spla.v:1487$1757 ($shr).
Removed top 31 bits (of 64) from port A of cell spla.$verific$shift_right_291$spla.v:1488$1760 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_291$spla.v:1488$1760 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_293$spla.v:1489$1763 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_295$spla.v:1490$1766 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_295$spla.v:1490$1766 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_297$spla.v:1491$1769 ($shr).
Removed top 15 bits (of 32) from port A of cell spla.$verific$shift_right_299$spla.v:1492$1772 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_299$spla.v:1492$1772 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_301$spla.v:1493$1775 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_301$spla.v:1493$1775 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_303$spla.v:1494$1778 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_303$spla.v:1494$1778 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_305$spla.v:1495$1781 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_307$spla.v:1496$1784 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_307$spla.v:1496$1784 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_309$spla.v:1497$1787 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_309$spla.v:1497$1787 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_311$spla.v:1498$1790 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_313$spla.v:1499$1793 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_315$spla.v:1500$1796 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_315$spla.v:1500$1796 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_317$spla.v:1501$1799 ($shr).
Removed top 60 bits (of 64) from port A of cell spla.$verific$shift_right_319$spla.v:1502$1802 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_319$spla.v:1502$1802 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_321$spla.v:1503$1805 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_321$spla.v:1503$1805 ($shr).
Removed top 24 bits (of 64) from port A of cell spla.$verific$shift_right_323$spla.v:1504$1808 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_323$spla.v:1504$1808 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_325$spla.v:1505$1811 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_327$spla.v:1506$1814 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_327$spla.v:1506$1814 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_329$spla.v:1507$1817 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_329$spla.v:1507$1817 ($shr).
Removed top 24 bits (of 64) from port A of cell spla.$verific$shift_right_331$spla.v:1508$1820 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_331$spla.v:1508$1820 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_333$spla.v:1509$1823 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_333$spla.v:1509$1823 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_335$spla.v:1510$1826 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_335$spla.v:1510$1826 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_337$spla.v:1511$1829 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_337$spla.v:1511$1829 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_339$spla.v:1512$1832 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_341$spla.v:1513$1835 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_341$spla.v:1513$1835 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_343$spla.v:1514$1838 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_343$spla.v:1514$1838 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_345$spla.v:1515$1841 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_347$spla.v:1516$1844 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_349$spla.v:1517$1847 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_349$spla.v:1517$1847 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_351$spla.v:1518$1850 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_351$spla.v:1518$1850 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_353$spla.v:1519$1853 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_355$spla.v:1520$1856 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_355$spla.v:1520$1856 ($shr).
Removed top 24 bits (of 64) from port A of cell spla.$verific$shift_right_357$spla.v:1521$1859 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_357$spla.v:1521$1859 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_359$spla.v:1522$1862 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_359$spla.v:1522$1862 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_361$spla.v:1523$1865 ($shr).
Removed top 56 bits (of 64) from port A of cell spla.$verific$shift_right_363$spla.v:1524$1868 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_363$spla.v:1524$1868 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_365$spla.v:1525$1871 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_367$spla.v:1526$1874 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_367$spla.v:1526$1874 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_369$spla.v:1527$1877 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_369$spla.v:1527$1877 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_371$spla.v:1528$1880 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_371$spla.v:1528$1880 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_373$spla.v:1529$1883 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_375$spla.v:1530$1886 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_375$spla.v:1530$1886 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_377$spla.v:1531$1889 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_377$spla.v:1531$1889 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_379$spla.v:1532$1892 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_379$spla.v:1532$1892 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_381$spla.v:1533$1895 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_381$spla.v:1533$1895 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_383$spla.v:1534$1898 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_385$spla.v:1535$1901 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_385$spla.v:1535$1901 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_387$spla.v:1536$1904 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_387$spla.v:1536$1904 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_389$spla.v:1537$1907 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_389$spla.v:1537$1907 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_391$spla.v:1538$1910 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_391$spla.v:1538$1910 ($shr).
Removed top 4 bits (of 16) from port A of cell spla.$verific$shift_right_393$spla.v:1539$1913 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_393$spla.v:1539$1913 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_395$spla.v:1540$1916 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_395$spla.v:1540$1916 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_397$spla.v:1541$1919 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_397$spla.v:1541$1919 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_399$spla.v:1542$1922 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_399$spla.v:1542$1922 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_401$spla.v:1543$1925 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_401$spla.v:1543$1925 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_403$spla.v:1544$1928 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_403$spla.v:1544$1928 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_405$spla.v:1545$1931 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_405$spla.v:1545$1931 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_407$spla.v:1546$1934 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_407$spla.v:1546$1934 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_409$spla.v:1547$1937 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_409$spla.v:1547$1937 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_411$spla.v:1548$1940 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_411$spla.v:1548$1940 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_413$spla.v:1549$1943 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_413$spla.v:1549$1943 ($shr).
Removed top 8 bits (of 32) from port A of cell spla.$verific$shift_right_415$spla.v:1550$1946 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_415$spla.v:1550$1946 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_417$spla.v:1551$1949 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_417$spla.v:1551$1949 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_419$spla.v:1552$1952 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_419$spla.v:1552$1952 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_421$spla.v:1553$1955 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_421$spla.v:1553$1955 ($shr).
Removed top 24 bits (of 64) from port A of cell spla.$verific$shift_right_423$spla.v:1554$1958 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_423$spla.v:1554$1958 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_425$spla.v:1555$1961 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_425$spla.v:1555$1961 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_427$spla.v:1556$1964 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_429$spla.v:1557$1967 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_429$spla.v:1557$1967 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_431$spla.v:1558$1970 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_433$spla.v:1559$1973 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_433$spla.v:1559$1973 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_435$spla.v:1560$1976 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_435$spla.v:1560$1976 ($shr).
Removed top 24 bits (of 32) from port A of cell spla.$verific$shift_right_437$spla.v:1561$1979 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_437$spla.v:1561$1979 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_439$spla.v:1562$1982 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_441$spla.v:1563$1985 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_441$spla.v:1563$1985 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_443$spla.v:1564$1988 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_443$spla.v:1564$1988 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_445$spla.v:1565$1991 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_445$spla.v:1565$1991 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_447$spla.v:1566$1994 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_447$spla.v:1566$1994 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_449$spla.v:1567$1997 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_449$spla.v:1567$1997 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_451$spla.v:1568$2000 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_451$spla.v:1568$2000 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_453$spla.v:1569$2003 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_453$spla.v:1569$2003 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_455$spla.v:1570$2006 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_455$spla.v:1570$2006 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_457$spla.v:1571$2009 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_457$spla.v:1571$2009 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_459$spla.v:1572$2012 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_459$spla.v:1572$2012 ($shr).
Removed top 4 bits (of 16) from port A of cell spla.$verific$shift_right_461$spla.v:1573$2015 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_461$spla.v:1573$2015 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_463$spla.v:1574$2018 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_463$spla.v:1574$2018 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_465$spla.v:1575$2021 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_465$spla.v:1575$2021 ($shr).
Removed top 60 bits (of 64) from port A of cell spla.$verific$shift_right_467$spla.v:1576$2024 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_467$spla.v:1576$2024 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_469$spla.v:1577$2027 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_471$spla.v:1578$2030 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_473$spla.v:1579$2033 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_475$spla.v:1580$2036 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_475$spla.v:1580$2036 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_477$spla.v:1581$2039 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_479$spla.v:1582$2042 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_479$spla.v:1582$2042 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_481$spla.v:1583$2045 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_481$spla.v:1583$2045 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_483$spla.v:1584$2048 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_483$spla.v:1584$2048 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_485$spla.v:1585$2051 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_485$spla.v:1585$2051 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_487$spla.v:1586$2054 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_489$spla.v:1587$2057 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_489$spla.v:1587$2057 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_491$spla.v:1588$2060 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_491$spla.v:1588$2060 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_493$spla.v:1589$2063 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_493$spla.v:1589$2063 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_495$spla.v:1590$2066 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_497$spla.v:1591$2069 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_497$spla.v:1591$2069 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_499$spla.v:1592$2072 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_501$spla.v:1593$2075 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_501$spla.v:1593$2075 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_503$spla.v:1594$2078 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_503$spla.v:1594$2078 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_505$spla.v:1595$2081 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_505$spla.v:1595$2081 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_507$spla.v:1596$2084 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_509$spla.v:1597$2087 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_509$spla.v:1597$2087 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_511$spla.v:1598$2090 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_511$spla.v:1598$2090 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_513$spla.v:1599$2093 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_513$spla.v:1599$2093 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_515$spla.v:1600$2096 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_515$spla.v:1600$2096 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_517$spla.v:1601$2099 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_517$spla.v:1601$2099 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_519$spla.v:1602$2102 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_519$spla.v:1602$2102 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_521$spla.v:1603$2105 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_523$spla.v:1604$2108 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_523$spla.v:1604$2108 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_525$spla.v:1605$2111 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_527$spla.v:1606$2114 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_527$spla.v:1606$2114 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_529$spla.v:1607$2117 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_531$spla.v:1608$2120 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_531$spla.v:1608$2120 ($shr).
Removed top 56 bits (of 64) from port A of cell spla.$verific$shift_right_533$spla.v:1609$2123 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_533$spla.v:1609$2123 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_535$spla.v:1610$2126 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_537$spla.v:1611$2129 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_539$spla.v:1612$2132 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_539$spla.v:1612$2132 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_541$spla.v:1613$2135 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_541$spla.v:1613$2135 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_543$spla.v:1614$2138 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_545$spla.v:1615$2141 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_545$spla.v:1615$2141 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_547$spla.v:1616$2144 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_547$spla.v:1616$2144 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_549$spla.v:1617$2147 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_549$spla.v:1617$2147 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_551$spla.v:1618$2150 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_551$spla.v:1618$2150 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_553$spla.v:1619$2153 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_555$spla.v:1620$2156 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_555$spla.v:1620$2156 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_557$spla.v:1621$2159 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_557$spla.v:1621$2159 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_559$spla.v:1622$2162 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_559$spla.v:1622$2162 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_561$spla.v:1623$2165 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_563$spla.v:1624$2168 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_563$spla.v:1624$2168 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_565$spla.v:1625$2171 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_567$spla.v:1626$2174 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_567$spla.v:1626$2174 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_569$spla.v:1627$2177 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_569$spla.v:1627$2177 ($shr).
Removed top 8 bits (of 32) from port A of cell spla.$verific$shift_right_571$spla.v:1628$2180 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_571$spla.v:1628$2180 ($shr).
Removed top 10 bits (of 64) from port A of cell spla.$verific$shift_right_573$spla.v:1629$2183 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_573$spla.v:1629$2183 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_575$spla.v:1630$2186 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_575$spla.v:1630$2186 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_577$spla.v:1631$2189 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_577$spla.v:1631$2189 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_579$spla.v:1632$2192 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_581$spla.v:1633$2195 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_583$spla.v:1634$2198 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_583$spla.v:1634$2198 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_585$spla.v:1635$2201 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_587$spla.v:1636$2204 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_587$spla.v:1636$2204 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_589$spla.v:1637$2207 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_589$spla.v:1637$2207 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_591$spla.v:1638$2210 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_591$spla.v:1638$2210 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_593$spla.v:1639$2213 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_593$spla.v:1639$2213 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_595$spla.v:1640$2216 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_597$spla.v:1641$2219 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_597$spla.v:1641$2219 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_599$spla.v:1642$2222 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_599$spla.v:1642$2222 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_601$spla.v:1643$2225 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_601$spla.v:1643$2225 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_603$spla.v:1644$2228 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_603$spla.v:1644$2228 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_605$spla.v:1645$2231 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_607$spla.v:1646$2234 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_607$spla.v:1646$2234 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_609$spla.v:1647$2237 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_609$spla.v:1647$2237 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_611$spla.v:1648$2240 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_613$spla.v:1649$2243 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_615$spla.v:1650$2246 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_615$spla.v:1650$2246 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_617$spla.v:1651$2249 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_617$spla.v:1651$2249 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_619$spla.v:1652$2252 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_621$spla.v:1653$2255 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_621$spla.v:1653$2255 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_623$spla.v:1654$2258 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_623$spla.v:1654$2258 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_625$spla.v:1655$2261 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_627$spla.v:1656$2264 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_627$spla.v:1656$2264 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_629$spla.v:1657$2267 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_631$spla.v:1658$2270 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_631$spla.v:1658$2270 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_633$spla.v:1659$2273 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_635$spla.v:1660$2276 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_635$spla.v:1660$2276 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_637$spla.v:1661$2279 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_639$spla.v:1662$2282 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_641$spla.v:1663$2285 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_643$spla.v:1664$2288 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_643$spla.v:1664$2288 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_645$spla.v:1665$2291 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_645$spla.v:1665$2291 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_647$spla.v:1666$2294 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_647$spla.v:1666$2294 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_649$spla.v:1667$2297 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_649$spla.v:1667$2297 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_651$spla.v:1668$2300 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_651$spla.v:1668$2300 ($shr).
Removed top 8 bits (of 32) from port A of cell spla.$verific$shift_right_653$spla.v:1669$2303 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_653$spla.v:1669$2303 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_655$spla.v:1670$2306 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_655$spla.v:1670$2306 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_657$spla.v:1671$2309 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_657$spla.v:1671$2309 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_659$spla.v:1672$2312 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_659$spla.v:1672$2312 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_661$spla.v:1673$2315 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_661$spla.v:1673$2315 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_663$spla.v:1674$2318 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_663$spla.v:1674$2318 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_665$spla.v:1675$2321 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_665$spla.v:1675$2321 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_667$spla.v:1676$2324 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_667$spla.v:1676$2324 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_669$spla.v:1677$2327 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_669$spla.v:1677$2327 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_671$spla.v:1678$2330 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_671$spla.v:1678$2330 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_673$spla.v:1679$2333 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_675$spla.v:1680$2336 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_677$spla.v:1681$2339 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_677$spla.v:1681$2339 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_679$spla.v:1682$2342 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_679$spla.v:1682$2342 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_681$spla.v:1683$2345 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_683$spla.v:1684$2348 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_683$spla.v:1684$2348 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_685$spla.v:1685$2351 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_685$spla.v:1685$2351 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_687$spla.v:1686$2354 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_689$spla.v:1687$2357 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_689$spla.v:1687$2357 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_691$spla.v:1688$2360 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_691$spla.v:1688$2360 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_693$spla.v:1689$2363 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_693$spla.v:1689$2363 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_695$spla.v:1690$2366 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_695$spla.v:1690$2366 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_697$spla.v:1691$2369 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_697$spla.v:1691$2369 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_699$spla.v:1692$2372 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_699$spla.v:1692$2372 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_701$spla.v:1693$2375 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_703$spla.v:1694$2378 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_703$spla.v:1694$2378 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_705$spla.v:1695$2381 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_705$spla.v:1695$2381 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_707$spla.v:1696$2384 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_707$spla.v:1696$2384 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_709$spla.v:1697$2387 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_709$spla.v:1697$2387 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_711$spla.v:1698$2390 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_711$spla.v:1698$2390 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_713$spla.v:1699$2393 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_715$spla.v:1700$2396 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_715$spla.v:1700$2396 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_717$spla.v:1701$2399 ($shr).
Removed top 60 bits (of 64) from port A of cell spla.$verific$shift_right_719$spla.v:1702$2402 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_719$spla.v:1702$2402 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_721$spla.v:1703$2405 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_721$spla.v:1703$2405 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_723$spla.v:1704$2408 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_723$spla.v:1704$2408 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_725$spla.v:1705$2411 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_727$spla.v:1706$2414 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_729$spla.v:1707$2417 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_731$spla.v:1708$2420 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_733$spla.v:1709$2423 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_735$spla.v:1710$2426 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_735$spla.v:1710$2426 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_737$spla.v:1711$2429 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_737$spla.v:1711$2429 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_739$spla.v:1712$2432 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_739$spla.v:1712$2432 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_741$spla.v:1713$2435 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_743$spla.v:1714$2438 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_743$spla.v:1714$2438 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_745$spla.v:1715$2441 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_747$spla.v:1716$2444 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_749$spla.v:1717$2447 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_751$spla.v:1718$2450 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_753$spla.v:1719$2453 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_753$spla.v:1719$2453 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_755$spla.v:1720$2456 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_755$spla.v:1720$2456 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_757$spla.v:1721$2459 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_759$spla.v:1722$2462 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_761$spla.v:1723$2465 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_763$spla.v:1724$2468 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_763$spla.v:1724$2468 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_765$spla.v:1725$2471 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_767$spla.v:1726$2474 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_769$spla.v:1727$2477 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_771$spla.v:1728$2480 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_771$spla.v:1728$2480 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_773$spla.v:1729$2483 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_773$spla.v:1729$2483 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_775$spla.v:1730$2486 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_777$spla.v:1731$2489 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_779$spla.v:1732$2492 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_781$spla.v:1733$2495 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_783$spla.v:1734$2498 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_783$spla.v:1734$2498 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_785$spla.v:1735$2501 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_785$spla.v:1735$2501 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_787$spla.v:1736$2504 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_787$spla.v:1736$2504 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_789$spla.v:1737$2507 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_789$spla.v:1737$2507 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_791$spla.v:1738$2510 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_793$spla.v:1739$2513 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_795$spla.v:1740$2516 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_795$spla.v:1740$2516 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_797$spla.v:1741$2519 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_799$spla.v:1742$2522 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_801$spla.v:1743$2525 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_801$spla.v:1743$2525 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_803$spla.v:1744$2528 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_805$spla.v:1745$2531 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_807$spla.v:1746$2534 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_807$spla.v:1746$2534 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_809$spla.v:1747$2537 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_809$spla.v:1747$2537 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_811$spla.v:1748$2540 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_811$spla.v:1748$2540 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_813$spla.v:1749$2543 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_815$spla.v:1750$2546 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_817$spla.v:1751$2549 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_819$spla.v:1752$2552 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_821$spla.v:1753$2555 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_821$spla.v:1753$2555 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_823$spla.v:1754$2558 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_825$spla.v:1755$2561 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_827$spla.v:1756$2564 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_829$spla.v:1757$2567 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_829$spla.v:1757$2567 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_831$spla.v:1758$2570 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_831$spla.v:1758$2570 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_833$spla.v:1759$2573 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_835$spla.v:1760$2576 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_837$spla.v:1761$2579 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_839$spla.v:1762$2582 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_841$spla.v:1763$2585 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_841$spla.v:1763$2585 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_843$spla.v:1764$2588 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_843$spla.v:1764$2588 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_845$spla.v:1765$2591 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_845$spla.v:1765$2591 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_847$spla.v:1766$2594 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_847$spla.v:1766$2594 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_849$spla.v:1767$2597 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_851$spla.v:1768$2600 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_851$spla.v:1768$2600 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_853$spla.v:1769$2603 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_853$spla.v:1769$2603 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_855$spla.v:1770$2606 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_857$spla.v:1771$2609 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_859$spla.v:1772$2612 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_859$spla.v:1772$2612 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_861$spla.v:1773$2615 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_861$spla.v:1773$2615 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_863$spla.v:1774$2618 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_863$spla.v:1774$2618 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_865$spla.v:1775$2621 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_865$spla.v:1775$2621 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_867$spla.v:1776$2624 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_867$spla.v:1776$2624 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_869$spla.v:1777$2627 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_871$spla.v:1778$2630 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_873$spla.v:1779$2633 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_875$spla.v:1780$2636 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_875$spla.v:1780$2636 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_877$spla.v:1781$2639 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_877$spla.v:1781$2639 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_879$spla.v:1782$2642 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_879$spla.v:1782$2642 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_881$spla.v:1783$2645 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_881$spla.v:1783$2645 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_883$spla.v:1784$2648 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_883$spla.v:1784$2648 ($shr).
Removed top 4 bits (of 16) from port A of cell spla.$verific$shift_right_885$spla.v:1785$2651 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_885$spla.v:1785$2651 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_887$spla.v:1786$2654 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_887$spla.v:1786$2654 ($shr).
Removed top 56 bits (of 64) from port A of cell spla.$verific$shift_right_889$spla.v:1787$2657 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_889$spla.v:1787$2657 ($shr).
Removed top 15 bits (of 16) from port A of cell spla.$verific$shift_right_891$spla.v:1788$2660 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_891$spla.v:1788$2660 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_893$spla.v:1789$2663 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_895$spla.v:1790$2666 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_897$spla.v:1791$2669 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_897$spla.v:1791$2669 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_899$spla.v:1792$2672 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_901$spla.v:1793$2675 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_903$spla.v:1794$2678 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_903$spla.v:1794$2678 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_905$spla.v:1795$2681 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_905$spla.v:1795$2681 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_907$spla.v:1796$2684 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_907$spla.v:1796$2684 ($shr).
Removed top 3 bits (of 16) from port A of cell spla.$verific$shift_right_909$spla.v:1797$2687 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_909$spla.v:1797$2687 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_911$spla.v:1798$2690 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_913$spla.v:1799$2693 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_913$spla.v:1799$2693 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_915$spla.v:1800$2696 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_917$spla.v:1801$2699 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_919$spla.v:1802$2702 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_919$spla.v:1802$2702 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_921$spla.v:1803$2705 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_921$spla.v:1803$2705 ($shr).
Removed top 30 bits (of 64) from port A of cell spla.$verific$shift_right_923$spla.v:1804$2708 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_923$spla.v:1804$2708 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_925$spla.v:1805$2711 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_925$spla.v:1805$2711 ($shr).
Removed top 9 bits (of 32) from port A of cell spla.$verific$shift_right_927$spla.v:1806$2714 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_927$spla.v:1806$2714 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_929$spla.v:1807$2717 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_931$spla.v:1808$2720 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_931$spla.v:1808$2720 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_933$spla.v:1809$2723 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_935$spla.v:1810$2726 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_937$spla.v:1811$2729 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_939$spla.v:1812$2732 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_941$spla.v:1813$2735 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_941$spla.v:1813$2735 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_943$spla.v:1814$2738 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_945$spla.v:1815$2741 ($shr).
Removed top 15 bits (of 16) from port A of cell spla.$verific$shift_right_947$spla.v:1816$2744 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_947$spla.v:1816$2744 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_949$spla.v:1817$2747 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_951$spla.v:1818$2750 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_953$spla.v:1819$2753 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_953$spla.v:1819$2753 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_955$spla.v:1820$2756 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_957$spla.v:1821$2759 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_959$spla.v:1822$2762 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_959$spla.v:1822$2762 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_961$spla.v:1823$2765 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_963$spla.v:1824$2768 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_965$spla.v:1825$2771 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_965$spla.v:1825$2771 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_967$spla.v:1826$2774 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_969$spla.v:1827$2777 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_969$spla.v:1827$2777 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_971$spla.v:1828$2780 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_971$spla.v:1828$2780 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_973$spla.v:1829$2783 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_975$spla.v:1830$2786 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_977$spla.v:1831$2789 ($shr).
Removed top 31 bits (of 64) from port A of cell spla.$verific$shift_right_979$spla.v:1832$2792 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_979$spla.v:1832$2792 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_981$spla.v:1833$2795 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_983$spla.v:1834$2798 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_985$spla.v:1835$2801 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_987$spla.v:1836$2804 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_987$spla.v:1836$2804 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_989$spla.v:1837$2807 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_991$spla.v:1838$2810 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_993$spla.v:1839$2813 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_995$spla.v:1840$2816 ($shr).
Removed top 28 bits (of 64) from port A of cell spla.$verific$shift_right_997$spla.v:1841$2819 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_997$spla.v:1841$2819 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_999$spla.v:1842$2822 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_999$spla.v:1842$2822 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1001$spla.v:1843$2825 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1003$spla.v:1844$2828 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1003$spla.v:1844$2828 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1005$spla.v:1845$2831 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1007$spla.v:1846$2834 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1009$spla.v:1847$2837 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1009$spla.v:1847$2837 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1011$spla.v:1848$2840 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1013$spla.v:1849$2843 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1015$spla.v:1850$2846 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1015$spla.v:1850$2846 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_1017$spla.v:1851$2849 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1017$spla.v:1851$2849 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1019$spla.v:1852$2852 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1019$spla.v:1852$2852 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1021$spla.v:1853$2855 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1023$spla.v:1854$2858 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_1025$spla.v:1855$2861 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1025$spla.v:1855$2861 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1027$spla.v:1856$2864 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1027$spla.v:1856$2864 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1029$spla.v:1857$2867 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1029$spla.v:1857$2867 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1031$spla.v:1858$2870 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1031$spla.v:1858$2870 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1033$spla.v:1859$2873 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1035$spla.v:1860$2876 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1035$spla.v:1860$2876 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1037$spla.v:1861$2879 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1039$spla.v:1862$2882 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1039$spla.v:1862$2882 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1041$spla.v:1863$2885 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1041$spla.v:1863$2885 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_1043$spla.v:1864$2888 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1043$spla.v:1864$2888 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1045$spla.v:1865$2891 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1047$spla.v:1866$2894 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_1049$spla.v:1867$2897 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1049$spla.v:1867$2897 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1051$spla.v:1868$2900 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1051$spla.v:1868$2900 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1053$spla.v:1869$2903 ($shr).
Removed top 6 bits (of 16) from port A of cell spla.$verific$shift_right_1055$spla.v:1870$2906 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1055$spla.v:1870$2906 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_1057$spla.v:1871$2909 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1057$spla.v:1871$2909 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1059$spla.v:1872$2912 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1061$spla.v:1873$2915 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1061$spla.v:1873$2915 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1063$spla.v:1874$2918 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1063$spla.v:1874$2918 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1065$spla.v:1875$2921 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1067$spla.v:1876$2924 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1069$spla.v:1877$2927 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1071$spla.v:1878$2930 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1073$spla.v:1879$2933 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1073$spla.v:1879$2933 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1075$spla.v:1880$2936 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1075$spla.v:1880$2936 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1077$spla.v:1881$2939 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1077$spla.v:1881$2939 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1079$spla.v:1882$2942 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1079$spla.v:1882$2942 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1081$spla.v:1883$2945 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1083$spla.v:1884$2948 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1083$spla.v:1884$2948 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1085$spla.v:1885$2951 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1087$spla.v:1886$2954 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1087$spla.v:1886$2954 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1089$spla.v:1887$2957 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1091$spla.v:1888$2960 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1093$spla.v:1889$2963 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1095$spla.v:1890$2966 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1095$spla.v:1890$2966 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1097$spla.v:1891$2969 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1099$spla.v:1892$2972 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1101$spla.v:1893$2975 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1103$spla.v:1894$2978 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1103$spla.v:1894$2978 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_1105$spla.v:1895$2981 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1105$spla.v:1895$2981 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1107$spla.v:1896$2984 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1107$spla.v:1896$2984 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1109$spla.v:1897$2987 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1111$spla.v:1898$2990 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_1113$spla.v:1899$2993 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1113$spla.v:1899$2993 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_1115$spla.v:1900$2996 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1115$spla.v:1900$2996 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1117$spla.v:1901$2999 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1117$spla.v:1901$2999 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1119$spla.v:1902$3002 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1119$spla.v:1902$3002 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1121$spla.v:1903$3005 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1123$spla.v:1904$3008 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1123$spla.v:1904$3008 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1125$spla.v:1905$3011 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1127$spla.v:1906$3014 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1129$spla.v:1907$3017 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1129$spla.v:1907$3017 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1131$spla.v:1908$3020 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1133$spla.v:1909$3023 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1135$spla.v:1910$3026 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1137$spla.v:1911$3029 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_1139$spla.v:1912$3032 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1139$spla.v:1912$3032 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_1141$spla.v:1913$3035 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1141$spla.v:1913$3035 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1143$spla.v:1914$3038 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1143$spla.v:1914$3038 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1145$spla.v:1915$3041 ($shr).
Removed top 11 bits (of 32) from port A of cell spla.$verific$shift_right_1147$spla.v:1916$3044 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1147$spla.v:1916$3044 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1149$spla.v:1917$3047 ($shr).
Removed top 6 bits (of 32) from port A of cell spla.$verific$shift_right_1151$spla.v:1918$3050 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1151$spla.v:1918$3050 ($shr).
Removed top 9 bits (of 32) from port A of cell spla.$verific$shift_right_1153$spla.v:1919$3053 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1153$spla.v:1919$3053 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1155$spla.v:1920$3056 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1157$spla.v:1921$3059 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1157$spla.v:1921$3059 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1159$spla.v:1922$3062 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1159$spla.v:1922$3062 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1161$spla.v:1923$3065 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1161$spla.v:1923$3065 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1163$spla.v:1924$3068 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1165$spla.v:1925$3071 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1165$spla.v:1925$3071 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1167$spla.v:1926$3074 ($shr).
Removed top 15 bits (of 32) from port A of cell spla.$verific$shift_right_1169$spla.v:1927$3077 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1169$spla.v:1927$3077 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1171$spla.v:1928$3080 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1173$spla.v:1929$3083 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1175$spla.v:1930$3086 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1177$spla.v:1931$3089 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1177$spla.v:1931$3089 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1179$spla.v:1932$3092 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1179$spla.v:1932$3092 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1181$spla.v:1933$3095 ($shr).
Removed top 14 bits (of 32) from port A of cell spla.$verific$shift_right_1183$spla.v:1934$3098 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1183$spla.v:1934$3098 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_1185$spla.v:1935$3101 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1185$spla.v:1935$3101 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1187$spla.v:1936$3104 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1187$spla.v:1936$3104 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1189$spla.v:1937$3107 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1191$spla.v:1938$3110 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_1193$spla.v:1939$3113 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1193$spla.v:1939$3113 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1195$spla.v:1940$3116 ($shr).
Removed top 10 bits (of 32) from port A of cell spla.$verific$shift_right_1197$spla.v:1941$3119 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1197$spla.v:1941$3119 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1199$spla.v:1942$3122 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_1201$spla.v:1943$3125 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1201$spla.v:1943$3125 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1203$spla.v:1944$3128 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1205$spla.v:1945$3131 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1205$spla.v:1945$3131 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_1207$spla.v:1946$3134 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1207$spla.v:1946$3134 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1209$spla.v:1947$3137 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1211$spla.v:1948$3140 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1211$spla.v:1948$3140 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1213$spla.v:1949$3143 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1213$spla.v:1949$3143 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1215$spla.v:1950$3146 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1217$spla.v:1951$3149 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1219$spla.v:1952$3152 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1219$spla.v:1952$3152 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1221$spla.v:1953$3155 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1223$spla.v:1954$3158 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1225$spla.v:1955$3161 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1227$spla.v:1956$3164 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1229$spla.v:1957$3167 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_1231$spla.v:1958$3170 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1231$spla.v:1958$3170 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1233$spla.v:1959$3173 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1235$spla.v:1960$3176 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1237$spla.v:1961$3179 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_1239$spla.v:1962$3182 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1239$spla.v:1962$3182 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1241$spla.v:1963$3185 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1241$spla.v:1963$3185 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1243$spla.v:1964$3188 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1243$spla.v:1964$3188 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1245$spla.v:1965$3191 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1247$spla.v:1966$3194 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1247$spla.v:1966$3194 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_1249$spla.v:1967$3197 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1249$spla.v:1967$3197 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1251$spla.v:1968$3200 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1253$spla.v:1969$3203 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1255$spla.v:1970$3206 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1257$spla.v:1971$3209 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1259$spla.v:1972$3212 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1261$spla.v:1973$3215 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1263$spla.v:1974$3218 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1265$spla.v:1975$3221 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1265$spla.v:1975$3221 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1267$spla.v:1976$3224 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_1269$spla.v:1977$3227 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1269$spla.v:1977$3227 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1271$spla.v:1978$3230 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1273$spla.v:1979$3233 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1273$spla.v:1979$3233 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1275$spla.v:1980$3236 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1275$spla.v:1980$3236 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1277$spla.v:1981$3239 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1277$spla.v:1981$3239 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1279$spla.v:1982$3242 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1281$spla.v:1983$3245 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1283$spla.v:1984$3248 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1283$spla.v:1984$3248 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_1285$spla.v:1985$3251 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1285$spla.v:1985$3251 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1287$spla.v:1986$3254 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1287$spla.v:1986$3254 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1289$spla.v:1987$3257 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1291$spla.v:1988$3260 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_1293$spla.v:1989$3263 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1293$spla.v:1989$3263 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1295$spla.v:1990$3266 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1297$spla.v:1991$3269 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1297$spla.v:1991$3269 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1299$spla.v:1992$3272 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1299$spla.v:1992$3272 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1301$spla.v:1993$3275 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1303$spla.v:1994$3278 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_1305$spla.v:1995$3281 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1305$spla.v:1995$3281 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1307$spla.v:1996$3284 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1309$spla.v:1997$3287 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1311$spla.v:1998$3290 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1311$spla.v:1998$3290 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1313$spla.v:1999$3293 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_1315$spla.v:2000$3296 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1315$spla.v:2000$3296 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1317$spla.v:2001$3299 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1319$spla.v:2002$3302 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1319$spla.v:2002$3302 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_1321$spla.v:2003$3305 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1321$spla.v:2003$3305 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1323$spla.v:2004$3308 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1325$spla.v:2005$3311 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1327$spla.v:2006$3314 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1327$spla.v:2006$3314 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1329$spla.v:2007$3317 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1331$spla.v:2008$3320 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1331$spla.v:2008$3320 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1333$spla.v:2009$3323 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1335$spla.v:2010$3326 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1335$spla.v:2010$3326 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1337$spla.v:2011$3329 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1337$spla.v:2011$3329 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1339$spla.v:2012$3332 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1341$spla.v:2013$3335 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1341$spla.v:2013$3335 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1343$spla.v:2014$3338 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1343$spla.v:2014$3338 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1345$spla.v:2015$3341 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1345$spla.v:2015$3341 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1347$spla.v:2016$3344 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1347$spla.v:2016$3344 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1349$spla.v:2017$3347 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1349$spla.v:2017$3347 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1351$spla.v:2018$3350 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1353$spla.v:2019$3353 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1355$spla.v:2020$3356 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1357$spla.v:2021$3359 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1357$spla.v:2021$3359 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_1359$spla.v:2022$3362 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1359$spla.v:2022$3362 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1361$spla.v:2023$3365 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1361$spla.v:2023$3365 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1363$spla.v:2024$3368 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1363$spla.v:2024$3368 ($shr).
Removed top 1 bits (of 4) from port A of cell spla.$verific$shift_right_1365$spla.v:2025$3371 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1365$spla.v:2025$3371 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1367$spla.v:2026$3374 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1369$spla.v:2027$3377 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1371$spla.v:2028$3380 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1373$spla.v:2029$3383 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1375$spla.v:2030$3386 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1375$spla.v:2030$3386 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1377$spla.v:2031$3389 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1377$spla.v:2031$3389 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1379$spla.v:2032$3392 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1379$spla.v:2032$3392 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1381$spla.v:2033$3395 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1381$spla.v:2033$3395 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1383$spla.v:2034$3398 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1383$spla.v:2034$3398 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1385$spla.v:2035$3401 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1385$spla.v:2035$3401 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1387$spla.v:2036$3404 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1389$spla.v:2037$3407 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1389$spla.v:2037$3407 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1391$spla.v:2038$3410 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1391$spla.v:2038$3410 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1393$spla.v:2039$3413 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1393$spla.v:2039$3413 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_1395$spla.v:2040$3416 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1395$spla.v:2040$3416 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1397$spla.v:2041$3419 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1397$spla.v:2041$3419 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1399$spla.v:2042$3422 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_1401$spla.v:2043$3425 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1401$spla.v:2043$3425 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1403$spla.v:2044$3428 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1405$spla.v:2045$3431 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_1407$spla.v:2046$3434 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1407$spla.v:2046$3434 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_1409$spla.v:2047$3437 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1409$spla.v:2047$3437 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1411$spla.v:2048$3440 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1411$spla.v:2048$3440 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1413$spla.v:2049$3443 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1413$spla.v:2049$3443 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1415$spla.v:2050$3446 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1417$spla.v:2051$3449 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1417$spla.v:2051$3449 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1419$spla.v:2052$3452 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1419$spla.v:2052$3452 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1421$spla.v:2053$3455 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1423$spla.v:2054$3458 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1425$spla.v:2055$3461 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1427$spla.v:2056$3464 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_1429$spla.v:2057$3467 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1429$spla.v:2057$3467 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_1431$spla.v:2058$3470 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1431$spla.v:2058$3470 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_1433$spla.v:2059$3473 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1433$spla.v:2059$3473 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1435$spla.v:2060$3476 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1437$spla.v:2061$3479 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1437$spla.v:2061$3479 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1439$spla.v:2062$3482 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_1441$spla.v:2063$3485 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1441$spla.v:2063$3485 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1443$spla.v:2064$3488 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1445$spla.v:2065$3491 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1447$spla.v:2066$3494 ($shr).
Removed top 15 bits (of 32) from port A of cell spla.$verific$shift_right_1449$spla.v:2067$3497 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1449$spla.v:2067$3497 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1451$spla.v:2068$3500 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_1453$spla.v:2069$3503 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1453$spla.v:2069$3503 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1455$spla.v:2070$3506 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1457$spla.v:2071$3509 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_1459$spla.v:2072$3512 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1459$spla.v:2072$3512 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1461$spla.v:2073$3515 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1463$spla.v:2074$3518 ($shr).
Removed top 2 bits (of 8) from port A of cell spla.$verific$shift_right_1465$spla.v:2075$3521 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1465$spla.v:2075$3521 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1467$spla.v:2076$3524 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_1469$spla.v:2077$3527 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1469$spla.v:2077$3527 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1471$spla.v:2078$3530 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1471$spla.v:2078$3530 ($shr).
Removed top 28 bits (of 64) from port A of cell spla.$verific$shift_right_1473$spla.v:2079$3533 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1473$spla.v:2079$3533 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_1475$spla.v:2080$3536 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1475$spla.v:2080$3536 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1477$spla.v:2081$3539 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_1479$spla.v:2082$3542 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1479$spla.v:2082$3542 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_1481$spla.v:2083$3545 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1481$spla.v:2083$3545 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1483$spla.v:2084$3548 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1483$spla.v:2084$3548 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1485$spla.v:2085$3551 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1487$spla.v:2086$3554 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1487$spla.v:2086$3554 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1489$spla.v:2087$3557 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1491$spla.v:2088$3560 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1491$spla.v:2088$3560 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1493$spla.v:2089$3563 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1495$spla.v:2090$3566 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1497$spla.v:2091$3569 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1497$spla.v:2091$3569 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1499$spla.v:2092$3572 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1499$spla.v:2092$3572 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1501$spla.v:2093$3575 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1503$spla.v:2094$3578 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1505$spla.v:2095$3581 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1505$spla.v:2095$3581 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1507$spla.v:2096$3584 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1509$spla.v:2097$3587 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1511$spla.v:2098$3590 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1513$spla.v:2099$3593 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1515$spla.v:2100$3596 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1517$spla.v:2101$3599 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1519$spla.v:2102$3602 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1521$spla.v:2103$3605 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1523$spla.v:2104$3608 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1523$spla.v:2104$3608 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1525$spla.v:2105$3611 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1527$spla.v:2106$3614 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1529$spla.v:2107$3617 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1531$spla.v:2108$3620 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1533$spla.v:2109$3623 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1533$spla.v:2109$3623 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1535$spla.v:2110$3626 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1537$spla.v:2111$3629 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1539$spla.v:2112$3632 ($shr).
Removed top 15 bits (of 16) from port A of cell spla.$verific$shift_right_1541$spla.v:2113$3635 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1541$spla.v:2113$3635 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_1543$spla.v:2114$3638 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1543$spla.v:2114$3638 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1545$spla.v:2115$3641 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1547$spla.v:2116$3644 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1549$spla.v:2117$3647 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1549$spla.v:2117$3647 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1551$spla.v:2118$3650 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1551$spla.v:2118$3650 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1553$spla.v:2119$3653 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_1555$spla.v:2120$3656 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1555$spla.v:2120$3656 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1557$spla.v:2121$3659 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1557$spla.v:2121$3659 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1559$spla.v:2122$3662 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1559$spla.v:2122$3662 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1561$spla.v:2123$3665 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1563$spla.v:2124$3668 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1563$spla.v:2124$3668 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1565$spla.v:2125$3671 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1567$spla.v:2126$3674 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1567$spla.v:2126$3674 ($shr).
Removed top 3 bits (of 8) from port A of cell spla.$verific$shift_right_1569$spla.v:2127$3677 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1569$spla.v:2127$3677 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1571$spla.v:2128$3680 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1571$spla.v:2128$3680 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_1573$spla.v:2129$3683 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1573$spla.v:2129$3683 ($shr).
Removed top 28 bits (of 32) from port A of cell spla.$verific$shift_right_1575$spla.v:2130$3686 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1575$spla.v:2130$3686 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1577$spla.v:2131$3689 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1579$spla.v:2132$3692 ($shr).
Removed top 9 bits (of 32) from port A of cell spla.$verific$shift_right_1581$spla.v:2133$3695 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1581$spla.v:2133$3695 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1583$spla.v:2134$3698 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1583$spla.v:2134$3698 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1585$spla.v:2135$3701 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1585$spla.v:2135$3701 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1587$spla.v:2136$3704 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1587$spla.v:2136$3704 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_1589$spla.v:2137$3707 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1589$spla.v:2137$3707 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1591$spla.v:2138$3710 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1591$spla.v:2138$3710 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1593$spla.v:2139$3713 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1593$spla.v:2139$3713 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1595$spla.v:2140$3716 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1597$spla.v:2141$3719 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1597$spla.v:2141$3719 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1599$spla.v:2142$3722 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1599$spla.v:2142$3722 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_1601$spla.v:2143$3725 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1601$spla.v:2143$3725 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1603$spla.v:2144$3728 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1603$spla.v:2144$3728 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1605$spla.v:2145$3731 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1605$spla.v:2145$3731 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1607$spla.v:2146$3734 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_1609$spla.v:2147$3737 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1609$spla.v:2147$3737 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1611$spla.v:2148$3740 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1613$spla.v:2149$3743 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1613$spla.v:2149$3743 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1615$spla.v:2150$3746 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1615$spla.v:2150$3746 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1617$spla.v:2151$3749 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1617$spla.v:2151$3749 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1619$spla.v:2152$3752 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1619$spla.v:2152$3752 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1621$spla.v:2153$3755 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1621$spla.v:2153$3755 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1623$spla.v:2154$3758 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1623$spla.v:2154$3758 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1625$spla.v:2155$3761 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1625$spla.v:2155$3761 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1627$spla.v:2156$3764 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1629$spla.v:2157$3767 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_1631$spla.v:2158$3770 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1631$spla.v:2158$3770 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1633$spla.v:2159$3773 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1635$spla.v:2160$3776 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1635$spla.v:2160$3776 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1637$spla.v:2161$3779 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1637$spla.v:2161$3779 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1639$spla.v:2162$3782 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1639$spla.v:2162$3782 ($shr).
Removed top 3 bits (of 16) from port A of cell spla.$verific$shift_right_1641$spla.v:2163$3785 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1641$spla.v:2163$3785 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_1643$spla.v:2164$3788 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1643$spla.v:2164$3788 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1645$spla.v:2165$3791 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1647$spla.v:2166$3794 ($shr).
Removed top 6 bits (of 32) from port A of cell spla.$verific$shift_right_1649$spla.v:2167$3797 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1649$spla.v:2167$3797 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1651$spla.v:2168$3800 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1653$spla.v:2169$3803 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1655$spla.v:2170$3806 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1657$spla.v:2171$3809 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1657$spla.v:2171$3809 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1659$spla.v:2172$3812 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1659$spla.v:2172$3812 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_1661$spla.v:2173$3815 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1661$spla.v:2173$3815 ($shr).
Removed top 14 bits (of 32) from port A of cell spla.$verific$shift_right_1663$spla.v:2174$3818 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1663$spla.v:2174$3818 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_1665$spla.v:2175$3821 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1665$spla.v:2175$3821 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1667$spla.v:2176$3824 ($shr).
Removed top 60 bits (of 64) from port A of cell spla.$verific$shift_right_1669$spla.v:2177$3827 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1669$spla.v:2177$3827 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1671$spla.v:2178$3830 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1671$spla.v:2178$3830 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1673$spla.v:2179$3833 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1675$spla.v:2180$3836 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1677$spla.v:2181$3839 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1677$spla.v:2181$3839 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1679$spla.v:2182$3842 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1679$spla.v:2182$3842 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_1681$spla.v:2183$3845 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1681$spla.v:2183$3845 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1683$spla.v:2184$3848 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_1685$spla.v:2185$3851 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1685$spla.v:2185$3851 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1687$spla.v:2186$3854 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1687$spla.v:2186$3854 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1689$spla.v:2187$3857 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1689$spla.v:2187$3857 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1691$spla.v:2188$3860 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1691$spla.v:2188$3860 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1693$spla.v:2189$3863 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1693$spla.v:2189$3863 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1695$spla.v:2190$3866 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1695$spla.v:2190$3866 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_1697$spla.v:2191$3869 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1697$spla.v:2191$3869 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1699$spla.v:2192$3872 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1701$spla.v:2193$3875 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_1703$spla.v:2194$3878 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1703$spla.v:2194$3878 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_1705$spla.v:2195$3881 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1705$spla.v:2195$3881 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1707$spla.v:2196$3884 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1707$spla.v:2196$3884 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_1709$spla.v:2197$3887 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1709$spla.v:2197$3887 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1711$spla.v:2198$3890 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1713$spla.v:2199$3893 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_1715$spla.v:2200$3896 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1715$spla.v:2200$3896 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_1717$spla.v:2201$3899 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1717$spla.v:2201$3899 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1719$spla.v:2202$3902 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1721$spla.v:2203$3905 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1721$spla.v:2203$3905 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1723$spla.v:2204$3908 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1723$spla.v:2204$3908 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1725$spla.v:2205$3911 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1727$spla.v:2206$3914 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_1729$spla.v:2207$3917 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1729$spla.v:2207$3917 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1731$spla.v:2208$3920 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1733$spla.v:2209$3923 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1735$spla.v:2210$3926 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_1737$spla.v:2211$3929 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1737$spla.v:2211$3929 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1739$spla.v:2212$3932 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1739$spla.v:2212$3932 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1741$spla.v:2213$3935 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1741$spla.v:2213$3935 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1743$spla.v:2214$3938 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1745$spla.v:2215$3941 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1747$spla.v:2216$3944 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_1749$spla.v:2217$3947 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1749$spla.v:2217$3947 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1751$spla.v:2218$3950 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1751$spla.v:2218$3950 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1753$spla.v:2219$3953 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1753$spla.v:2219$3953 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1755$spla.v:2220$3956 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_1757$spla.v:2221$3959 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1757$spla.v:2221$3959 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1759$spla.v:2222$3962 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1761$spla.v:2223$3965 ($shr).
Removed top 24 bits (of 32) from port A of cell spla.$verific$shift_right_1763$spla.v:2224$3968 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1763$spla.v:2224$3968 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_1765$spla.v:2225$3971 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1765$spla.v:2225$3971 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1767$spla.v:2226$3974 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1767$spla.v:2226$3974 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_1769$spla.v:2227$3977 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1769$spla.v:2227$3977 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1771$spla.v:2228$3980 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1773$spla.v:2229$3983 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1775$spla.v:2230$3986 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1777$spla.v:2231$3989 ($shr).
Removed top 48 bits (of 64) from port A of cell spla.$verific$shift_right_1779$spla.v:2232$3992 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1779$spla.v:2232$3992 ($shr).
Removed top 56 bits (of 64) from port A of cell spla.$verific$shift_right_1781$spla.v:2233$3995 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1781$spla.v:2233$3995 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_1783$spla.v:2234$3998 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1783$spla.v:2234$3998 ($shr).
Removed top 3 bits (of 16) from port A of cell spla.$verific$shift_right_1785$spla.v:2235$4001 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1785$spla.v:2235$4001 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1787$spla.v:2236$4004 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1789$spla.v:2237$4007 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1789$spla.v:2237$4007 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1791$spla.v:2238$4010 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1791$spla.v:2238$4010 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1793$spla.v:2239$4013 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1795$spla.v:2240$4016 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_1797$spla.v:2241$4019 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1797$spla.v:2241$4019 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_1799$spla.v:2242$4022 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1799$spla.v:2242$4022 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1801$spla.v:2243$4025 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1801$spla.v:2243$4025 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1803$spla.v:2244$4028 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1805$spla.v:2245$4031 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1805$spla.v:2245$4031 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1807$spla.v:2246$4034 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_1809$spla.v:2247$4037 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1809$spla.v:2247$4037 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_1811$spla.v:2248$4040 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1811$spla.v:2248$4040 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1813$spla.v:2249$4043 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1813$spla.v:2249$4043 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1815$spla.v:2250$4046 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1817$spla.v:2251$4049 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1819$spla.v:2252$4052 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1819$spla.v:2252$4052 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_1821$spla.v:2253$4055 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1821$spla.v:2253$4055 ($shr).
Removed top 32 bits (of 64) from port A of cell spla.$verific$shift_right_1823$spla.v:2254$4058 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1823$spla.v:2254$4058 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1825$spla.v:2255$4061 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_1827$spla.v:2256$4064 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1827$spla.v:2256$4064 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1829$spla.v:2257$4067 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1831$spla.v:2258$4070 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1833$spla.v:2259$4073 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1833$spla.v:2259$4073 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_1835$spla.v:2260$4076 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1835$spla.v:2260$4076 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1837$spla.v:2261$4079 ($shr).
Removed top 15 bits (of 16) from port A of cell spla.$verific$shift_right_1839$spla.v:2262$4082 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1839$spla.v:2262$4082 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1841$spla.v:2263$4085 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1841$spla.v:2263$4085 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1843$spla.v:2264$4088 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1845$spla.v:2265$4091 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1845$spla.v:2265$4091 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1847$spla.v:2266$4094 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1849$spla.v:2267$4097 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1851$spla.v:2268$4100 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1851$spla.v:2268$4100 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_1853$spla.v:2269$4103 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1853$spla.v:2269$4103 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_1855$spla.v:2270$4106 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1855$spla.v:2270$4106 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1857$spla.v:2271$4109 ($shr).
Removed top 3 bits (of 16) from port A of cell spla.$verific$shift_right_1859$spla.v:2272$4112 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1859$spla.v:2272$4112 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1861$spla.v:2273$4115 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1861$spla.v:2273$4115 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_1863$spla.v:2274$4118 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1863$spla.v:2274$4118 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1865$spla.v:2275$4121 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1865$spla.v:2275$4121 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1867$spla.v:2276$4124 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1869$spla.v:2277$4127 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1869$spla.v:2277$4127 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1871$spla.v:2278$4130 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1871$spla.v:2278$4130 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1873$spla.v:2279$4133 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1875$spla.v:2280$4136 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1877$spla.v:2281$4139 ($shr).
Removed top 3 bits (of 8) from port A of cell spla.$verific$shift_right_1879$spla.v:2282$4142 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1879$spla.v:2282$4142 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1881$spla.v:2283$4145 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1881$spla.v:2283$4145 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_1883$spla.v:2284$4148 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1883$spla.v:2284$4148 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1885$spla.v:2285$4151 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_1887$spla.v:2286$4154 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1887$spla.v:2286$4154 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_1889$spla.v:2287$4157 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1889$spla.v:2287$4157 ($shr).
Removed top 21 bits (of 64) from port A of cell spla.$verific$shift_right_1891$spla.v:2288$4160 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1891$spla.v:2288$4160 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1893$spla.v:2289$4163 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1895$spla.v:2290$4166 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1895$spla.v:2290$4166 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1897$spla.v:2291$4169 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1899$spla.v:2292$4172 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1899$spla.v:2292$4172 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_1901$spla.v:2293$4175 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1901$spla.v:2293$4175 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_1903$spla.v:2294$4178 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1903$spla.v:2294$4178 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1905$spla.v:2295$4181 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1905$spla.v:2295$4181 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1907$spla.v:2296$4184 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1909$spla.v:2297$4187 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1909$spla.v:2297$4187 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1911$spla.v:2298$4190 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_1913$spla.v:2299$4193 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1913$spla.v:2299$4193 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_1915$spla.v:2300$4196 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1915$spla.v:2300$4196 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1917$spla.v:2301$4199 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1917$spla.v:2301$4199 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_1919$spla.v:2302$4202 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1919$spla.v:2302$4202 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_1921$spla.v:2303$4205 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1921$spla.v:2303$4205 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_1923$spla.v:2304$4208 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1923$spla.v:2304$4208 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1925$spla.v:2305$4211 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1925$spla.v:2305$4211 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1927$spla.v:2306$4214 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1929$spla.v:2307$4217 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_1931$spla.v:2308$4220 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1931$spla.v:2308$4220 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1933$spla.v:2309$4223 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_1935$spla.v:2310$4226 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1935$spla.v:2310$4226 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1937$spla.v:2311$4229 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1939$spla.v:2312$4232 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1939$spla.v:2312$4232 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1941$spla.v:2313$4235 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1943$spla.v:2314$4238 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_1945$spla.v:2315$4241 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1945$spla.v:2315$4241 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_1947$spla.v:2316$4244 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1947$spla.v:2316$4244 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1949$spla.v:2317$4247 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_1951$spla.v:2318$4250 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1951$spla.v:2318$4250 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1953$spla.v:2319$4253 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_1955$spla.v:2320$4256 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1955$spla.v:2320$4256 ($shr).
Removed top 31 bits (of 32) from port A of cell spla.$verific$shift_right_1957$spla.v:2321$4259 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1957$spla.v:2321$4259 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1959$spla.v:2322$4262 ($shr).
Removed top 31 bits (of 32) from port A of cell spla.$verific$shift_right_1961$spla.v:2323$4265 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1961$spla.v:2323$4265 ($shr).
Removed top 60 bits (of 64) from port A of cell spla.$verific$shift_right_1963$spla.v:2324$4268 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1963$spla.v:2324$4268 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_1965$spla.v:2325$4271 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1965$spla.v:2325$4271 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1967$spla.v:2326$4274 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1969$spla.v:2327$4277 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1971$spla.v:2328$4280 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1971$spla.v:2328$4280 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1973$spla.v:2329$4283 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1975$spla.v:2330$4286 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_1977$spla.v:2331$4289 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_1979$spla.v:2332$4292 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1979$spla.v:2332$4292 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1981$spla.v:2333$4295 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1981$spla.v:2333$4295 ($shr).
Removed top 2 bits (of 8) from port A of cell spla.$verific$shift_right_1983$spla.v:2334$4298 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1983$spla.v:2334$4298 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_1985$spla.v:2335$4301 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1985$spla.v:2335$4301 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_1987$spla.v:2336$4304 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1987$spla.v:2336$4304 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1989$spla.v:2337$4307 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1989$spla.v:2337$4307 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_1991$spla.v:2338$4310 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_1993$spla.v:2339$4313 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_1993$spla.v:2339$4313 ($shr).
Removed top 10 bits (of 64) from port A of cell spla.$verific$shift_right_1995$spla.v:2340$4316 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1995$spla.v:2340$4316 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_1997$spla.v:2341$4319 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_1997$spla.v:2341$4319 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_1999$spla.v:2342$4322 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2001$spla.v:2343$4325 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2003$spla.v:2344$4328 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2005$spla.v:2345$4331 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2007$spla.v:2346$4334 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2007$spla.v:2346$4334 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2009$spla.v:2347$4337 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2011$spla.v:2348$4340 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2011$spla.v:2348$4340 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2013$spla.v:2349$4343 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2013$spla.v:2349$4343 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2015$spla.v:2350$4346 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2015$spla.v:2350$4346 ($shr).
Removed top 24 bits (of 32) from port A of cell spla.$verific$shift_right_2017$spla.v:2351$4349 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2017$spla.v:2351$4349 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2019$spla.v:2352$4352 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2019$spla.v:2352$4352 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2021$spla.v:2353$4355 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_2023$spla.v:2354$4358 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2023$spla.v:2354$4358 ($shr).
Removed top 3 bits (of 16) from port A of cell spla.$verific$shift_right_2025$spla.v:2355$4361 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2025$spla.v:2355$4361 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2027$spla.v:2356$4364 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2029$spla.v:2357$4367 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2029$spla.v:2357$4367 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2031$spla.v:2358$4370 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_2033$spla.v:2359$4373 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2033$spla.v:2359$4373 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2035$spla.v:2360$4376 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2035$spla.v:2360$4376 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_2037$spla.v:2361$4379 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2037$spla.v:2361$4379 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2039$spla.v:2362$4382 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_2041$spla.v:2363$4385 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2041$spla.v:2363$4385 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_2043$spla.v:2364$4388 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2043$spla.v:2364$4388 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2045$spla.v:2365$4391 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_2047$spla.v:2366$4394 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2047$spla.v:2366$4394 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2049$spla.v:2367$4397 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2051$spla.v:2368$4400 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2051$spla.v:2368$4400 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2053$spla.v:2369$4403 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_2055$spla.v:2370$4406 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2055$spla.v:2370$4406 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2057$spla.v:2371$4409 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2059$spla.v:2372$4412 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2059$spla.v:2372$4412 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2061$spla.v:2373$4415 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_2063$spla.v:2374$4418 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2063$spla.v:2374$4418 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2065$spla.v:2375$4421 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2067$spla.v:2376$4424 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2069$spla.v:2377$4427 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2069$spla.v:2377$4427 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_2071$spla.v:2378$4430 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2071$spla.v:2378$4430 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_2073$spla.v:2379$4433 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2073$spla.v:2379$4433 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2075$spla.v:2380$4436 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2077$spla.v:2381$4439 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2077$spla.v:2381$4439 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2079$spla.v:2382$4442 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_2081$spla.v:2383$4445 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2081$spla.v:2383$4445 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_2083$spla.v:2384$4448 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2083$spla.v:2384$4448 ($shr).
Removed top 28 bits (of 32) from port A of cell spla.$verific$shift_right_2085$spla.v:2385$4451 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2085$spla.v:2385$4451 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2087$spla.v:2386$4454 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2087$spla.v:2386$4454 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2089$spla.v:2387$4457 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2091$spla.v:2388$4460 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2091$spla.v:2388$4460 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2093$spla.v:2389$4463 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_2095$spla.v:2390$4466 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2095$spla.v:2390$4466 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_2097$spla.v:2391$4469 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2097$spla.v:2391$4469 ($shr).
Removed top 4 bits (of 16) from port A of cell spla.$verific$shift_right_2099$spla.v:2392$4472 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2099$spla.v:2392$4472 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2101$spla.v:2393$4475 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_2103$spla.v:2394$4478 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2103$spla.v:2394$4478 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2105$spla.v:2395$4481 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2107$spla.v:2396$4484 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2109$spla.v:2397$4487 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2109$spla.v:2397$4487 ($shr).
Removed top 31 bits (of 64) from port A of cell spla.$verific$shift_right_2111$spla.v:2398$4490 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2111$spla.v:2398$4490 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_2113$spla.v:2399$4493 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2113$spla.v:2399$4493 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2115$spla.v:2400$4496 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2115$spla.v:2400$4496 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_2117$spla.v:2401$4499 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2117$spla.v:2401$4499 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2119$spla.v:2402$4502 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2121$spla.v:2403$4505 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2123$spla.v:2404$4508 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_2125$spla.v:2405$4511 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2125$spla.v:2405$4511 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2127$spla.v:2406$4514 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_2129$spla.v:2407$4517 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2129$spla.v:2407$4517 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_2131$spla.v:2408$4520 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2131$spla.v:2408$4520 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2133$spla.v:2409$4523 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2133$spla.v:2409$4523 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2135$spla.v:2410$4526 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2135$spla.v:2410$4526 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2137$spla.v:2411$4529 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2139$spla.v:2412$4532 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_2141$spla.v:2413$4535 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2141$spla.v:2413$4535 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_2143$spla.v:2414$4538 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2143$spla.v:2414$4538 ($shr).
Removed top 10 bits (of 64) from port A of cell spla.$verific$shift_right_2145$spla.v:2415$4541 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2145$spla.v:2415$4541 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2147$spla.v:2416$4544 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_2149$spla.v:2417$4547 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2149$spla.v:2417$4547 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_2151$spla.v:2418$4550 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2151$spla.v:2418$4550 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2153$spla.v:2419$4553 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_2155$spla.v:2420$4556 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2155$spla.v:2420$4556 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2157$spla.v:2421$4559 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2159$spla.v:2422$4562 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2161$spla.v:2423$4565 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_2163$spla.v:2424$4568 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2163$spla.v:2424$4568 ($shr).
Removed top 16 bits (of 32) from port A of cell spla.$verific$shift_right_2165$spla.v:2425$4571 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2165$spla.v:2425$4571 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2167$spla.v:2426$4574 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2167$spla.v:2426$4574 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2169$spla.v:2427$4577 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2171$spla.v:2428$4580 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2173$spla.v:2429$4583 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2173$spla.v:2429$4583 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_2175$spla.v:2430$4586 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2175$spla.v:2430$4586 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2177$spla.v:2431$4589 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2179$spla.v:2432$4592 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2179$spla.v:2432$4592 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2181$spla.v:2433$4595 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2183$spla.v:2434$4598 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_2185$spla.v:2435$4601 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2185$spla.v:2435$4601 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2187$spla.v:2436$4604 ($shr).
Removed top 24 bits (of 32) from port A of cell spla.$verific$shift_right_2189$spla.v:2437$4607 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2189$spla.v:2437$4607 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_2191$spla.v:2438$4610 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2191$spla.v:2438$4610 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2193$spla.v:2439$4613 ($shr).
Removed top 2 bits (of 8) from port A of cell spla.$verific$shift_right_2195$spla.v:2440$4616 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2195$spla.v:2440$4616 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2197$spla.v:2441$4619 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2197$spla.v:2441$4619 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2199$spla.v:2442$4622 ($shr).
Removed top 3 bits (of 8) from port A of cell spla.$verific$shift_right_2201$spla.v:2443$4625 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2201$spla.v:2443$4625 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2203$spla.v:2444$4628 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_2205$spla.v:2445$4631 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2205$spla.v:2445$4631 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2207$spla.v:2446$4634 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2207$spla.v:2446$4634 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_2209$spla.v:2447$4637 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2209$spla.v:2447$4637 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2211$spla.v:2448$4640 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2211$spla.v:2448$4640 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2213$spla.v:2449$4643 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2215$spla.v:2450$4646 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2215$spla.v:2450$4646 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2217$spla.v:2451$4649 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2217$spla.v:2451$4649 ($shr).
Removed top 2 bits (of 8) from port A of cell spla.$verific$shift_right_2219$spla.v:2452$4652 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2219$spla.v:2452$4652 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2221$spla.v:2453$4655 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2223$spla.v:2454$4658 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_2225$spla.v:2455$4661 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2225$spla.v:2455$4661 ($shr).
Removed top 7 bits (of 64) from port A of cell spla.$verific$shift_right_2227$spla.v:2456$4664 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2227$spla.v:2456$4664 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2229$spla.v:2457$4667 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2229$spla.v:2457$4667 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2231$spla.v:2458$4670 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2233$spla.v:2459$4673 ($shr).
Removed top 14 bits (of 16) from port A of cell spla.$verific$shift_right_2235$spla.v:2460$4676 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2235$spla.v:2460$4676 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_2237$spla.v:2461$4679 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2237$spla.v:2461$4679 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2239$spla.v:2462$4682 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2239$spla.v:2462$4682 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_2241$spla.v:2463$4685 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2241$spla.v:2463$4685 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2243$spla.v:2464$4688 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2243$spla.v:2464$4688 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2245$spla.v:2465$4691 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2245$spla.v:2465$4691 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2247$spla.v:2466$4694 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2249$spla.v:2467$4697 ($shr).
Removed top 63 bits (of 64) from port A of cell spla.$verific$shift_right_2251$spla.v:2468$4700 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2251$spla.v:2468$4700 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_2253$spla.v:2469$4703 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2253$spla.v:2469$4703 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2255$spla.v:2470$4706 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2257$spla.v:2471$4709 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2259$spla.v:2472$4712 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2259$spla.v:2472$4712 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2261$spla.v:2473$4715 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2261$spla.v:2473$4715 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2263$spla.v:2474$4718 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2263$spla.v:2474$4718 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2265$spla.v:2475$4721 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_2267$spla.v:2476$4724 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2267$spla.v:2476$4724 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2269$spla.v:2477$4727 ($shr).
Removed top 6 bits (of 32) from port A of cell spla.$verific$shift_right_2271$spla.v:2478$4730 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2271$spla.v:2478$4730 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2273$spla.v:2479$4733 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2273$spla.v:2479$4733 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2275$spla.v:2480$4736 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2277$spla.v:2481$4739 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2279$spla.v:2482$4742 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_2281$spla.v:2483$4745 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2281$spla.v:2483$4745 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2283$spla.v:2484$4748 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2285$spla.v:2485$4751 ($shr).
Removed top 12 bits (of 16) from port A of cell spla.$verific$shift_right_2287$spla.v:2486$4754 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2287$spla.v:2486$4754 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2289$spla.v:2487$4757 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2291$spla.v:2488$4760 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_2293$spla.v:2489$4763 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2293$spla.v:2489$4763 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2295$spla.v:2490$4766 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_2297$spla.v:2491$4769 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2297$spla.v:2491$4769 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2299$spla.v:2492$4772 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2301$spla.v:2493$4775 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2301$spla.v:2493$4775 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_2303$spla.v:2494$4778 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2303$spla.v:2494$4778 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2305$spla.v:2495$4781 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2307$spla.v:2496$4784 ($shr).
Removed top 2 bits (of 32) from port A of cell spla.$verific$shift_right_2309$spla.v:2497$4787 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2309$spla.v:2497$4787 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2311$spla.v:2498$4790 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2311$spla.v:2498$4790 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2313$spla.v:2499$4793 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2313$spla.v:2499$4793 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_2315$spla.v:2500$4796 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2315$spla.v:2500$4796 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2317$spla.v:2501$4799 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2319$spla.v:2502$4802 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2321$spla.v:2503$4805 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2321$spla.v:2503$4805 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_2323$spla.v:2504$4808 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2323$spla.v:2504$4808 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2325$spla.v:2505$4811 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2325$spla.v:2505$4811 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_2327$spla.v:2506$4814 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2327$spla.v:2506$4814 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2329$spla.v:2507$4817 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2329$spla.v:2507$4817 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_2331$spla.v:2508$4820 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2331$spla.v:2508$4820 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2333$spla.v:2509$4823 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2333$spla.v:2509$4823 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_2335$spla.v:2510$4826 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2335$spla.v:2510$4826 ($shr).
Removed top 11 bits (of 64) from port A of cell spla.$verific$shift_right_2337$spla.v:2511$4829 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2337$spla.v:2511$4829 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2339$spla.v:2512$4832 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2339$spla.v:2512$4832 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2341$spla.v:2513$4835 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_2343$spla.v:2514$4838 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2343$spla.v:2514$4838 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2345$spla.v:2515$4841 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_2347$spla.v:2516$4844 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2347$spla.v:2516$4844 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2349$spla.v:2517$4847 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2349$spla.v:2517$4847 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_2351$spla.v:2518$4850 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2351$spla.v:2518$4850 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_2353$spla.v:2519$4853 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2353$spla.v:2519$4853 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2355$spla.v:2520$4856 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_2357$spla.v:2521$4859 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2357$spla.v:2521$4859 ($shr).
Removed top 7 bits (of 8) from port A of cell spla.$verific$shift_right_2359$spla.v:2522$4862 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2359$spla.v:2522$4862 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2361$spla.v:2523$4865 ($shr).
Removed top 8 bits (of 16) from port A of cell spla.$verific$shift_right_2363$spla.v:2524$4868 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2363$spla.v:2524$4868 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2365$spla.v:2525$4871 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2367$spla.v:2526$4874 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2367$spla.v:2526$4874 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2369$spla.v:2527$4877 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2369$spla.v:2527$4877 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2371$spla.v:2528$4880 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2371$spla.v:2528$4880 ($shr).
Removed top 3 bits (of 8) from port A of cell spla.$verific$shift_right_2373$spla.v:2529$4883 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2373$spla.v:2529$4883 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2375$spla.v:2530$4886 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2375$spla.v:2530$4886 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2377$spla.v:2531$4889 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2377$spla.v:2531$4889 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2379$spla.v:2532$4892 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2381$spla.v:2533$4895 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2381$spla.v:2533$4895 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2383$spla.v:2534$4898 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2383$spla.v:2534$4898 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_2385$spla.v:2535$4901 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2385$spla.v:2535$4901 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2387$spla.v:2536$4904 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2387$spla.v:2536$4904 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2389$spla.v:2537$4907 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_2391$spla.v:2538$4910 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2391$spla.v:2538$4910 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2393$spla.v:2539$4913 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2393$spla.v:2539$4913 ($shr).
Removed top 6 bits (of 32) from port A of cell spla.$verific$shift_right_2395$spla.v:2540$4916 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2395$spla.v:2540$4916 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2397$spla.v:2541$4919 ($shr).
Removed top 13 bits (of 64) from port A of cell spla.$verific$shift_right_2399$spla.v:2542$4922 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2399$spla.v:2542$4922 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2401$spla.v:2543$4925 ($shr).
Removed top 4 bits (of 64) from port A of cell spla.$verific$shift_right_2403$spla.v:2544$4928 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2403$spla.v:2544$4928 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2405$spla.v:2545$4931 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2405$spla.v:2545$4931 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2407$spla.v:2546$4934 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_2409$spla.v:2547$4937 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2409$spla.v:2547$4937 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2411$spla.v:2548$4940 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2413$spla.v:2549$4943 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2415$spla.v:2550$4946 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_2417$spla.v:2551$4949 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2417$spla.v:2551$4949 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2419$spla.v:2552$4952 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2419$spla.v:2552$4952 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2421$spla.v:2553$4955 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2421$spla.v:2553$4955 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2423$spla.v:2554$4958 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2425$spla.v:2555$4961 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2427$spla.v:2556$4964 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2429$spla.v:2557$4967 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2431$spla.v:2558$4970 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2433$spla.v:2559$4973 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2433$spla.v:2559$4973 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2435$spla.v:2560$4976 ($shr).
Removed top 3 bits (of 8) from port A of cell spla.$verific$shift_right_2437$spla.v:2561$4979 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2437$spla.v:2561$4979 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2439$spla.v:2562$4982 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2439$spla.v:2562$4982 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2441$spla.v:2563$4985 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2441$spla.v:2563$4985 ($shr).
Removed top 1 bits (of 32) from port A of cell spla.$verific$shift_right_2443$spla.v:2564$4988 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2443$spla.v:2564$4988 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_2445$spla.v:2565$4991 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2445$spla.v:2565$4991 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2447$spla.v:2566$4994 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2447$spla.v:2566$4994 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2449$spla.v:2567$4997 ($shr).
Removed top 30 bits (of 32) from port A of cell spla.$verific$shift_right_2451$spla.v:2568$5000 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2451$spla.v:2568$5000 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2453$spla.v:2569$5003 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2453$spla.v:2569$5003 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_2455$spla.v:2570$5006 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2455$spla.v:2570$5006 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2457$spla.v:2571$5009 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2457$spla.v:2571$5009 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2459$spla.v:2572$5012 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2459$spla.v:2572$5012 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_2461$spla.v:2573$5015 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2461$spla.v:2573$5015 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2463$spla.v:2574$5018 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2463$spla.v:2574$5018 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_2465$spla.v:2575$5021 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2465$spla.v:2575$5021 ($shr).
Removed top 31 bits (of 32) from port A of cell spla.$verific$shift_right_2467$spla.v:2576$5024 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2467$spla.v:2576$5024 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2469$spla.v:2577$5027 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2471$spla.v:2578$5030 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_2473$spla.v:2579$5033 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2473$spla.v:2579$5033 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2475$spla.v:2580$5036 ($shr).
Removed top 4 bits (of 8) from port A of cell spla.$verific$shift_right_2477$spla.v:2581$5039 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2477$spla.v:2581$5039 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2479$spla.v:2582$5042 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_2481$spla.v:2583$5045 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2481$spla.v:2583$5045 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2483$spla.v:2584$5048 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2483$spla.v:2584$5048 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2485$spla.v:2585$5051 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2487$spla.v:2586$5054 ($shr).
Removed top 11 bits (of 32) from port A of cell spla.$verific$shift_right_2489$spla.v:2587$5057 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2489$spla.v:2587$5057 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2491$spla.v:2588$5060 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2493$spla.v:2589$5063 ($shr).
Removed top 8 bits (of 64) from port A of cell spla.$verific$shift_right_2495$spla.v:2590$5066 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2495$spla.v:2590$5066 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2497$spla.v:2591$5069 ($shr).
Removed top 60 bits (of 64) from port A of cell spla.$verific$shift_right_2499$spla.v:2592$5072 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2499$spla.v:2592$5072 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2501$spla.v:2593$5075 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2503$spla.v:2594$5078 ($shr).
Removed top 15 bits (of 16) from port A of cell spla.$verific$shift_right_2505$spla.v:2595$5081 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2505$spla.v:2595$5081 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2507$spla.v:2596$5084 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2509$spla.v:2597$5087 ($shr).
Removed top 3 bits (of 32) from port A of cell spla.$verific$shift_right_2511$spla.v:2598$5090 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2511$spla.v:2598$5090 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2513$spla.v:2599$5093 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_2515$spla.v:2600$5096 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2515$spla.v:2600$5096 ($shr).
Removed top 6 bits (of 32) from port A of cell spla.$verific$shift_right_2517$spla.v:2601$5099 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2517$spla.v:2601$5099 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2519$spla.v:2602$5102 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_2521$spla.v:2603$5105 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2521$spla.v:2603$5105 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2523$spla.v:2604$5108 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2523$spla.v:2604$5108 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2525$spla.v:2605$5111 ($shr).
Removed top 3 bits (of 4) from port A of cell spla.$verific$shift_right_2527$spla.v:2606$5114 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2527$spla.v:2606$5114 ($shr).
Removed top 2 bits (of 4) from port A of cell spla.$verific$shift_right_2529$spla.v:2607$5117 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2529$spla.v:2607$5117 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2531$spla.v:2608$5120 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2531$spla.v:2608$5120 ($shr).
Removed top 1 bits (of 16) from port A of cell spla.$verific$shift_right_2533$spla.v:2609$5123 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2533$spla.v:2609$5123 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_2535$spla.v:2610$5126 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2535$spla.v:2610$5126 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2537$spla.v:2611$5129 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2539$spla.v:2612$5132 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2541$spla.v:2613$5135 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2543$spla.v:2614$5138 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_2545$spla.v:2615$5141 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2545$spla.v:2615$5141 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2547$spla.v:2616$5144 ($shr).
Removed top 30 bits (of 64) from port A of cell spla.$verific$shift_right_2549$spla.v:2617$5147 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2549$spla.v:2617$5147 ($shr).
Removed top 1 bits (of 8) from port A of cell spla.$verific$shift_right_2551$spla.v:2618$5150 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2551$spla.v:2618$5150 ($shr).
Removed top 6 bits (of 64) from port A of cell spla.$verific$shift_right_2553$spla.v:2619$5153 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2553$spla.v:2619$5153 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2555$spla.v:2620$5156 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2555$spla.v:2620$5156 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2557$spla.v:2621$5159 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2557$spla.v:2621$5159 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2559$spla.v:2622$5162 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2559$spla.v:2622$5162 ($shr).
Removed top 2 bits (of 8) from port A of cell spla.$verific$shift_right_2561$spla.v:2623$5165 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2561$spla.v:2623$5165 ($shr).
Removed top 62 bits (of 64) from port A of cell spla.$verific$shift_right_2563$spla.v:2624$5168 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2563$spla.v:2624$5168 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2565$spla.v:2625$5171 ($shr).
Removed top 3 bits (of 8) from port A of cell spla.$verific$shift_right_2567$spla.v:2626$5174 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2567$spla.v:2626$5174 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2569$spla.v:2627$5177 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2571$spla.v:2628$5180 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2571$spla.v:2628$5180 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2573$spla.v:2629$5183 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_2575$spla.v:2630$5186 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2575$spla.v:2630$5186 ($shr).
Removed top 5 bits (of 16) from port A of cell spla.$verific$shift_right_2577$spla.v:2631$5189 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2577$spla.v:2631$5189 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2579$spla.v:2632$5192 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2579$spla.v:2632$5192 ($shr).
Removed top 3 bits (of 64) from port A of cell spla.$verific$shift_right_2581$spla.v:2633$5195 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2581$spla.v:2633$5195 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2583$spla.v:2634$5198 ($shr).
Removed top 6 bits (of 8) from port A of cell spla.$verific$shift_right_2585$spla.v:2635$5201 ($shr).
Removed top 7 bits (of 8) from port Y of cell spla.$verific$shift_right_2585$spla.v:2635$5201 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2587$spla.v:2636$5204 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_2589$spla.v:2637$5207 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2589$spla.v:2637$5207 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2591$spla.v:2638$5210 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2593$spla.v:2639$5213 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2593$spla.v:2639$5213 ($shr).
Removed top 7 bits (of 32) from port A of cell spla.$verific$shift_right_2595$spla.v:2640$5216 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2595$spla.v:2640$5216 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2597$spla.v:2641$5219 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2599$spla.v:2642$5222 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2601$spla.v:2643$5225 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2603$spla.v:2644$5228 ($shr).
Removed top 2 bits (of 64) from port A of cell spla.$verific$shift_right_2605$spla.v:2645$5231 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2605$spla.v:2645$5231 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2607$spla.v:2646$5234 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_2609$spla.v:2647$5237 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2609$spla.v:2647$5237 ($shr).
Removed top 5 bits (of 32) from port A of cell spla.$verific$shift_right_2611$spla.v:2648$5240 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2611$spla.v:2648$5240 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2613$spla.v:2649$5243 ($shr).
Removed top 14 bits (of 64) from port A of cell spla.$verific$shift_right_2615$spla.v:2650$5246 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2615$spla.v:2650$5246 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_2617$spla.v:2651$5249 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2617$spla.v:2651$5249 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2619$spla.v:2652$5252 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2619$spla.v:2652$5252 ($shr).
Removed top 5 bits (of 64) from port A of cell spla.$verific$shift_right_2621$spla.v:2653$5255 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2621$spla.v:2653$5255 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2623$spla.v:2654$5258 ($shr).
Removed top 16 bits (of 64) from port A of cell spla.$verific$shift_right_2625$spla.v:2655$5261 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2625$spla.v:2655$5261 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_2627$spla.v:2656$5264 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2627$spla.v:2656$5264 ($shr).
Removed top 3 bits (of 4) from port Y of cell spla.$verific$shift_right_2629$spla.v:2657$5267 ($shr).
Removed top 15 bits (of 64) from port A of cell spla.$verific$shift_right_2631$spla.v:2658$5270 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2631$spla.v:2658$5270 ($shr).
Removed top 1 bits (of 64) from port A of cell spla.$verific$shift_right_2633$spla.v:2659$5273 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2633$spla.v:2659$5273 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_2635$spla.v:2660$5276 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2635$spla.v:2660$5276 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2637$spla.v:2661$5279 ($shr).
Removed top 9 bits (of 64) from port A of cell spla.$verific$shift_right_2639$spla.v:2662$5282 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2639$spla.v:2662$5282 ($shr).
Removed top 4 bits (of 32) from port A of cell spla.$verific$shift_right_2641$spla.v:2663$5285 ($shr).
Removed top 31 bits (of 32) from port Y of cell spla.$verific$shift_right_2641$spla.v:2663$5285 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_2643$spla.v:2664$5288 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2643$spla.v:2664$5288 ($shr).
Removed top 2 bits (of 16) from port A of cell spla.$verific$shift_right_2647$spla.v:2666$5292 ($shr).
Removed top 15 bits (of 16) from port Y of cell spla.$verific$shift_right_2647$spla.v:2666$5292 ($shr).
Removed top 12 bits (of 64) from port A of cell spla.$verific$shift_right_2649$spla.v:2667$5295 ($shr).
Removed top 63 bits (of 64) from port Y of cell spla.$verific$shift_right_2649$spla.v:2667$5295 ($shr).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 1323 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spla:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> memory -nomap

3.20. Executing MEMORY pass.

yosys> opt_mem

3.20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> memory_share

3.20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> memory_collect

3.20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> stat

3.22. Printing statistics.

=== spla ===

   Number of wires:               1340
   Number of wire bits:           1340
   Number of public wires:        1340
   Number of public wire bits:    1340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1323
     $shr                         1323


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.23.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.23.3. Continuing TECHMAP pass.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8ed3f729c2145cc5461a090b7eb6c2ac37f2020e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0fb670e868b115d2ee15a1fd1944a37213cdb681$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:74cabb14029e5fddb9c847d9873c16d45de00fa3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ab966a546b02a1ac8776f26abd47b8025816e3c8$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3963 debug messages>

yosys [$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.75. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 15 unused wires.
Using template $paramod$constmap:38f384c16eb378380020d84ec18041d8cdd631bf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:357a07f0bdf3cb169c0101a5a499a860c8bc8094$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.23.86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1324 debug messages>

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.23.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~19 debug messages>

yosys [$paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 10 unused wires.
Using template $paramod$constmap:0248b79bd9c41a0a99d1565ba5812df1950aedc3$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~185 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c720869clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:1f0b62f1706b763a467e95c00acffd080d147747$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:7f6b4d8a2b90a883e04877642ce8fac313fb64f9$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1640 debug messages>

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 12 unused cells and 11 unused wires.
Using template $paramod$constmap:f96c2f3b0a409423f0b0c13fd5b580d065b8e496$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~430 debug messages>

yosys [$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:92251f77d0f9c29e6feac30bda923e870abf8d0f$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:691c250b06f357cc56c11bf96a4d23884489fd19$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:762e2c77521c5e7bbe46dffecf0d55488f5cfe12$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3197 debug messages>

yosys [$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:fce810f834c67146bb6ef590779ccce2578e3fcc$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~288 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d9eb550b17fd1b6159cbfc8a13ff32722c0e459d$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~306 debug messages>

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~326 debug messages>

yosys [$paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c720869clean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:369ad70660a661faeefc9d4c3e72a9f9211accd9$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~833 debug messages>

yosys [$paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 16 unused wires.
Using template $paramod$constmap:3cc6c739b59df78ba2da4a23ba3b06cfef68b846$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:9d77b5e97e7a1a5d6e1b93b4ece8ffc0d014bf47$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:04a5e80065dc4f3d71d95d2f420df08c4ad2e9cf$paramod$76631d58320f00c0a2ec9c3369f84492485c2df5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~166 debug messages>

yosys [$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~331 debug messages>

yosys [$paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 110 unused cells and 16 unused wires.
Using template $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:53a25f6607194772818faa14b0a3b9d0aba9698b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fd0f7f1478cf5a106e73d060d53205cbf8187194$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1986 debug messages>

yosys [$paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 14 unused wires.
Using template $paramod$constmap:8326ed91f30eb205b50ef403065d0ed395d2f0c3$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 16 unused wires.
Using template $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 18 unused wires.
Using template $paramod$constmap:736be4007175340794658d85db6cdeaaebe328ce$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ae97eda068e84ccaffe88cee3f237c01e6f69f2d$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1655 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:4af72210559976b3256e49eb23a9a9741c688aeb$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4f52e7b7a15132a7988b430ccf24c3d951dc66ee$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1972 debug messages>

yosys [$paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 96 unused cells and 15 unused wires.
Using template $paramod$constmap:fe92cf1e1f32d1f85b9173ab6c97215b15cd1f71$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 95 unused cells and 16 unused wires.
Using template $paramod$constmap:921b5031e49f564ee0bf5a1020eaaa915939bce9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_muxtree

3.23.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeopt_expr -mux_undef -mux_bool -fine

3.23.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~18 debug messages>

yosys [$paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeclean -purge
Removed 4 unused cells and 9 unused wires.
Using template $paramod$constmap:3c7037fc7455ad67d654d95910bb9e73d2fd8ff7$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:48dbdb5b42525e1b9f814add02968ab7d8ccc0bc$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b3b3cff6cb8fbbdaf5b9a320b8b49e6e65839145$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1230 debug messages>

yosys [$paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~871 debug messages>

yosys [$paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 260 unused cells and 17 unused wires.
Using template $paramod$constmap:ee81d6942d5e30dfe5b94b80f9f8070919fa8031$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~402 debug messages>

yosys [$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 18 unused wires.
Using template $paramod$constmap:941b9b540a01077a3cfa4e0f794bdcb64d4f93f5$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0fclean -purge
Removed 228 unused cells and 17 unused wires.
Using template $paramod$constmap:9194539310a00b672989438d396e14a296a9bf49$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:94f8a568e804b372b0dc004bb132e5d4c20ea47b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:935f4db38694c294ac26d9e72b58b777ffd6de7b$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a0d68ebffb57107fc7dae6f74d9f5511b4531da0$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1534 debug messages>

yosys [$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:5c07ad60b44480056c14f7d110a2064b76969640$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc93opt_muxtree

3.23.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.23.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~296 debug messages>

yosys [$paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc93clean -purge
Removed 67 unused cells and 14 unused wires.
Using template $paramod$constmap:ecfa951049530f4a943fed6e5ffad60c07e86569$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~695 debug messages>

yosys [$paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 18 unused wires.
Using template $paramod$constmap:c27630f0b14164c34c1fb6602df6bc8cba9b2700$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 18 unused wires.
Using template $paramod$constmap:468a6e177e2a276f663a3ec76aeb655f325f6673$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c6dae22a222be66b937016cdb419b79f810ed07a$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~507 debug messages>

yosys [$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~123 debug messages>

yosys [$paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 39 unused cells and 13 unused wires.
Using template $paramod$constmap:220e94754a0fecfde90e8cbf273ddccdc16ea879$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185clean -purge
Removed 78 unused cells and 14 unused wires.
Using template $paramod$constmap:7bccfdde86cbae5d683a2549fd3174be80bfdbb5$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.282. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:e2d9c42d5f1dacb7d4f66c9a780a8f18fe111631$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93opt_muxtree

3.23.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.23.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~274 debug messages>

yosys [$paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc93clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:d0403876124b9843ad0f593c240eade837ef3d78$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 17 unused wires.
Using template $paramod$constmap:a6a252f6db20791bc01ad4a0e11a6e2479f243d8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:421bb32a894fb4732073901a901052894a1fc90c$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.23.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.23.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:83138e2d0d4c9677ad2bd9e9e2f2bb72d5550610$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 12 unused wires.
Using template $paramod$constmap:84ee6eddf088946a423797f71569cea24570e522$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:a46b0557e63fd097a62503d82ec7ab7aed9b48b1$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5442c5e609f48571142525bea5b3a48094d2f44b$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.305. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~529 debug messages>

yosys [$paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:b40595bb89c7c7c344a9cac0d09a9bc82d40aeec$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 16 unused wires.
Using template $paramod$constmap:5a6195cb2f500f8f3aea38d34a008c68cdfd8f3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb29a5fce913c61fd9f9f991c4e0f5a44e2b0fa2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1025 debug messages>

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~325 debug messages>

yosys [$paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 86 unused cells and 16 unused wires.
Using template $paramod$constmap:9272ffbd558a5f4aa5762a977998656d9684fe6a$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:657354d243101606d6c7f7e5d8ac1038ddc03796$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.23.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.23.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~929 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:b58d6c30b78ccd74765578c02339a7519f6ee842$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~314 debug messages>

yosys [$paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c720869clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:b591055794466e6c49650f04b922d085b248b5b6$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~310 debug messages>

yosys [$paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:0adb91b0b0ec7dc044a1de6abaa194378b3872c5$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.331. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.333. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~52 debug messages>

yosys [$paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc3967clean -purge
Removed 8 unused cells and 11 unused wires.
Using template $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~896 debug messages>

yosys [$paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 235 unused cells and 16 unused wires.
Using template $paramod$constmap:d456244cfdd3fa4b8fd8abab4c69e20ff7da9fdb$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3891979a40ce0e28cd05fd4af33b9a2e557e2da1$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1316 debug messages>

yosys [$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185clean -purge
Removed 84 unused cells and 14 unused wires.
Using template $paramod$constmap:ce09e71c671e7a6ddb12b37685c63af5f6c2b6c4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.354. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~213 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.355. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~147 debug messages>

yosys [$paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 14 unused wires.
Using template $paramod$constmap:81d56c9548674483958ff5f90adbcc629b877b56$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:d9cf6d641ea6ffea7f3fbfb25ce16233ba15317f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~804 debug messages>

yosys [$paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0fclean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:32b640d98e6c2d2c29e67190af6d19bba2af1553$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848clean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:31e02f3c0be8f0094fae3ebb3c1b63edf9e68b02$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~652 debug messages>

yosys [$paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 208 unused cells and 16 unused wires.
Using template $paramod$constmap:6ab8350e76353ad3481fe8fc5deebe6b23dfd9ec$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.364. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 15 unused wires.
Using template $paramod$constmap:bc40642b630a342cde1d8f32af398cfd721c5e65$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~369 debug messages>

yosys [$paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 99 unused cells and 15 unused wires.
Using template $paramod$constmap:7ac6d9c9127685c4f089338612ad39ead6bb034c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.368. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185clean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:d7ada05ca43df41895ca214d4404700487d4b2e3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~696 debug messages>

yosys [$paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 225 unused cells and 18 unused wires.
Using template $paramod$constmap:0814e32e25758a402165cbe9834067a0c36d1ad8$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~376 debug messages>

yosys [$paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 92 unused cells and 14 unused wires.
Using template $paramod$constmap:09a578b2cc495062c1b4de2f26bececd3e4bde03$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:bcd585592384cfda5a5bd5ae745f8ff7755b4268$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:c9c36e58ba0d3eb1a1d3e526d7ce01e619d34478$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1022 debug messages>

yosys [$paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 124 unused cells and 17 unused wires.
Using template $paramod$constmap:3d72235981b9f33b954274cc3dcc8e486ed1d5f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~441 debug messages>

yosys [$paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~324 debug messages>

yosys [$paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c720869clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:3686116160865d9dcfcb06eb6f7ffcc7468ecb7b$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:33730223ac4bd8f13e02c0be7d175ebddf887e3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.23.391. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.23.392. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~298 debug messages>

yosys [$paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:568b1c7b76b22fa1c01413ae9a83b5b013a7f30f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:931b77b893138d41dca1b8c31658105574d948d4$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~378 debug messages>

yosys [$paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:ea494de21dba5830bbe564680f0ffea8b752f6fe$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.398. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~379 debug messages>

yosys [$paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 90 unused cells and 14 unused wires.
Using template $paramod$constmap:62b06e0f008ceca4085329e81a1d900d68da9a85$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.399. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:3ddf2da986e2e5864487ae60c5662a9f106d80ba$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~695 debug messages>

yosys [$paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:b9d72c459ab6fbac38c27d8b8cee586b25fee883$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.408. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:6756fe8a9d4f13749f7e66ea5157f95bcd6e1427$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:9551aa7bc103a3fa76afb40e76da904241b785e9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~371 debug messages>

yosys [$paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 16 unused wires.
Using template $paramod$constmap:cf3153df7565c96f90300f03aa9cbb473bae1475$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc93opt_muxtree

3.23.414. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.23.415. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~278 debug messages>

yosys [$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc93clean -purge
Removed 80 unused cells and 14 unused wires.
Using template $paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.416. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.417. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:c32c595aaee9d6719b151d0021c2c1eb8392e8e7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.418. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.419. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.425. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

yosys [$paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:9b32970c464dc4141b2c42669844cd49cbfcc524$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.427. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.428. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~899 debug messages>

yosys [$paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:d184646b22409b00239d7c8c6e6c0716e466a5c2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.429. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.430. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:7ae8aed6579b72cf9d898333e06a743723d56faf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.431. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.432. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~366 debug messages>

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185clean -purge
Removed 87 unused cells and 15 unused wires.
Using template $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.433. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.434. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.435. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.436. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 17 unused wires.
Using template $paramod$constmap:be7f0a447fdb71dba768e43fa856d46f3b5ab6d3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.437. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.438. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 14 unused wires.
Using template $paramod$constmap:d1f9f1aa21bd3d40653d90790a9f193a06da202b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.439. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.440. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:154ee7a07cd80b350cd313f6e2d84fb645890eeb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.441. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.442. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~753 debug messages>

yosys [$paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848clean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:224f9ba64af9c05b162385b78b0445329b4127a1$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.443. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.444. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 295 unused cells and 17 unused wires.
Using template $paramod$constmap:b243ecfdfe9824ab69e44525ce8cc44bd30129fd$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.445. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.446. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:c0e30dfa34ad2ba1bb2e0375b1bdb82f244d7051$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.447. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.448. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848clean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:0ae4ed295a6c97adb648d5c785a013bd73709e30$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.449. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.450. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 16 unused wires.
Using template $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.451. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.452. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 200 unused cells and 17 unused wires.
Using template $paramod$constmap:cc9556214c55a8faeb106599081580d769de5962$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.453. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.454. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:5e689752e70ab869693fa8978ef33b731c33e2db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.455. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.456. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:29a6543b16d01dbd3b6f560f5cc89783f26729ca$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.457. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.458. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:c5d191e88b9e984c500e480a697a3c95f943e027$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.460. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~844 debug messages>

yosys [$paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:9d1fe459a3931e915c3ece221a4fafd26edac4d8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.462. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~878 debug messages>

yosys [$paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0fclean -purge
Removed 194 unused cells and 16 unused wires.
Using template $paramod$constmap:3e92fdb4c8d1fd30c7e5295fb8ef59a369d255de$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.463. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:df52da8e6c95b65df626332845d463a33e4155c2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.465. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.466. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~674 debug messages>

yosys [$paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 186 unused cells and 17 unused wires.
Using template $paramod$constmap:ec5ad16c65388826c1165c74687405ea15c0cc1e$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:417a009323c38dc89f67071771309d3c216e7d28$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~793 debug messages>

yosys [$paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~724 debug messages>

yosys [$paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732fclean -purge
Removed 258 unused cells and 17 unused wires.
Using template $paramod$constmap:934dc74f0e6fa4716382b4454a951fe140b78539$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.475. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~135 debug messages>

yosys [$paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.476. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.477. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.483. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~222 debug messages>

yosys [$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.484. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:70fd5042a4a07c0d45521cca3af33f72a584c828$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.490. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~412 debug messages>

yosys [$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.491. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 253 unused cells and 18 unused wires.
Using template $paramod$constmap:b835b9a5231319d8832ef30155ab721517502693$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.492. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.493. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:e66bb2e7a5ea294ecc70868abd90a4b8c22e48a2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.494. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.495. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 17 unused wires.
Using template $paramod$constmap:d13c667e447d6a79f75dc93e5ecdf4f58a7dad0e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:597faf74f43fb3c0cb94df5582f5d904cdabc3f0$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~977 debug messages>

yosys [$paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.502. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 16 unused wires.
Using template $paramod$constmap:413840791b9f0d657c01367e6b61ba435d3d5a09$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.504. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~908 debug messages>

yosys [$paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 226 unused cells and 17 unused wires.
Using template $paramod$constmap:07673897a86a55ce75c313dcb40329f09b67a6f2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.510. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~409 debug messages>

yosys [$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.511. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~373 debug messages>

yosys [$paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:91a71f8028e59e0b56e8104f5fb00b73d15512ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.512. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.513. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~136 debug messages>

yosys [$paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 35 unused cells and 12 unused wires.
Using template $paramod$constmap:48e507ae4817ced8974b56b937647f836e6388c5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.514. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.515. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:bb5e5347ef8947c1211097cc6837ed7b992b637d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.516. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.517. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 17 unused wires.
Using template $paramod$constmap:aeeaf57de0851d1d742196a6cc0e415266b0741e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.518. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.519. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:369a917c6f2ca731c91b05011c019cd9e3113d25$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.23.520. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.23.521. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~692 debug messages>

yosys [$paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 225 unused cells and 16 unused wires.
Using template $paramod$constmap:a96d070b55bed1ab0ec0dc0dba367e44a48c44dd$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.522. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.523. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~648 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.524. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.525. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732fclean -purge
Removed 216 unused cells and 17 unused wires.
Using template $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.526. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.527. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:609cfdb21e4cc1112b7f625d93b337a8397f03e8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.528. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.529. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~780 debug messages>

yosys [$paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:620baace7ebf9b0b6bdb900bd0fb76dac8a76c46$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:308eb6288ba960f85713a5e6cb19b033098304f1$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.535. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~966 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.536. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 14 unused wires.
Using template $paramod$constmap:19536449f0f9121de51b9ad62eefddc36362c876$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700opt_muxtree

3.23.537. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.23.538. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~703 debug messages>

yosys [$paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:7cf499d8af6923fdf30b8a7d99ec6e22b59cb5ba$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.539. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.540. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~694 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 173 unused cells and 17 unused wires.
Using template $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.541. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:f3d38edf12d373872eaca5ea7c234fa052b27a08$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.544. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0fclean -purge
Removed 190 unused cells and 16 unused wires.
Using template $paramod$constmap:b6c292787cf7f8c3cfade7636d81c77ee824b710$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~891 debug messages>

yosys [$paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 249 unused cells and 18 unused wires.
Using template $paramod$constmap:1339596920fe5ce8b02ea61a291bfae6865fe365$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.552. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.553. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 18 unused wires.
Using template $paramod$constmap:89722438e7136b30a9f817732680ef39b6fbc69b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.554. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.555. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:f72cbe66555acc14dc0fbc7f623d2ee2a4149a33$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.561. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~709 debug messages>

yosys [$paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.562. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:add39a951833c22609f84171bee1ee3fc8eed6bf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.564. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~715 debug messages>

yosys [$paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 209 unused cells and 18 unused wires.
Using template $paramod$constmap:5d9fe93679935f75c8a7917f664a84a72c37da43$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.565. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.566. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~744 debug messages>

yosys [$paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848clean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:95687b6bbb1ba6f3bbe07a9e0c5b6cecd979760d$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.567. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.568. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:7b4ea1410c153bb4211a4ae0565889418181fc63$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.569. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.570. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8b9579a335a49bee856ba851e7c9589aa1fce250$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.576. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~933 debug messages>

yosys [$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~759 debug messages>

yosys [$paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:420b39ffd0e0657f93b07bbea7bd983e1c0ef425$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.579. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:eaa59a44a8e277cc96a16d55f8ec999058daf80e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.581. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.582. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~661 debug messages>

yosys [$paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 198 unused cells and 17 unused wires.
Using template $paramod$constmap:7d5a41b4a27950592155fea22c124b8f96c50bd5$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~660 debug messages>

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 185 unused cells and 16 unused wires.
Using template $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.587. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 18 unused wires.
Using template $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.588. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~657 debug messages>

yosys [$paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 190 unused cells and 16 unused wires.
Using template $paramod$constmap:7ca62db6d005fc0f2984ab0233e6baf162d8d39c$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.590. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.591. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:d8cf31df1b533921dcf02b20cd7912384d58cea2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.592. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.593. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:740eee5f630904636ad2dc7be699be2b0e4bd490$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:17f17e680e19f27f80b306c951187849e20d6cf5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~802 debug messages>

yosys [$paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a62692369clean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:1cec4f4401f9674a2d0b87fcc2d54f8103527b4b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 82 unused cells and 15 unused wires.
Using template $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~786 debug messages>

yosys [$paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 237 unused cells and 17 unused wires.
Using template $paramod$constmap:9ec90d1be4e75bedb6eb989d584ef4a8e6b71e12$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:654803506fdf579aa92f60d742d7c44b38341390$paramod$d444b34909b2706ca454438d01010eecaab7fba8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700opt_muxtree

3.23.611. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~407 debug messages>

yosys [$paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.23.612. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~707 debug messages>

yosys [$paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700clean -purge
Removed 228 unused cells and 16 unused wires.
Using template $paramod$constmap:0af3fc7b2d0dbcdf96c92ee8a24b7bc2db9a5b5e$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.613. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.614. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.615. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.616. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~740 debug messages>

yosys [$paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 217 unused cells and 16 unused wires.
Using template $paramod$constmap:345a9e97af89e7a641baafd082fe7400c5519ea2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.617. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.618. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 18 unused wires.
Using template $paramod$constmap:a5885b9eb2f2e0249313306943b94449021b0d1c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.619. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.620. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~666 debug messages>

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dclean -purge
Removed 213 unused cells and 17 unused wires.
Using template $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:eebb7de4c69b4e7414d318d1ef82e3ae27503e7b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71d9d495b6d804aa49472ca9c9d4a54f42e35aca$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.631. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~941 debug messages>

yosys [$paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.632. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~331 debug messages>

yosys [$paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:0e38870bd43b32ce76ed0540d58eab903e2ca1d9$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.633. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.634. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.635. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.636. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:16b5cb639a280dc265fea962988d37c54f755201$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.637. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.638. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~746 debug messages>

yosys [$paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848clean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:8fb7715b22d1144e0f4baa40b74dc2e94a18bb50$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.639. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.640. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~660 debug messages>

yosys [$paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 201 unused cells and 17 unused wires.
Using template $paramod$constmap:d0d452d50c1605ad0d0e04233c1a00970889a3c6$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.641. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.642. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~858 debug messages>

yosys [$paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:a7ea3858eb4b2a8b4f4931d127f01017191d0ab8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.643. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.644. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~818 debug messages>

yosys [$paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0fclean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:1cef061da50e7f3939d38d298d4a93f51403d891$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.645. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.646. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.647. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.648. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c720869clean -purge
Removed 87 unused cells and 14 unused wires.
Using template $paramod$constmap:16a6496d184d56131b21f8424a5853a3ea702572$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.649. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.650. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a7clean -purge
Removed 44 unused cells and 14 unused wires.
Using template $paramod$constmap:58ed99bcbf70cabc9ce216168385d0301b3d5eb2$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.651. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.652. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:714ecb72bade123a2dbda891c2491375eee3236e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.653. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.654. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:0049d2ea50395815330c96dfbad690fa44587868$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.655. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.656. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:aecfccd385175ce9c98c254ea2f5776f72f98580$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.657. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.658. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~48 debug messages>

yosys [$paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc3967clean -purge
Removed 9 unused cells and 11 unused wires.
Using template $paramod$constmap:b631c2a8b904766661ce66115a867e124f279596$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.659. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.660. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~653 debug messages>

yosys [$paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:78a1792c5261245ff7eaf0242dba6792da0a8095$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.661. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.662. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 18 unused wires.
Using template $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.663. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.664. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~740 debug messages>

yosys [$paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:ea5402eaa587c3fedf9917792f9f7624195fa036$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.665. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.666. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be4a390e145b28053de83c7231eec0b216375ae6$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.672. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~734 debug messages>

yosys [$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.673. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185clean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:3e0f31ac2bca4aa88ca46f50b049a0452e7e9203$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.674. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.675. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~802 debug messages>

yosys [$paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732fclean -purge
Removed 191 unused cells and 16 unused wires.
Using template $paramod$constmap:3d98c8a85d13fef512dcfb166964507efc78b9f9$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.677. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~928 debug messages>

yosys [$paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 210 unused cells and 18 unused wires.
Using template $paramod$constmap:52b85116079cbd90b9cd8d596e27de3a7e07cd02$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.678. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.679. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 14 unused wires.
Using template $paramod$constmap:b8f20bffe5d354d7544b3e0119193002fb94a2b0$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.680. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.681. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~798 debug messages>

yosys [$paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adclean -purge
Removed 245 unused cells and 16 unused wires.
Using template $paramod$constmap:34f6e768cb700900938f555c1df27ac1bd5356e7$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.682. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.683. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 16 unused wires.
Using template $paramod$constmap:4d77a466dece1e2e85f6bb1ad5ad1e774bc581dd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.684. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.685. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~376 debug messages>

yosys [$paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 92 unused cells and 15 unused wires.
Using template $paramod$constmap:40f06e23a2ce7180553819cebc4d12bbf7e3e788$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.23.686. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.23.687. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.688. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.689. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 214 unused cells and 18 unused wires.
Using template $paramod$constmap:b7dd69650589e00cfb814a34c3f6483fb3fed029$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.690. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.691. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:59ce03445cf5622fe998ca5e06eb19ef38ed6cd6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.692. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.693. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~125 debug messages>

yosys [$paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 37 unused cells and 13 unused wires.
Using template $paramod$constmap:a5dd42f96a1d0d276385038ceda2115e5f2df537$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.694. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.695. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~676 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 18 unused wires.
Using template $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.696. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.697. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848clean -purge
Removed 223 unused cells and 17 unused wires.
Using template $paramod$constmap:d635dab31f87637c53f04732c163382cd4b446df$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.698. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.699. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732fclean -purge
Removed 235 unused cells and 17 unused wires.
Using template $paramod$constmap:664ae8b61f183182eabbd4975d1b8a194387812c$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.700. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.701. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:84d02f97b2070d13304fdc9d3559fa4163e2cdcc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.702. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.703. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 100 unused cells and 15 unused wires.
Using template $paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.23.704. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.23.705. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~116 debug messages>

yosys [$paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:658681b3b8d9d7da6d626de890a5e57cf1f87c7b$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.706. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.707. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:4f9f740e7834e7a50c42a73cb0bb2842b94f884c$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.708. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.709. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:be8dc1430e672b103ff06ae97b2de2fdf8a80480$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.710. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.711. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:fa1c94326d12a1846fe13ab1bf7021dcfdceb809$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.712. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.713. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:c5cb56285a4cbc5174960a52e94a93061346d2bb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc93opt_muxtree

3.23.714. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.23.715. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~275 debug messages>

yosys [$paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc93clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:26c7af266b8e843764df5d30ef905ab07d33582c$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.716. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.717. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:d2b98ceeccabf1436426aa1094048eee96774784$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.718. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.719. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~867 debug messages>

yosys [$paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 273 unused cells and 17 unused wires.
Using template $paramod$constmap:59264644aecef9b345674cfd78d043a029c0757f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.720. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.721. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a62692369clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:3aeb303afc079db734549fe6eec611b1ffa8c76f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.722. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.723. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~749 debug messages>

yosys [$paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732fclean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:5cbef000427f0fb0e947d2051a6b22de99dadb62$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.724. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.725. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~766 debug messages>

yosys [$paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848clean -purge
Removed 231 unused cells and 17 unused wires.
Using template $paramod$constmap:575ac74cab978c065b5e830cb2510277d4e179fe$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.726. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.727. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~886 debug messages>

yosys [$paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:42ebb958347e0833bd507d5e630ca4a55fab5f00$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.728. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.729. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 17 unused wires.
Using template $paramod$constmap:1cf908fc39632e5cc0445cd8593bafc2a7843d8b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.23.730. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.23.731. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~307 debug messages>

yosys [$paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 74 unused cells and 15 unused wires.
Using template $paramod$constmap:9e41cb76ca572e8a73a5db21eba7f645da401ddc$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.732. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.733. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~710 debug messages>

yosys [$paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 216 unused cells and 18 unused wires.
Using template $paramod$constmap:625757dd2c58fe8775eede2256fb6fa9c591a932$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.734. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.735. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:089688b89c3d179ec30b6e1d296f63cac46e8372$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.736. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.737. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a62692369clean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:a5222b33a431d7ba8ac27c792a56780b55528a8b$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.738. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.739. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 14 unused wires.
Using template $paramod$constmap:bc4605b253a8a931f9887901b5e23ed2f07c8f6b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.740. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.741. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:682a2e47e1a3d9aa6bdab08954abc8a43ab6ccf2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.742. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.743. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 179 unused cells and 18 unused wires.
Using template $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.744. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.745. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~797 debug messages>

yosys [$paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:6494d76ec44a5d080172fb0e374178386df6efee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.746. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.747. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:9dfa01fbbf713ee30bdaf34b9247da2eda75708b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.748. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.749. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~696 debug messages>

yosys [$paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194dclean -purge
Removed 195 unused cells and 18 unused wires.
Using template $paramod$constmap:3673490c172f543de8a611f068453013a98792a3$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.23.750. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.23.751. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~685 debug messages>

yosys [$paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 231 unused cells and 16 unused wires.
Using template $paramod$constmap:f90f96a48eed85c1d4004b478a091f0178a21c2f$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.752. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.753. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 284 unused cells and 16 unused wires.
Using template $paramod$constmap:6802b506c18aced5c23c7a5a2a3b83c19ee34f1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.754. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.755. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:b2e5b63fca5e9cb6e3c6d642982f90322194aaaf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.756. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.757. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a62692369clean -purge
Removed 250 unused cells and 18 unused wires.
Using template $paramod$constmap:c55a1e7ee9d035832726adf938c2b06f37edc4c3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.758. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.759. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:2e85f3cb23bf2ec9d78655f10d1426bccbb43b78$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.760. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.761. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~875 debug messages>

yosys [$paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0fclean -purge
Removed 231 unused cells and 17 unused wires.
Using template $paramod$constmap:66fd5cf2919bf01a5d81f19142737a014db4aa59$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.762. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.763. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~336 debug messages>

yosys [$paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:c998001cde78b1230ce45ba187192b1cf13f6b4b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.764. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.765. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:c33f5af20281dac73a31d67d1000bedb3da7d735$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.766. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.767. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a62692369clean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:f286518b1e0b4fd55cb01eb9edcf7d13bcb20605$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.768. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.769. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~903 debug messages>

yosys [$paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 232 unused cells and 17 unused wires.
Using template $paramod$constmap:8874b1ac36e8b7b2d3a72b9a2268bf3f109f2c68$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.770. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.771. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 235 unused cells and 16 unused wires.
Using template $paramod$constmap:7ffa031c020e56d98ebf682271b787e2b691cca1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.772. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.773. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 281 unused cells and 17 unused wires.
Using template $paramod$constmap:c20b9d931b5c48ec68e9666b33ead35be850c143$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.774. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.775. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~813 debug messages>

yosys [$paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a62692369clean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:c06f8c58e5cdafd5dec64f03ad9f6d025d986edf$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.776. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.777. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:c31e3e61ec274f23020b8a1015b30b3ac8c64907$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.778. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.779. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a62692369clean -purge
Removed 228 unused cells and 18 unused wires.
Using template $paramod$constmap:3511bf0b9aef2822ebf82ae12c3ee7be11065507$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc93opt_muxtree

3.23.780. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.23.781. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~286 debug messages>

yosys [$paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc93clean -purge
Removed 77 unused cells and 15 unused wires.
Using template $paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.782. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.783. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:5159fe1455e2a4d1ed6ed18c7782ab7bbd85f08e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.784. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.785. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:8d3b7160403002b9828e03681f2b4b7f57e45f74$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.786. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.787. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~876 debug messages>

yosys [$paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 18 unused wires.
Using template $paramod$constmap:5337e1d78b593752ff39301ed6f129d7fc6e3d07$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.788. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.789. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~138 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_muxtree

3.23.790. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.23.791. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~46 debug messages>

yosys [$paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc3967clean -purge
Removed 11 unused cells and 11 unused wires.
Using template $paramod$constmap:b01b59d7a89b86ddc76f276a2164f9e3248a67b0$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.792. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.793. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194dclean -purge
Removed 153 unused cells and 17 unused wires.
Using template $paramod$constmap:68bf98464c39510626f92d55947d98e5d359a424$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.794. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.795. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~143 debug messages>

yosys [$paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 14 unused wires.
Using template $paramod$constmap:320900df8faee1b0a0d047bab9407b7f040c03d4$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.796. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.797. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 15 unused wires.
Using template $paramod$constmap:b7a4de487aa276882174b113ba979ee5d64e6919$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.798. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.799. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 236 unused cells and 17 unused wires.
Using template $paramod$constmap:0a751aebca6d1e6cb90e3a86f26096d785196066$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.800. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.801. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.802. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.803. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 145 unused cells and 16 unused wires.
Using template $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.804. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.805. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:0747947135fffa9f45ed10cc620816b9e80ec3a4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.806. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.807. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:3dae60e63cc75d883bc8faf3b0b18dfc2d27749d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.808. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.809. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:a2963885db22ea11791856a479ec299241171e9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.810. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.811. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:41f1588cda904eac70aa2117e5c2ab687e19037e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.812. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.813. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.814. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.815. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 15 unused wires.
Using template $paramod$constmap:f0f5bd9a8ffae588de7bc424d5275a535b0e5309$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.816. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.817. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:576fbf4cc531c15732833a24f82d84630c1c2993$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.818. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.819. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~687 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.820. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.821. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:92538c1e62fba6c9a89669058f406cb9bbbc38e8$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.822. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.823. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732fclean -purge
Removed 235 unused cells and 17 unused wires.
Using template $paramod$constmap:e624ab07ed4120f2413b2d856d35f619299159f4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.23.824. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.23.825. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~762 debug messages>

yosys [$paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 251 unused cells and 16 unused wires.
Using template $paramod$constmap:ed0e5274f99ad2cc3945d588f93a4cc7e6b737ba$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.826. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.827. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 17 unused wires.
Using template $paramod$constmap:a5603ecab7b222fec4acd37244b7b8944cdf386d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.23.828. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.23.829. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~323 debug messages>

yosys [$paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 113 unused cells and 15 unused wires.
Using template $paramod$constmap:57980f6909153ed692aaca587c58b97c705ecc48$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.830. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.831. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~821 debug messages>

yosys [$paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 301 unused cells and 17 unused wires.
Using template $paramod$constmap:2afad4e2d906d42ff5eeda84d9f05b0ff0b84528$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.832. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.833. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:a48c2e45537dade1a096633489dc36d55a529827$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.834. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.835. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 14 unused wires.
Using template $paramod$constmap:f3ba549e3b14f7765162a50e9d4a2ce33755a810$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.836. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.837. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:44cd97907898cdbeaf6d74eb22e9f5bba1a4ef3e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.838. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.839. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~694 debug messages>

yosys [$paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:ca17a16fdbbbc43d3eb103fe7adb49e8c0305434$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.840. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.841. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:388c5a4630d394bf4080974cf3ef4ae454fea921$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.842. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.843. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 16 unused wires.
Using template $paramod$constmap:ec918a50fd4c8dc80a6e3f18ee100dcc8bd06c4e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.844. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.845. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:f2fe0641f6488b96af7ac3eb80d8637fb8fb4575$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.846. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.847. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 285 unused cells and 16 unused wires.
Using template $paramod$constmap:59f1ed31cb8955d875b851af345e3f9853037b6c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.848. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.849. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185clean -purge
Removed 96 unused cells and 15 unused wires.
Using template $paramod$constmap:14685ebfbe0646f7b63686e051dd31a14d0bdd21$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.23.850. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.23.851. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~708 debug messages>

yosys [$paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 211 unused cells and 16 unused wires.
Using template $paramod$constmap:3a9f7baabd91d7d2525fc1ec5ba785e3b643b3de$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.852. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.853. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~720 debug messages>

yosys [$paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 208 unused cells and 18 unused wires.
Using template $paramod$constmap:63ef84a8e57a954326e259df5bb02fb162eb9284$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.23.854. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.23.855. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~290 debug messages>

yosys [$paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.23.856. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.23.857. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~113 debug messages>

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.858. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.859. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732fclean -purge
Removed 220 unused cells and 17 unused wires.
Using template $paramod$constmap:f99930c899e1a8eb53bca7b4ef216d173b8a796a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.860. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.861. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~785 debug messages>

yosys [$paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adclean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:535af5bf23da427a2271b65fd135088f7bebae53$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.862. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.863. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:c314e6db200164772c389da0c5eef7e8829f5aa8$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554opt_muxtree

3.23.864. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554opt_expr -mux_undef -mux_bool -fine

3.23.865. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~525 debug messages>

yosys [$paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554clean -purge
Removed 171 unused cells and 16 unused wires.
Using template $paramod$constmap:e9cadb66856cb0f66c6308d3e5dbe06729bbe82a$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.866. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.867. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~663 debug messages>

yosys [$paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194dclean -purge
Removed 221 unused cells and 18 unused wires.
Using template $paramod$constmap:4f1505b7c43cbe5cc42f213f03117589a9321259$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.868. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.869. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a62692369clean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:02640a24dc325e5ae145c218bbb5be7172c36db3$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.870. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.871. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.23.872. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.23.873. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:fa4718547274e74681d432777efaaf0ed76b1c07$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.874. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.875. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~354 debug messages>

yosys [$paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185clean -purge
Removed 81 unused cells and 14 unused wires.
Using template $paramod$constmap:414b5d1e172b926f801aa019f0659fd0ebf280a4$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.876. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.877. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~692 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 223 unused cells and 17 unused wires.
Using template $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.23.878. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.23.879. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~54 debug messages>

yosys [$paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 16 unused cells and 12 unused wires.
Using template $paramod$constmap:87019ef76349652ff87f47aaf2e0e0f28f7bff20$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.880. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.881. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 17 unused wires.
Using template $paramod$constmap:e29a215e5d28e5859c6f16cf9e7ffb6d17975abd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.882. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.883. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.884. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.885. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a62692369clean -purge
Removed 224 unused cells and 17 unused wires.
Using template $paramod$constmap:89381415b43e339d91cf4a605ae2901fa580e0f5$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.886. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.887. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.888. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.889. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~650 debug messages>

yosys [$paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 199 unused cells and 16 unused wires.
Using template $paramod$constmap:bf618cc7b3bfad45ceb4b8dd65352aedd03a1327$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
Creating constmapped module `$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334copt_muxtree

3.23.890. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334copt_expr -mux_undef -mux_bool -fine

3.23.891. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~105 debug messages>

yosys [$paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334cclean -purge
Removed 33 unused cells and 13 unused wires.
Using template $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.892. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.893. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:4101a24300134a9a486c51be45bec196b56c50e0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.894. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.895. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732fclean -purge
Removed 243 unused cells and 18 unused wires.
Using template $paramod$constmap:ec1277ab08050f1f718b4b1d0968311961568eb4$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.896. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.897. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:577bdbf8ae7acaaf7835a53c0190f6498bb3deb2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.898. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.899. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732fclean -purge
Removed 187 unused cells and 18 unused wires.
Using template $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.900. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.901. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:d0ab63f60c66a0fd35b56874b744a797d3473d39$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.902. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.903. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.904. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.905. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 260 unused cells and 18 unused wires.
Using template $paramod$constmap:3847170242b74aac0c3745b2d7999b0f482c75e3$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.906. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.907. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~825 debug messages>

yosys [$paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:663de6aba81e96851405b2ddb8e25912feb6b734$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.908. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.909. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:b581faa4dbd65e4e55d5e75136e55abf90e8743a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.910. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.911. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:16fd64b17a051ca204174035ce53de2cbfcd4dce$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.912. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.913. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185clean -purge
Removed 106 unused cells and 14 unused wires.
Using template $paramod$constmap:686d6f655498532854716899db6eed9228c180f8$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.914. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.915. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185clean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:b4185c17311be44c0074f823eae31cd955459082$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.921. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~484 debug messages>

yosys [$paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.922. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 14 unused wires.
Using template $paramod$constmap:e2f0b3780c67236dc9c06fac88b98fb43b3451e4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.923. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.924. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:8e81b47bee04181768b9ed3e45b25c9fec8fc033$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.925. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.926. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:ad4b46242fb0874a478fd8f176d317210ace6a75$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.927. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.928. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0fclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:b68fd1f85828c8ba1b95c26284c6f3e7d9996012$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.929. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.930. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dclean -purge
Removed 153 unused cells and 17 unused wires.
Using template $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.931. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.932. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:903cef0a9dabc07aefd6f8bf36aecd8f1309d255$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.933. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.934. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 17 unused wires.
Using template $paramod$constmap:7fef0017bda18cf1738fd2dbf2e6e453c696f6a1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.935. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.936. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:be678b6af31a5bdd9f5f110cb25b3a636e03660a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.937. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.938. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~854 debug messages>

yosys [$paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0fclean -purge
Removed 247 unused cells and 17 unused wires.
Using template $paramod$constmap:70850ba0da1bb49f620b775997134ff49a19dbec$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.939. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.940. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185clean -purge
Removed 78 unused cells and 14 unused wires.
Using template $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.941. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.942. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 222 unused cells and 17 unused wires.
Using template $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.23.943. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.23.944. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~650 debug messages>

yosys [$paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:b2ac03a9c5cfed5f4284cbbcbf80c673c1374f82$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.945. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.946. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:dba42b380c0a8b46491a5a68e5bcbe2e50ba3a99$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.947. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.948. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185clean -purge
Removed 97 unused cells and 14 unused wires.
Using template $paramod$constmap:4d0ae702ad98ed8a24929c993e332fc7a21e22cd$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.949. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.950. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~134 debug messages>

yosys [$paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:6768af80bc526cae2209ba550c659dfe3686f9f5$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
Creating constmapped module `$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fopt_muxtree

3.23.951. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fopt_expr -mux_undef -mux_bool -fine

3.23.952. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~712 debug messages>

yosys [$paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fclean -purge
Removed 207 unused cells and 16 unused wires.
Using template $paramod$constmap:66e6cfecf0779a7414ba8864905c28c3ffe6e0e8$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.953. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.954. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:a0274815e1eb0b3e9052482886ce65bef163276b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.955. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.956. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~864 debug messages>

yosys [$paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0fclean -purge
Removed 208 unused cells and 16 unused wires.
Using template $paramod$constmap:dd411247232fca16688dee0c6d2266c498c7bde1$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.957. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.958. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 16 unused wires.
Using template $paramod$constmap:fa0ba0a6ebac9f27d08ed2c84c55b2ffe3cd09cf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.959. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.960. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:4eb9697acf1364afc7036d9443a3d02fa1c77643$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.23.961. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.23.962. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~282 debug messages>

yosys [$paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 85 unused cells and 14 unused wires.
Using template $paramod$constmap:4bc5f34543b46aa922c579eedd0cea1bc379090a$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.963. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.964. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.965. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.966. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~726 debug messages>

yosys [$paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848clean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:8db06326eff32331b396925e568e9aaf4ba764be$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.967. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.968. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~728 debug messages>

yosys [$paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 218 unused cells and 16 unused wires.
Using template $paramod$constmap:cca8be65c825f9f2ffde4145dd9c749b0cc425b7$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.969. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.970. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~765 debug messages>

yosys [$paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a62692369clean -purge
Removed 285 unused cells and 17 unused wires.
Using template $paramod$constmap:4bd3e717c0c1c7eb64608be2167f676648adeb2a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.971. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.972. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adclean -purge
Removed 226 unused cells and 16 unused wires.
Using template $paramod$constmap:95a89c98503cce3bcba8811e4da9145ca15eed1b$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.973. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.974. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~784 debug messages>

yosys [$paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:00ddb69de2a97d3e879f9768bdbf6ae5824c5367$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.975. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.976. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 236 unused cells and 17 unused wires.
Using template $paramod$constmap:900d7b0cdafffb2358d9f7ba0f611394c5628e7d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.977. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.978. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~774 debug messages>

yosys [$paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732fclean -purge
Removed 224 unused cells and 18 unused wires.
Using template $paramod$constmap:fad19b493e11c5aa7365ee314eed7c032e6e57b2$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.979. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.980. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~355 debug messages>

yosys [$paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 104 unused cells and 14 unused wires.
Using template $paramod$constmap:efda950b6f27a88bc7bf780aa40a5b8af7cd714c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.981. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.982. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 18 unused wires.
Using template $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.983. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.984. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:f643d8b6d5df81ad2cd7c11d0b7b2b7d5acd3a8e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.985. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.986. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:d2a25994a22ffb906210f1c5a8aeee90c11a597c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.987. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.988. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~673 debug messages>

yosys [$paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 18 unused wires.
Using template $paramod$constmap:98eb8f9bf51385b021f94b888df6558afc46fb0a$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.989. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.990. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a62692369clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:a89c7886a376cd7d556048713b70aa903b017cd4$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.23.991. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.23.992. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~700 debug messages>

yosys [$paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 195 unused cells and 17 unused wires.
Using template $paramod$constmap:38d83e0f359f8493f2e3bde3da75ffc1452337ce$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.23.993. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.23.994. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1000. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~181 debug messages>

yosys [$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1001. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0fclean -purge
Removed 195 unused cells and 17 unused wires.
Using template $paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc93opt_muxtree

3.23.1002. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.23.1003. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~280 debug messages>

yosys [$paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc93clean -purge
Removed 80 unused cells and 15 unused wires.
Using template $paramod$constmap:d94155e72efd2f8c2e3e7e2b597e95f5aee9c757$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.1004. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.1005. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:8f177817968fc23d77ed0a05a274fbd561276445$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1006. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1007. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 286 unused cells and 17 unused wires.
Using template $paramod$constmap:1e5d28673d686a13448242cbf48478b9ea1ffdf0$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1008. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1009. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1010. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1011. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~898 debug messages>

yosys [$paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 245 unused cells and 17 unused wires.
Using template $paramod$constmap:4910c0e2d5656eba342fc486d862085bb54755e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.1012. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.1013. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732fclean -purge
Removed 157 unused cells and 17 unused wires.
Using template $paramod$constmap:20c277fc6d10a79417ec526a835495a9dd132193$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1014. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1015. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:8773989e1d9ca9dc7b79dc564dfb14d3bcce23cb$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1016. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1017. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:ad945bb6d9f7679e5c2ed2670be6e1f49d05eca9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1018. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1019. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:a356bf96c20ef3a70852aab502836ea1510b004d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.1020. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.1021. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:75e6e0698657a4693b71c65a5ad83a94e3e7c015$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1022. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1023. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 245 unused cells and 16 unused wires.
Using template $paramod$constmap:49a59fc70555e1c5b65746c20c62fccaf8768ee1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.1024. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.1025. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~683 debug messages>

yosys [$paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194dclean -purge
Removed 198 unused cells and 17 unused wires.
Using template $paramod$constmap:ff99a0eb4a8ee360ed42a93eb64aae53244f6567$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.1026. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.1027. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.23.1028. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.23.1029. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~645 debug messages>

yosys [$paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 201 unused cells and 17 unused wires.
Using template $paramod$constmap:363fa767544c93da5697613811dad987d6948ee9$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1030. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1031. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:bcd24b5d92446b1122cf145676f1a88413803cc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.1032. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.1033. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~149 debug messages>

yosys [$paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 14 unused wires.
Using template $paramod$constmap:4132a1455b4e853e5e365cf983a62fc7254af668$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.1034. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.1035. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 12 unused wires.
Using template $paramod$constmap:1f391a2eada48e6d2f7b3eb74772b385a14b4b38$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1036. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1037. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:dddfd2cceaa2f100ce455616f9fc98bc1e3e6df9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1038. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1039. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:b32f6b949c6699f8125e1dd2433be055b1a455fb$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1040. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1041. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 241 unused cells and 17 unused wires.
Using template $paramod$constmap:01e03b6f9419463949d856859cabf99a1039433d$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a62692369opt_muxtree

3.23.1042. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.23.1043. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~775 debug messages>

yosys [$paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a62692369clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:8bf2d280243d3622d79ae2b98c2bcbddf1a5ce6f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.1044. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.1045. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~706 debug messages>

yosys [$paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 235 unused cells and 16 unused wires.
Using template $paramod$constmap:f4ac77ec0e3389aedbf8e97296fddcf7610d41fb$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.1046. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.1047. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:9e5b3c9085504e90bc2eacc8cdf2c2033c6ef091$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1053. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~705 debug messages>

yosys [$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1054. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 235 unused cells and 17 unused wires.
Using template $paramod$constmap:3aeb0e4bc539fe32f9b754f9bf4180218cfc8ccc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.1055. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.1056. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 241 unused cells and 18 unused wires.
Using template $paramod$constmap:f0122729c4414da928952380ca2850656f7d2fc2$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.1057. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.1058. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~755 debug messages>

yosys [$paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 267 unused cells and 18 unused wires.
Using template $paramod$constmap:9541ac40b71682214977004370b816a763a6d1a6$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.1059. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.1060. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~758 debug messages>

yosys [$paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 213 unused cells and 16 unused wires.
Using template $paramod$constmap:71dcf1cb2f0909c22eb11b6aab72e6386ae62f01$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.1061. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.1062. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~741 debug messages>

yosys [$paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848clean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:b742946a546c5540487a365da23face566620217$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.1063. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.1064. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~707 debug messages>

yosys [$paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1065. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1066. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 17 unused wires.
Using template $paramod$constmap:d251cbf64ec26d8d6ddd2fe42e3f7ba20a700960$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1072. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~171 debug messages>

yosys [$paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1073. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:d260892216dac2a127b4cfe569b2f813781d9cc2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1074. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1075. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:6594f7ea44ab87dd383325512df92e3345adefae$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.1076. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.1077. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~408 debug messages>

yosys [$paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185clean -purge
Removed 52 unused cells and 15 unused wires.
Using template $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1078. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1079. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:99ebaa269e801e0628741d6ffa3648176ac945c4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1080. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1081. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 301 unused cells and 17 unused wires.
Using template $paramod$constmap:adfd4f5131b29ea4a054a8a5d54e1ec6472997d7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1082. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1083. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:9c01cd424414fa34e89d5667c6d6a096c1cd3b27$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869opt_muxtree

3.23.1084. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.23.1085. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~312 debug messages>

yosys [$paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c720869clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:5daa8116d1ab937b2c10452932cc5f1f182b1969$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1086. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1087. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:71ad1de77f2191ea1677d00b4d231c789985f61c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.1088. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.1089. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 42 unused cells and 13 unused wires.
Using template $paramod$constmap:b486091d407701794f5ceed4d12147474a20f1a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1090. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1091. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:46347559c48b66f576f2975c76a344aa37aefd62$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1092. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1093. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 262 unused cells and 17 unused wires.
Using template $paramod$constmap:6285c177bfde6b5b79556cce71ca831f4111c03e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.23.1094. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.23.1095. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~300 debug messages>

yosys [$paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 106 unused cells and 15 unused wires.
Using template $paramod$constmap:f77eab94ba6ffb768868ddb8b97c38698850b43d$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1096. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1097. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 18 unused wires.
Using template $paramod$constmap:c9b5fef856499c9da7471f32c3b989e79bd53639$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_muxtree

3.23.1098. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.23.1099. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~661 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dclean -purge
Removed 217 unused cells and 17 unused wires.
Using template $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.1100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.1101. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:df754e87b4a38735919809f0ca18c872f905e8a9$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.23.1102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.23.1103. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~618 debug messages>

yosys [$paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 216 unused cells and 16 unused wires.
Using template $paramod$constmap:2c9cdb54993eac27aa5f59c71478f06142a5e95c$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.23.1104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.23.1105. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~767 debug messages>

yosys [$paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:c01cf9423dfefa46fb15bd4369e7d84e95920301$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 255 unused cells and 17 unused wires.
Using template $paramod$constmap:a5d06acd13b17e29f6220859eae773c30f56caef$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~858 debug messages>

yosys [$paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 18 unused wires.
Using template $paramod$constmap:83108116cec863c27e503bbbf17f46d22d846762$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.1110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.1111. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~743 debug messages>

yosys [$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732fclean -purge
Removed 243 unused cells and 17 unused wires.
Using template $paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.1112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.1113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:48aedb30e0b2aca7eb48c101635be06918e00e83$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.1114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.1115. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adclean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:2f9cfc496c4cc2bd69ff2f187047c9957c9c6d9c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.1118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.1119. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~747 debug messages>

yosys [$paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732fclean -purge
Removed 239 unused cells and 17 unused wires.
Using template $paramod$constmap:50e686d5019c29bdc0e79816da8344f372da7c68$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.1120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.1121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~723 debug messages>

yosys [$paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 205 unused cells and 18 unused wires.
Using template $paramod$constmap:bee58f3ddad8ef191cabbed9067d81f7d6d3acbf$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.23.1122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.23.1123. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~736 debug messages>

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 217 unused cells and 16 unused wires.
Using template $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1125. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~801 debug messages>

yosys [$paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 290 unused cells and 17 unused wires.
Using template $paramod$constmap:2b34a3b6445b841100946ec52cda7cc1e16d61f5$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.23.1126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.23.1127. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 86 unused cells and 15 unused wires.
Using template $paramod$constmap:a953a7ef9a38aa15df497012b8c4ee507e01977f$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.23.1128. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.23.1129. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1131. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~869 debug messages>

yosys [$paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 260 unused cells and 17 unused wires.
Using template $paramod$constmap:c5aba85e3a380f7ee1f01f4e7d6d64eebc7898da$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.1132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.1133. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:2ea27d404b6566b947a0378b3a8baa10e92b8897$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1135. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~370 debug messages>

yosys [$paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:522eb624a19456443b306733e364d6fbc2875950$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~888 debug messages>

yosys [$paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 242 unused cells and 16 unused wires.
Using template $paramod$constmap:192affdbd94388ecd23cae8051a59493d4a91fa0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1139. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~828 debug messages>

yosys [$paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0fclean -purge
Removed 247 unused cells and 16 unused wires.
Using template $paramod$constmap:875ac2ef9d87fc987f255a05f2046d390818c7d4$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1141. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~903 debug messages>

yosys [$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 232 unused cells and 17 unused wires.
Using template $paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1143. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 16 unused wires.
Using template $paramod$constmap:54447e0f6008015968f4636218703f1cd1917a8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1145. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0fclean -purge
Removed 283 unused cells and 16 unused wires.
Using template $paramod$constmap:25e7d6dcdfca872228fd96abace0afeaf2326867$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1147. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~881 debug messages>

yosys [$paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 17 unused wires.
Using template $paramod$constmap:913235b292ba6f5fd5a0e105664b6c030b0b693a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 242 unused cells and 18 unused wires.
Using template $paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1151. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~868 debug messages>

yosys [$paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 263 unused cells and 18 unused wires.
Using template $paramod$constmap:f68ef4e09acbea9d3d25ad9ec87939a40f0aef08$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.23.1152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.23.1153. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 232 unused cells and 16 unused wires.
Using template $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1155. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 246 unused cells and 18 unused wires.
Using template $paramod$constmap:0a4d68e571fd7692bcb709bd51d7e6ac6dab1d1a$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1156. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1157. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1159. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~832 debug messages>

yosys [$paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 18 unused wires.
Using template $paramod$constmap:13e1de71c0c941d521aef09c8ddaa6748bf38355$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1161. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~860 debug messages>

yosys [$paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:b9ea5475bfdfcfaa8a7a32cf05c29df12ab5c851$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0fclean -purge
Removed 245 unused cells and 16 unused wires.
Using template $paramod$constmap:5a4301f74ee0f43a8f3dd7820911b0db68f398fe$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 257 unused cells and 17 unused wires.
Using template $paramod$constmap:67d91131903b73a7b643e35404f27789641d4e43$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1167. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:421d1a839ca68691d0c7d3c30de1e3f83b08b529$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.23.1168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.23.1169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~154 debug messages>

yosys [$paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 22 unused cells and 13 unused wires.
Using template $paramod$constmap:9083b5d811358713f77567dfff6fbf7c254e6523$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
Creating constmapped module `$paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89opt_muxtree

3.23.1170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89opt_expr -mux_undef -mux_bool -fine

3.23.1171. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~672 debug messages>

yosys [$paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89clean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:3e179245bd09d7661069fa43c8eaf124272c694a$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adopt_muxtree

3.23.1172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.23.1173. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~784 debug messages>

yosys [$paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adclean -purge
Removed 273 unused cells and 16 unused wires.
Using template $paramod$constmap:12134cd205460b18076d2ef61f4f3a0243109858$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.23.1174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.23.1175. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:3c6aa456d014f90d429ded831a4c87ae77eb8880$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700opt_muxtree

3.23.1176. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.23.1177. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700clean -purge
Removed 235 unused cells and 17 unused wires.
Using template $paramod$constmap:c416a5cd5db7c36329f57594c55d3b9eeabc9fdc$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.1178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.1179. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~756 debug messages>

yosys [$paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848clean -purge
Removed 237 unused cells and 16 unused wires.
Using template $paramod$constmap:e01185ccb8680c058659d4f759dfe2c41df6be3b$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.1180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.1181. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:bf11eec7b86abfd55a83dba12c5625106e886b9b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1183. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 297 unused cells and 17 unused wires.
Using template $paramod$constmap:b4e350e14b9514e9e1b028762b077d5cd32d3ad0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.23.1184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.23.1185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~773 debug messages>

yosys [$paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 250 unused cells and 18 unused wires.
Using template $paramod$constmap:b22198d486207a91248ba235ca1d1fad49b6544d$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fopt_muxtree

3.23.1186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.23.1187. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 17 unused wires.
Using template $paramod$constmap:3de035ad1515fc4174ff8a21433e1450e1efff3e$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.23.1188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.23.1189. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~761 debug messages>

yosys [$paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 163 unused cells and 17 unused wires.
Using template $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.23.1190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.23.1191. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~760 debug messages>

yosys [$paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:f255c56648d45d5bb8f034eac73cbb33dd524ad5$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848opt_muxtree

3.23.1192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.23.1193. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848clean -purge
Removed 213 unused cells and 16 unused wires.
Using template $paramod$constmap:f97fdd00b686a14b3d2a236308e0d3cf4916a7f0$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1195. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 17 unused wires.
Using template $paramod$constmap:e8b333f2a3dd0a362da2cf75f78c809cc85d307e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1197. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 16 unused wires.
Using template $paramod$constmap:6cc97b77f520c9fca862955efa58588b1b7748f7$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1199. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:46b9ff7c1d69c4b05f0f5a28d0efafbcb8fe1c16$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.1200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.1201. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~343 debug messages>

yosys [$paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:eda3fdd31c5e7d7f71fcfe4e236e79f3a16e5d8b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1203. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~349 debug messages>

yosys [$paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 117 unused cells and 15 unused wires.
Using template $paramod$constmap:8f5280423b54d6ca55ae794341aca37b5fe5a392$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6afb5890d4f36c97dd54c9739962a587cb6bc50d$paramod$93d4205eb2d32055339643dbb31fe64d0d70850a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1210. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 17 unused wires.
Using template $paramod$constmap:1c7341ffe1e7ac8746a3055a627732dfcd8c48ca$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1212. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~356 debug messages>

yosys [$paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 115 unused cells and 16 unused wires.
Using template $paramod$constmap:05fd1f12608a82436cd90b842864a4a722217941$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1214. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1014 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 114 unused cells and 17 unused wires.
Using template $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1216. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~873 debug messages>

yosys [$paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 16 unused wires.
Using template $paramod$constmap:14e115ff8f94e7907f3a85308446045a27270834$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 14 unused wires.
Using template $paramod$constmap:ad55c07425feca2754a8d17e86ed71398507f6d5$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_muxtree

3.23.1219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.23.1220. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185opt_muxtree

3.23.1221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.23.1222. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185clean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:04d1d3a57fb7bd4d404018cdad29d3ed806e445e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1224. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1002 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 144 unused cells and 17 unused wires.
Using template $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.23.1225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.23.1226. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~986 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 160 unused cells and 17 unused wires.
Using template $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0fopt_muxtree

3.23.1227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.23.1228. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0fclean -purge
Removed 250 unused cells and 16 unused wires.
Using template $paramod$constmap:3b068afe20ee8defe8cf9ccb7404ac5c72bb2bb6$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.23.1229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.23.1230. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 111 unused cells and 14 unused wires.
Using template $paramod$constmap:4eabc79cde5964167a807fab3a38243f88b8cfff$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~2 debug messages>

yosys> stat

3.24. Printing statistics.

=== spla ===

   Number of wires:              12504
   Number of wire bits:         2939274
   Number of public wires:        1340
   Number of public wire bits:    1340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17017
     $_MUX_                      12930
     $_NOT_                       3977
     $_OR_                         110


yosys> opt

3.25. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
<suppressed ~28500 debug messages>
Removed a total of 9500 cells.

yosys> opt_muxtree

3.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 7315 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.
<suppressed ~1455 debug messages>

3.25.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff

3.25.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 668 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.25.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.25.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.25.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.25.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.26. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.
<suppressed ~1455 debug messages>

yosys> opt_merge

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

yosys> opt_dff

3.26.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

3.26.5. Finished fast OPT passes.

yosys> memory_map

3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_share

3.28.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1045$spla.v:1865$2891.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_1045$spla.v:1865$2891.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_1045$spla.v:1865$2891.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1047$spla.v:1866$2894.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_1047$spla.v:1866$2894.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_1047$spla.v:1866$2894.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1145$spla.v:1915$3041.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_1145$spla.v:1915$3041.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_1145$spla.v:1915$3041.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1349$spla.v:2017$3347.$auto$simplemap.cc:278:simplemap_mux$17032 in front of them:
        $techmap$verific$shift_right_1349$spla.v:2017$3347.$auto$simplemap.cc:278:simplemap_mux$17237
        $techmap$verific$shift_right_1349$spla.v:2017$3347.$auto$simplemap.cc:278:simplemap_mux$17221

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_1387$spla.v:2036$3404.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_1387$spla.v:2036$3404.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_1387$spla.v:2036$3404.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_2493$spla.v:2589$5063.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_2493$spla.v:2589$5063.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_2493$spla.v:2589$5063.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_2573$spla.v:2629$5183.$auto$simplemap.cc:278:simplemap_mux$13088 in front of them:
        $techmap$verific$shift_right_2573$spla.v:2629$5183.$auto$simplemap.cc:278:simplemap_mux$13288
        $techmap$verific$shift_right_2573$spla.v:2629$5183.$auto$simplemap.cc:278:simplemap_mux$13280

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_471$spla.v:1578$2030.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_471$spla.v:1578$2030.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_471$spla.v:1578$2030.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$12848 in front of them:
        $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$13056
        $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$13040

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$12880 in front of them:
        $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$13088
        $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$13072


yosys> opt_dff

3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.
<suppressed ~10 debug messages>

3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce -full

3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_share

3.28.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$12656 in front of them:
        $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$13088
        $techmap$verific$shift_right_581$spla.v:1633$2195.$auto$simplemap.cc:278:simplemap_mux$13056


yosys> opt_dff

3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.
<suppressed ~1 debug messages>

3.28.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce -full

3.28.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.28.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_share

3.28.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.28.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.28.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce -full

3.28.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.28.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_share

3.28.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.28.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr -full

3.28.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.28.34. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script abc_tmp.scr

3.29. Executing ABC pass (technology mapping using ABC).

3.29.1. Extracting gate netlist of module `\spla' to `<abc-temp-dir>/input.blif'..
Extracted 6005 gates and 6032 wires to a netlist network with 25 inputs and 74 outputs.

3.29.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_synth_rs_ade.json/spla/abc_tmp.scr 
ABC:   #Luts =  1398  Max Lvl =  14  Avg Lvl =   5.41  [   1.56 sec. at Pass 0]
ABC:   #Luts =  1015  Max Lvl =  13  Avg Lvl =   5.51  [  91.00 sec. at Pass 1]
ABC:   #Luts =   990  Max Lvl =  12  Avg Lvl =   5.32  [   9.06 sec. at Pass 2]
ABC:   #Luts =   743  Max Lvl =  14  Avg Lvl =   5.30  [  35.58 sec. at Pass 3]
ABC:   #Luts =   724  Max Lvl =  13  Avg Lvl =   5.18  [   8.80 sec. at Pass 4]
ABC:   #Luts =   519  Max Lvl =  11  Avg Lvl =   4.92  [  20.82 sec. at Pass 5]
ABC:   #Luts =   503  Max Lvl =  12  Avg Lvl =   4.92  [   4.72 sec. at Pass 6]
ABC:   #Luts =   393  Max Lvl =  11  Avg Lvl =   4.74  [  14.43 sec. at Pass 7]
ABC:   #Luts =   384  Max Lvl =   9  Avg Lvl =   4.55  [   3.76 sec. at Pass 8]
ABC:   #Luts =   316  Max Lvl =  11  Avg Lvl =   4.47  [  11.78 sec. at Pass 9]
ABC:   #Luts =   309  Max Lvl =   9  Avg Lvl =   4.49  [   3.11 sec. at Pass 10]
ABC:   #Luts =   286  Max Lvl =  10  Avg Lvl =   4.49  [  10.51 sec. at Pass 11]
ABC:   #Luts =   279  Max Lvl =  10  Avg Lvl =   4.36  [   2.36 sec. at Pass 12]
ABC:   #Luts =   260  Max Lvl =  10  Avg Lvl =   4.22  [  10.81 sec. at Pass 13]
ABC:   #Luts =   257  Max Lvl =  10  Avg Lvl =   4.34  [   2.27 sec. at Pass 14]
ABC:   #Luts =   244  Max Lvl =  11  Avg Lvl =   4.47  [   8.83 sec. at Pass 15]
ABC:   #Luts =   244  Max Lvl =  11  Avg Lvl =   4.47  [   2.24 sec. at Pass 16]
ABC:   #Luts =   238  Max Lvl =   9  Avg Lvl =   4.42  [   9.23 sec. at Pass 17]
ABC:   #Luts =   234  Max Lvl =  10  Avg Lvl =   4.12  [   2.07 sec. at Pass 18]
ABC:   #Luts =   231  Max Lvl =  10  Avg Lvl =   4.31  [   7.82 sec. at Pass 19]
ABC:   #Luts =   229  Max Lvl =   9  Avg Lvl =   4.24  [   1.83 sec. at Pass 20]
ABC:   #Luts =   227  Max Lvl =   8  Avg Lvl =   3.96  [   8.25 sec. at Pass 21]
ABC:   #Luts =   224  Max Lvl =   9  Avg Lvl =   4.18  [   1.88 sec. at Pass 22]
ABC:   #Luts =   216  Max Lvl =   9  Avg Lvl =   4.20  [   9.18 sec. at Pass 23]
ABC:   #Luts =   215  Max Lvl =   9  Avg Lvl =   4.05  [   1.68 sec. at Pass 24]
ABC:   #Luts =   208  Max Lvl =   8  Avg Lvl =   3.81  [   8.42 sec. at Pass 25]
ABC:   #Luts =   205  Max Lvl =   9  Avg Lvl =   4.14  [   1.43 sec. at Pass 26]
ABC:   #Luts =   202  Max Lvl =   9  Avg Lvl =   3.89  [   6.70 sec. at Pass 27]
ABC:   #Luts =   202  Max Lvl =   9  Avg Lvl =   3.89  [   1.60 sec. at Pass 28]
ABC:   #Luts =   200  Max Lvl =   8  Avg Lvl =   3.84  [   6.01 sec. at Pass 29]
ABC:   #Luts =   197  Max Lvl =   9  Avg Lvl =   4.23  [   1.32 sec. at Pass 30]
ABC:   #Luts =   196  Max Lvl =   8  Avg Lvl =   3.97  [   6.16 sec. at Pass 31]
ABC:   #Luts =   195  Max Lvl =   8  Avg Lvl =   4.04  [   1.43 sec. at Pass 32]
ABC:   #Luts =   192  Max Lvl =  10  Avg Lvl =   4.07  [   6.15 sec. at Pass 33]
ABC:   #Luts =   192  Max Lvl =  10  Avg Lvl =   4.07  [   1.35 sec. at Pass 34]
ABC:   #Luts =   191  Max Lvl =   8  Avg Lvl =   4.07  [   5.27 sec. at Pass 35]
ABC:   #Luts =   191  Max Lvl =   7  Avg Lvl =   3.59  [   1.23 sec. at Pass 36]
ABC:   #Luts =   190  Max Lvl =   7  Avg Lvl =   3.64  [   6.07 sec. at Pass 37]
ABC:   #Luts =   190  Max Lvl =   7  Avg Lvl =   3.64  [   1.20 sec. at Pass 38]
ABC:   #Luts =   189  Max Lvl =   8  Avg Lvl =   3.77  [   5.03 sec. at Pass 39]
ABC:   #Luts =   189  Max Lvl =   7  Avg Lvl =   3.70  [   0.82 sec. at Pass 40]
ABC:   #Luts =   189  Max Lvl =   7  Avg Lvl =   3.70  [   4.35 sec. at Pass 41]
ABC:   #Luts =   188  Max Lvl =   7  Avg Lvl =   3.69  [   1.27 sec. at Pass 42]
ABC:   #Luts =   188  Max Lvl =   7  Avg Lvl =   3.69  [   6.25 sec. at Pass 43]
ABC:   #Luts =   188  Max Lvl =   7  Avg Lvl =   3.69  [   1.46 sec. at Pass 44]
ABC:   #Luts =   188  Max Lvl =   7  Avg Lvl =   3.69  [   5.92 sec. at Pass 45]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      188
ABC RESULTS:        internal signals:     5933
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       74
Removing temp directory.

yosys> opt

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.30.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 4516 unused wires.
<suppressed ~1266 debug messages>

yosys> opt_expr

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.30.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.30.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.30.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.31. Printing statistics.

=== spla ===

   Number of wires:                216
   Number of wire bits:            216
   Number of public wires:          75
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                199
     $lut                          188
     $mux                           11


yosys> shregmap -minlen 8 -maxlen 20

3.32. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.33. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.34. Printing statistics.

=== spla ===

   Number of wires:                216
   Number of wire bits:            216
   Number of public wires:          75
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                199
     $lut                          188
     $mux                           11


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.35. Executing TECHMAP pass (map to technology primitives).

3.35.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.35.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.35.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~335 debug messages>

yosys> opt_expr -mux_undef

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.
<suppressed ~5048 debug messages>

yosys> simplemap

3.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge

3.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
<suppressed ~1377 debug messages>
Removed a total of 459 cells.

yosys> opt_dff -nodffe -nosdff

3.40. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 361 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.42. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.
<suppressed ~71 debug messages>

yosys> opt_merge -nomux

3.42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.42.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.42.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.42.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.42.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.42.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.42.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.42.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.42.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.42.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.42.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.42.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.42.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.42.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.42.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script abc_tmp.scr

3.43. Executing ABC pass (technology mapping using ABC).

3.43.1. Extracting gate netlist of module `\spla' to `<abc-temp-dir>/input.blif'..
Extracted 884 gates and 902 wires to a netlist network with 16 inputs and 46 outputs.

3.43.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_synth_rs_ade.json/spla/abc_tmp.scr 
ABC:   #Luts =   179  Max Lvl =   9  Avg Lvl =   4.17  [   0.27 sec. at Pass 0]
ABC:   #Luts =   130  Max Lvl =   8  Avg Lvl =   4.63  [   3.58 sec. at Pass 1]
ABC:   #Luts =   130  Max Lvl =   8  Avg Lvl =   4.63  [   0.50 sec. at Pass 2]
ABC:   #Luts =   124  Max Lvl =   7  Avg Lvl =   4.09  [   3.35 sec. at Pass 3]
ABC:   #Luts =   124  Max Lvl =   7  Avg Lvl =   4.09  [   0.91 sec. at Pass 4]
ABC:   #Luts =   119  Max Lvl =   6  Avg Lvl =   4.11  [   5.83 sec. at Pass 5]
ABC:   #Luts =   116  Max Lvl =   7  Avg Lvl =   3.76  [   1.20 sec. at Pass 6]
ABC:   #Luts =   114  Max Lvl =   6  Avg Lvl =   3.67  [   4.69 sec. at Pass 7]
ABC:   #Luts =   114  Max Lvl =   6  Avg Lvl =   3.67  [   1.11 sec. at Pass 8]
ABC:   #Luts =   109  Max Lvl =   8  Avg Lvl =   4.15  [   3.85 sec. at Pass 9]
ABC:   #Luts =   109  Max Lvl =   7  Avg Lvl =   3.91  [   0.76 sec. at Pass 10]
ABC:   #Luts =   107  Max Lvl =   8  Avg Lvl =   3.89  [   3.37 sec. at Pass 11]
ABC:   #Luts =   107  Max Lvl =   8  Avg Lvl =   3.89  [   0.77 sec. at Pass 12]
ABC:   #Luts =   107  Max Lvl =   8  Avg Lvl =   3.89  [   2.99 sec. at Pass 13]
ABC:   #Luts =   106  Max Lvl =   8  Avg Lvl =   3.76  [   0.54 sec. at Pass 14]
ABC:   #Luts =   105  Max Lvl =   8  Avg Lvl =   3.78  [   2.95 sec. at Pass 15]
ABC:   #Luts =   105  Max Lvl =   8  Avg Lvl =   3.78  [   0.87 sec. at Pass 16]
ABC:   #Luts =   105  Max Lvl =   8  Avg Lvl =   3.78  [   2.93 sec. at Pass 17]
ABC:   #Luts =   105  Max Lvl =   7  Avg Lvl =   3.72  [   0.69 sec. at Pass 18]
ABC:   #Luts =   104  Max Lvl =   8  Avg Lvl =   3.74  [   2.34 sec. at Pass 19]
ABC:   #Luts =   103  Max Lvl =   8  Avg Lvl =   3.61  [   0.77 sec. at Pass 20]
ABC:   #Luts =   101  Max Lvl =   8  Avg Lvl =   3.61  [   2.52 sec. at Pass 21]
ABC:   #Luts =   101  Max Lvl =   8  Avg Lvl =   3.61  [   0.52 sec. at Pass 22]
ABC:   #Luts =   101  Max Lvl =   8  Avg Lvl =   3.61  [   2.24 sec. at Pass 23]
ABC:   #Luts =   101  Max Lvl =   8  Avg Lvl =   3.61  [   0.61 sec. at Pass 24]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      101
ABC RESULTS:        internal signals:      840
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       46
Removing temp directory.

yosys> opt

3.44. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.44.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

yosys> opt_merge -nomux

3.44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.44.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.44.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.44.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..
Removed 0 unused cells and 714 unused wires.
<suppressed ~14 debug messages>

yosys> opt_expr

3.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.44.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.44.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spla.
Performed a total of 0 changes.

yosys> opt_merge

3.44.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spla'.
Removed a total of 0 cells.

yosys> opt_dff

3.44.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> opt_expr

3.44.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spla.

3.44.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.45. Executing HIERARCHY pass (managing design hierarchy).

3.45.1. Analyzing design hierarchy..
Top module:  \spla

3.45.2. Analyzing design hierarchy..
Top module:  \spla
Removed 0 unused modules.

yosys> stat

3.46. Printing statistics.

=== spla ===

   Number of wires:                117
   Number of wire bits:            117
   Number of public wires:          62
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $lut                          101


yosys> opt_clean -purge

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spla..

yosys> write_verilog -noattr -nohex synthesized.v

3.48. Executing Verilog backend.

yosys> bmuxmap

3.48.1. Executing BMUXMAP pass.

yosys> demuxmap

3.48.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\spla'.

Warnings: 1324 unique messages, 1324 total
End of script. Logfile hash: f8a2b27822, CPU: user 192.60s system 1.37s, MEM: 644.14 MB peak
Yosys 0.16+6 (git sha1 7f5477eb1, gcc 9.1.0 -fPIC -Os)
Time spent: 85% 2x abc (1181 sec), 8% 579x clean (121 sec), ...
real 896.90
user 1281.06
sys 94.35
