------- FILE source-code.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
      3  10000 ????						;; include alias
      4  10000 ????
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.06, 06/SEP/2020
      3  10000 ????
      4  10000 ????		00 6a	    VERSION_VCS =	106
      5  10000 ????
      6  10000 ????						; THIS IS *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; The latest version can be found at https://dasm-assembler.github.io/
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at https://dasm-assembler.github.io/
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed. If you find an issue with the
     16  10000 ????						; contents, or would like ot add something, please report as an issue at...
     17  10000 ????						; https://github.com/dasm-assembler/dasm/issues
     18  10000 ????
     19  10000 ????						;
     20  10000 ????						; Latest Revisions...
     21  10000 ????						; 1.06  05/SEP/2020	 Modified header/license and links to new versions
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE source-code.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.09, 05/SEP/2020
      3  0000 ????
      4  0000 ????	       00 6d	   VERSION_MACRO =	109
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; The latest version can be found at https://dasm-assembler.github.io/
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler.
     13  0000 ????						;
     14  0000 ????						; Many thanks to the people who have contributed. If you find an issue with the
     15  0000 ????						; contents, or would like ot add something, please report as an issue at...
     16  0000 ????						; https://github.com/dasm-assembler/dasm/issues
     17  0000 ????
     18  0000 ????
     19  0000 ????						; Latest Revisions...
     20  0000 ????						; 1.09  05/SEP/2020	 - updated license/links
     21  0000 ????
     22  0000 ????						; 1.08  13/JUL/2020	 - added use of LXA to CLEAN_START
     23  0000 ????						; 1.07  19/JAN/2020	 - correction to comment VERTICAL_SYNC
     24  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_SYNC (Edwin Blink)
     25  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     26  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     27  0000 ????						;			   used for code assembly.
     28  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     29  0000 ????						;
     30  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     31  0000 ????						;
     32  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     33  0000 ????						;			   (standardised macro for vertical synch code)
     34  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     35  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     36  0000 ????						; 1.0	22/MAR/2003		Initial release
     37  0000 ????
     38  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     39  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     40  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     41  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     42  0000 ????						;   registers and require them to be defined first).
     43  0000 ????
     44  0000 ????						; Available macros...
     45  0000 ????						;   SLEEP n		 - sleep for n cycles
     46  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     47  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     48  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     49  0000 ????
     50  0000 ????						;-------------------------------------------------------------------------------
     51  0000 ????						; SLEEP duration
     52  0000 ????						; Original author: Thomas Jentzsch
     53  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     54  0000 ????						; useful for code where precise timing is required.
     55  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     56  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     57  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     58  0000 ????
     59  0000 ????				      MAC	sleep
     60  0000 ????			   .CYCLES    SET	{1}
     61  0000 ????
     62  0000 ????				      IF	.CYCLES < 2
     63  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     64  0000 ????				      ERR
     65  0000 ????				      ENDIF
     66  0000 ????
     67  0000 ????				      IF	.CYCLES & 1
     68  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     69  0000 ????				      nop	0
     70  0000 ????				      ELSE
     71  0000 ????				      bit	VSYNC
     72  0000 ????				      ENDIF
     73  0000 ????			   .CYCLES    SET	.CYCLES - 3
     74  0000 ????				      ENDIF
     75  0000 ????
     76  0000 ????				      REPEAT	.CYCLES / 2
     77  0000 ????				      nop
     78  0000 ????				      REPEND
     79  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     80  0000 ????
     81  0000 ????						;-------------------------------------------------------------------------------
     82  0000 ????						; VERTICAL_SYNC
     83  0000 ????						; revised version by Edwin Blink -- saves bytes!
     84  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     85  0000 ????						; Note: Alters the accumulator
     86  0000 ????
     87  0000 ????						; OUT: A = 0
     88  0000 ????
     89  0000 ????				      MAC	vertical_sync
     90  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     91  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     92  0000 ????				      sta	VSYNC
     93  0000 ????				      lsr
     94  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     95  0000 ????				      ENDM
     96  0000 ????
     97  0000 ????						;-------------------------------------------------------------------------------
     98  0000 ????						; CLEAN_START
     99  0000 ????						; Original author: Andrew Davie
    100  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    101  0000 ????						; Sets stack pointer to $FF, and all registers to 0
    102  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    103  0000 ????						; Use as very first section of code on boot (ie: at reset)
    104  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    105  0000 ????
    106  0000 ????				      MAC	clean_start
    107  0000 ????				      sei
    108  0000 ????				      cld
    109  0000 ????
    110  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
    111  0000 ????				      lxa	#0
    112  0000 ????				      ELSE
    113  0000 ????				      ldx	#0
    114  0000 ????				      txa
    115  0000 ????				      ENDIF
    116  0000 ????				      tay
    117  0000 ????			   .CLEAR_STACK dex
    118  0000 ????				      txs
    119  0000 ????				      pha
    120  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    121  0000 ????
    122  0000 ????				      ENDM
    123  0000 ????
    124  0000 ????						;-------------------------------------------------------
    125  0000 ????						; SET_POINTER
    126  0000 ????						; Original author: Manuel Rotschkar
    127  0000 ????						;
    128  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    129  0000 ????						;
    130  0000 ????						; Usage: SET_POINTER pointer, address
    131  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    132  0000 ????						;
    133  0000 ????						; Note: Alters the accumulator, NZ flags
    134  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    135  0000 ????						; IN 2: absolute address
    136  0000 ????
    137  0000 ????				      MAC	set_pointer
    138  0000 ????			   .POINTER   SET	{1}
    139  0000 ????			   .ADDRESS   SET	{2}
    140  0000 ????
    141  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    142  0000 ????				      STA	.POINTER	; Store in pointer
    143  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    144  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    145  0000 ????
    146  0000 ????				      ENDM
    147  0000 ????
    148  0000 ????						;-------------------------------------------------------
    149  0000 ????						; BOUNDARY byte#
    150  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    151  0000 ????						;
    152  0000 ????						; Push data to a certain position inside a page and keep count of how
    153  0000 ????						; many free bytes the programmer will have.
    154  0000 ????						;
    155  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    156  0000 ????
    157  0000 ????			   .FREE_BYTES SET	0
    158  0000 ????				      MAC	boundary
    159  0000 ????				      REPEAT	256
    160  0000 ????				      IF	<. % {1} = 0
    161  0000 ????				      MEXIT
    162  0000 ????				      ELSE
    163  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    164  0000 ????				      .byte	$00
    165  0000 ????				      ENDIF
    166  0000 ????				      REPEND
    167  0000 ????				      ENDM
    168  0000 ????
    169  0000 ????
    170  0000 ????						; EOF
------- FILE source-code.asm
      7  0000 ????
      8  0000 ????						;; var $80 - $FF
      9  0000 ????
     10 U0083 ????				      seg.u	var
     11 U0080					      org	$80
     12 U0080		       00	   P0Height   byte.b		; one byte for P0Height
     13 U0081		       00	   P0XPos     byte.b
     14 U0082		       00	   P0YPos     byte.b
     15 U0083
     16 U0083							;; init ROM at $F000
     17 U0083
     18  10000 ????				       seg	code
     19  f000					      org	$F000
     20  f000				   Reset
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002					      IFNCONST	NO_ILLEGAL_OPCODES
      5  f002		       ab 00		      lxa	#0
      6  f004				  -	      ELSE
      7  f004				  -	      ldx	#0
      8  f004				  -	      txa
      9  f004					      ENDIF
     10  f004		       a8		      tay
     11  f005		       ca	   .CLEAR_STACK dex
     12  f006		       9a		      txs
     13  f007		       48		      pha
     14  f008		       d0 fb		      bne	.CLEAR_STACK
     15  f00a
     22  f00a
     23  f00a		       a2 80		      ldx	#$80
     24  f00c		       86 09		      stx	COLUBK
     25  f00e
     26  f00e							;; init vars
     27  f00e
     28  f00e		       a9 0b		      lda	#11
     29  f010		       85 80		      sta	P0Height
     30  f012
     31  f012		       a9 0a		      lda	#10
     32  f014		       85 81		      sta	P0XPos
     33  f016
     34  f016							;; enable VBLANK and VSYNC
     35  f016
     36  f016				   StartFrame
     37  f016		       a9 02		      lda	#2
     38  f018		       85 01		      sta	VBLANK
     39  f01a		       85 00		      sta	VSYNC
     40  f01c
     41  f01c							;; VSYNC
     42  f01c
     43  f01c					      REPEAT	3
     44  f01c		       85 02		      sta	WSYNC
     43  f01c					      REPEND
     44  f01e		       85 02		      sta	WSYNC
     43  f01e					      REPEND
     44  f020		       85 02		      sta	WSYNC
     45  f022					      REPEND
     46  f022		       a9 00		      lda	#0
     47  f024		       85 00		      sta	VSYNC
     48  f026
     49  f026							;; Set P0XPos
     50  f026
     51  f026		       a5 81		      lda	P0XPos
     52  f028		       29 7f		      and	#$7F
     53  f02a
     54  f02a		       85 02		      sta	WSYNC
     55  f02c		       85 2b		      sta	HMCLR
     56  f02e
     57  f02e		       38		      sec
     58  f02f
     59  f02f				   DivideLoop
     60  f02f		       e9 0f		      sbc	#15
     61  f031		       b0 fc		      bcs	DivideLoop
     62  f033
     63  f033		       49 07		      eor	#%00000111
     64  f035		       0a		      asl
     65  f036		       0a		      asl
     66  f037		       0a		      asl
     67  f038		       0a		      asl
     68  f039		       85 20		      sta	HMP0
     69  f03b		       85 10		      sta	RESP0
     70  f03d		       85 02		      sta	WSYNC
     71  f03f		       85 2a		      sta	HMOVE
     72  f041
     73  f041							;; VBLANK
     74  f041
     75  f041					      REPEAT	35
     76  f041		       85 02		      sta	WSYNC
     75  f041					      REPEND
     76  f043		       85 02		      sta	WSYNC
     75  f043					      REPEND
     76  f045		       85 02		      sta	WSYNC
     75  f045					      REPEND
     76  f047		       85 02		      sta	WSYNC
     75  f047					      REPEND
     76  f049		       85 02		      sta	WSYNC
     75  f049					      REPEND
     76  f04b		       85 02		      sta	WSYNC
     75  f04b					      REPEND
     76  f04d		       85 02		      sta	WSYNC
     75  f04d					      REPEND
     76  f04f		       85 02		      sta	WSYNC
     75  f04f					      REPEND
     76  f051		       85 02		      sta	WSYNC
     75  f051					      REPEND
     76  f053		       85 02		      sta	WSYNC
     75  f053					      REPEND
     76  f055		       85 02		      sta	WSYNC
     75  f055					      REPEND
     76  f057		       85 02		      sta	WSYNC
     75  f057					      REPEND
     76  f059		       85 02		      sta	WSYNC
     75  f059					      REPEND
     76  f05b		       85 02		      sta	WSYNC
     75  f05b					      REPEND
     76  f05d		       85 02		      sta	WSYNC
     75  f05d					      REPEND
     76  f05f		       85 02		      sta	WSYNC
     75  f05f					      REPEND
     76  f061		       85 02		      sta	WSYNC
     75  f061					      REPEND
     76  f063		       85 02		      sta	WSYNC
     75  f063					      REPEND
     76  f065		       85 02		      sta	WSYNC
     75  f065					      REPEND
     76  f067		       85 02		      sta	WSYNC
     75  f067					      REPEND
     76  f069		       85 02		      sta	WSYNC
     75  f069					      REPEND
     76  f06b		       85 02		      sta	WSYNC
     75  f06b					      REPEND
     76  f06d		       85 02		      sta	WSYNC
     75  f06d					      REPEND
     76  f06f		       85 02		      sta	WSYNC
     75  f06f					      REPEND
     76  f071		       85 02		      sta	WSYNC
     75  f071					      REPEND
     76  f073		       85 02		      sta	WSYNC
     75  f073					      REPEND
     76  f075		       85 02		      sta	WSYNC
     75  f075					      REPEND
     76  f077		       85 02		      sta	WSYNC
     75  f077					      REPEND
     76  f079		       85 02		      sta	WSYNC
     75  f079					      REPEND
     76  f07b		       85 02		      sta	WSYNC
     75  f07b					      REPEND
     76  f07d		       85 02		      sta	WSYNC
     75  f07d					      REPEND
     76  f07f		       85 02		      sta	WSYNC
     75  f07f					      REPEND
     76  f081		       85 02		      sta	WSYNC
     75  f081					      REPEND
     76  f083		       85 02		      sta	WSYNC
     75  f083					      REPEND
     76  f085		       85 02		      sta	WSYNC
     77  f087					      REPEND
     78  f087
     79  f087		       a9 00		      lda	#0
     80  f089		       85 01		      sta	VBLANK
     81  f08b
     82  f08b							;; visible scanlines
     83  f08b
     84  f08b		       a2 c0		      ldx	#192
     85  f08d
     86  f08d				   Scanline
     87  f08d		       8a		      txa
     88  f08e		       38		      sec
     89  f08f		       e5 82		      sbc	P0YPos
     90  f091		       c5 80		      cmp	P0Height
     91  f093		       90 02		      bcc	LoadBitmap
     92  f095		       a9 00		      lda	#0
     93  f097
     94  f097				   LoadBitmap
     95  f097		       a8		      tay
     96  f098		       b9 e7 ff 	      lda	P0Bitmap,Y
     97  f09b		       85 1b		      sta	GRP0
     98  f09d
     99  f09d		       b9 f2 ff 	      lda	P0Color,Y
    100  f0a0		       85 06		      sta	COLUP0
    101  f0a2
    102  f0a2		       85 02		      sta	WSYNC
    103  f0a4
    104  f0a4		       ca		      dex
    105  f0a5		       d0 e6		      bne	Scanline
    106  f0a7
    107  f0a7							;; VBLANK overscan
    108  f0a7
    109  f0a7		       a9 02		      lda	#2
    110  f0a9		       85 01		      sta	VBLANK
    111  f0ab					      REPEAT	30
    112  f0ab		       85 02		      sta	WSYNC
    111  f0ab					      REPEND
    112  f0ad		       85 02		      sta	WSYNC
    111  f0ad					      REPEND
    112  f0af		       85 02		      sta	WSYNC
    111  f0af					      REPEND
    112  f0b1		       85 02		      sta	WSYNC
    111  f0b1					      REPEND
    112  f0b3		       85 02		      sta	WSYNC
    111  f0b3					      REPEND
    112  f0b5		       85 02		      sta	WSYNC
    111  f0b5					      REPEND
    112  f0b7		       85 02		      sta	WSYNC
    111  f0b7					      REPEND
    112  f0b9		       85 02		      sta	WSYNC
    111  f0b9					      REPEND
    112  f0bb		       85 02		      sta	WSYNC
    111  f0bb					      REPEND
    112  f0bd		       85 02		      sta	WSYNC
    111  f0bd					      REPEND
    112  f0bf		       85 02		      sta	WSYNC
    111  f0bf					      REPEND
    112  f0c1		       85 02		      sta	WSYNC
    111  f0c1					      REPEND
    112  f0c3		       85 02		      sta	WSYNC
    111  f0c3					      REPEND
    112  f0c5		       85 02		      sta	WSYNC
    111  f0c5					      REPEND
    112  f0c7		       85 02		      sta	WSYNC
    111  f0c7					      REPEND
    112  f0c9		       85 02		      sta	WSYNC
    111  f0c9					      REPEND
    112  f0cb		       85 02		      sta	WSYNC
    111  f0cb					      REPEND
    112  f0cd		       85 02		      sta	WSYNC
    111  f0cd					      REPEND
    112  f0cf		       85 02		      sta	WSYNC
    111  f0cf					      REPEND
    112  f0d1		       85 02		      sta	WSYNC
    111  f0d1					      REPEND
    112  f0d3		       85 02		      sta	WSYNC
    111  f0d3					      REPEND
    112  f0d5		       85 02		      sta	WSYNC
    111  f0d5					      REPEND
    112  f0d7		       85 02		      sta	WSYNC
    111  f0d7					      REPEND
    112  f0d9		       85 02		      sta	WSYNC
    111  f0d9					      REPEND
    112  f0db		       85 02		      sta	WSYNC
    111  f0db					      REPEND
    112  f0dd		       85 02		      sta	WSYNC
    111  f0dd					      REPEND
    112  f0df		       85 02		      sta	WSYNC
    111  f0df					      REPEND
    112  f0e1		       85 02		      sta	WSYNC
    111  f0e1					      REPEND
    112  f0e3		       85 02		      sta	WSYNC
    111  f0e3					      REPEND
    112  f0e5		       85 02		      sta	WSYNC
    113  f0e7					      REPEND
    114  f0e7		       a9 00		      LDA	#0
    115  f0e9		       85 01		      sta	VBLANK
    116  f0eb
    117  f0eb							;; joystick inputs tests
    118  f0eb
    119  f0eb				   CheckP0Up
    120  f0eb		       a9 10		      lda	#%00010000
    121  f0ed		       2c 80 02 	      bit	SWCHA
    122  f0f0		       d0 02		      bne	CheckP0Down
    123  f0f2
    124  f0f2		       e6 82		      inc	P0YPos
    125  f0f4
    126  f0f4				   CheckP0Down
    127  f0f4		       a9 20		      lda	#%00100000
    128  f0f6		       2c 80 02 	      bit	SWCHA
    129  f0f9		       d0 02		      bne	CheckP0Left
    130  f0fb
    131  f0fb		       c6 82		      dec	P0YPos
    132  f0fd
    133  f0fd				   CheckP0Left
    134  f0fd		       a9 40		      lda	#%01000000
    135  f0ff		       2c 80 02 	      bit	SWCHA
    136  f102		       d0 02		      bne	CheckP0Right
    137  f104
    138  f104		       c6 81		      dec	P0XPos
    139  f106
    140  f106				   CheckP0Right
    141  f106		       a9 80		      lda	#%10000000
    142  f108		       2c 80 02 	      bit	SWCHA
    143  f10b		       d0 02		      bne	NullInput
    144  f10d
    145  f10d		       e6 81		      inc	P0XPos
    146  f10f
    147  f10f				   NullInput
    148  f10f
    149  f10f							;; New frame
    150  f10f
    151  f10f		       4c 16 f0 	      jmp	StartFrame
    152  f112
    153  f112							;; player numberarray
    154  ffe7					      org	$FFE7
    155  ffe7				   P0Bitmap
    156  ffe7		       00		      .byte.b	#%00000000
    157  ffe8		       7e		      .byte.b	#%01111110	;---0----
    158  ffe9		       3e		      .byte.b	#%00111110	;---00---
    159  ffea		       3c		      .byte.b	#%00111100	;0-0000-0
    160  ffeb		       3c		      .byte.b	#%00111100	;-000000-
    161  ffec		       3c		      .byte.b	#%00111100	;---00---
    162  ffed		       18		      .byte.b	#%00011000	;--0000--
    163  ffee		       7e		      .byte.b	#%01111110	;--0000--
    164  ffef		       bd		      .byte.b	#%10111101	;--0000--
    165  fff0		       18		      .byte.b	#%00011000	;--00000-
    166  fff1		       20		      .byte.b	#%00100000	;-000000-
    167  fff2
    168  fff2				   P0Color
    169  fff2		       00		      .byte.b	#0
    170  fff3		       00		      .byte.b	#0
    171  fff4		       00		      .byte.b	#0
    172  fff5		       00		      .byte.b	#0
    173  fff6		       00		      .byte.b	#0
    174  fff7		       00		      .byte.b	#0
    175  fff8		       00		      .byte.b	#0
    176  fff9		       00		      .byte.b	#0
    177  fffa		       00		      .byte.b	#0
    178  fffb		       00		      .byte.b	#0
    179  fffc
    180  fffc					      org	$FFFC
    181  fffc		       00 f0		      .word.w	Reset
    182  fffe		       00 f0		      .word.w	Reset
