<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2530 - in trunk: doc src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-July/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2530%20-%20in%20trunk%3A%20doc%20src/target&In-Reply-To=%3C200907152339.n6FNdj8f021006%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001312.html">
   <LINK REL="Next"  HREF="001314.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2530 - in trunk: doc src/target</H1>
    <B>zwelch at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2530%20-%20in%20trunk%3A%20doc%20src/target&In-Reply-To=%3C200907152339.n6FNdj8f021006%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2530 - in trunk: doc src/target">zwelch at mail.berlios.de
       </A><BR>
    <I>Thu Jul 16 01:39:45 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001312.html">[Openocd-svn] r2529 - trunk/src/jtag
</A></li>
        <LI>Next message: <A HREF="001314.html">[Openocd-svn] r2531 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1313">[ date ]</a>
              <a href="thread.html#1313">[ thread ]</a>
              <a href="subject.html#1313">[ subject ]</a>
              <a href="author.html#1313">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: zwelch
Date: 2009-07-16 01:39:37 +0200 (Thu, 16 Jul 2009)
New Revision: 2530

Modified:
   trunk/doc/openocd.texi
   trunk/src/target/arm_disassembler.c
   trunk/src/target/arm_disassembler.h
   trunk/src/target/cortex_m3.c
Log:
David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">david-b at pacbell.net</A>&gt;:

Initial support for disassembling Thumb2 code.  This works only for
Cortex-M3 cores so far.  Eventually other cores will also need Thumb2
support ... but they don't yet support any kind of disassembly.

 - Update the 16-bit Thumb decoder:
 
     * Understand CPS, REV*, SETEND, {U,S}XT{B,H} opcodes added
       by ARMv6.  (It already seems to treat CPY as MOV.)

     * Understand CB, CBNZ, WFI, IT, and other opcodes added by
       in Thumb2.

 - A new Thumb2 instruction decode routine is provided.
 
     * This has a different signature:  pass the target, not the
       instruction, so it can fetch a second halfword when needed.  
       The instruction size is likewise returned to the caller.

     * 32-bit instructions are recognized but not yet decoded.
   
 - Start using the current &quot;UAL&quot; syntax in some cases.  &quot;SWI&quot; is
   renamed as &quot;SVC&quot;; &quot;LDMIA&quot; as &quot;LDM&quot;; &quot;STMIA&quot; as &quot;STM&quot;.

 - Define a new &quot;cortex_m3 disassemble addr count&quot; command to give
   access to this disassembly.

Sanity checked against &quot;objdump -d&quot; output; a bunch of the new
instructions checked out fine.


Modified: trunk/doc/openocd.texi
===================================================================
--- trunk/doc/openocd.texi	2009-07-15 12:30:06 UTC (rev 2529)
+++ trunk/doc/openocd.texi	2009-07-15 23:39:37 UTC (rev 2530)
@@ -5003,6 +5003,11 @@
 @subsection Cortex-M3 specific commands
 @cindex Cortex-M3
 
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at deffn</A> Command {cortex_m3 disassemble} address count
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at cindex</A> disassemble
+Disassembles @var{count} Thumb2 instructions starting at @var{address}.
<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">+ at end</A> deffn
+
 @deffn Command {cortex_m3 maskisr} (@option{on}|@option{off})
 Control masking (disabling) interrupts during target step/resume.
 @end deffn

Modified: trunk/src/target/arm_disassembler.c
===================================================================
--- trunk/src/target/arm_disassembler.c	2009-07-15 12:30:06 UTC (rev 2529)
+++ trunk/src/target/arm_disassembler.c	2009-07-15 23:39:37 UTC (rev 2530)
@@ -21,6 +21,7 @@
 #include &quot;config.h&quot;
 #endif
 
+#include &quot;target.h&quot;
 #include &quot;arm_disassembler.h&quot;
 #include &quot;log.h&quot;
 
@@ -63,7 +64,9 @@
 {
 	instruction-&gt;type = ARM_SWI;
 
-	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSWI 0x%6.6&quot; PRIx32 &quot;&quot;, address, opcode, (opcode &amp; 0xffffff));
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8&quot; PRIx32 &quot;\tSVC %#6.6&quot; PRIx32,
+			address, opcode, (opcode &amp; 0xffffff));
 
 	return ERROR_OK;
 }
@@ -614,7 +617,8 @@
 		if (U)
 		{
 			instruction-&gt;info.load_store_multiple.addressing_mode = 0;
-			addressing_mode = &quot;IA&quot;;
+			/* &quot;IA&quot; is the default in UAL syntax */
+			addressing_mode = &quot;&quot;;
 		}
 		else
 		{
@@ -1180,6 +1184,7 @@
 	/* clear fields, to avoid confusion */
 	memset(instruction, 0, sizeof(arm_instruction_t));
 	instruction-&gt;opcode = opcode;
+	instruction-&gt;instruction_size = 4;
 
 	/* catch opcodes with condition field [31:28] = b1111 */
 	if ((opcode &amp; 0xf0000000) == 0xf0000000)
@@ -1356,8 +1361,12 @@
 			mnemonic = &quot;BL&quot;;
 			break;
 	}
-	/* TODO: deals correctly with dual opcodes BL/BLX ... */
 
+	/* TODO: deal correctly with dual opcode (prefixed) BL/BLX;
+	 * these are effectively 32-bit instructions even in Thumb1.
+	 * Might be simplest to always use the Thumb2 decoder.
+	 */
+
 	snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s 0x%8.8&quot; PRIx32 , address, opcode,mnemonic, target_address);
 
 	instruction-&gt;info.b_bl_bx_blx.reg_operand = -1;
@@ -1887,12 +1896,12 @@
 		if (L)
 		{
 			instruction-&gt;type = ARM_LDM;
-			mnemonic = &quot;LDMIA&quot;;
+			mnemonic = &quot;LDM&quot;;
 		}
 		else
 		{
 			instruction-&gt;type = ARM_STM;
-			mnemonic = &quot;STMIA&quot;;
+			mnemonic = &quot;STM&quot;;
 		}
 		snprintf(ptr_name,7,&quot;r%i!, &quot;,Rn);
 	}
@@ -1945,7 +1954,9 @@
 	if (cond == 0xf)
 	{
 		instruction-&gt;type = ARM_SWI;
-		snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tSWI 0x%02&quot; PRIx32 , address, opcode, offset);
+		snprintf(instruction-&gt;text, 128,
+				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tSVC 0x%02&quot; PRIx32,
+				address, opcode, offset);
 		return ERROR_OK;
 	}
 	else if (cond == 0xe)
@@ -1971,11 +1982,148 @@
 	return ERROR_OK;
 }
 
+static int evaluate_cb_thumb(uint16_t opcode, uint32_t address,
+		arm_instruction_t *instruction)
+{
+	unsigned offset;
+
+	/* added in Thumb2 */
+	offset = (opcode &gt;&gt; 3) &amp; 0x1f;
+	offset |= (opcode &amp; 0x0200) &gt;&gt; 4;
+
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tCB%sZ r%d, %#8.8&quot; PRIx32,
+			address, opcode,
+			(opcode &amp; 0x0800) ? &quot;N&quot; : &quot;&quot;,
+			opcode &amp; 0x7, address + 4 + (offset &lt;&lt; 1));
+
+	return ERROR_OK;
+}
+
+static int evaluate_extend_thumb(uint16_t opcode, uint32_t address,
+		arm_instruction_t *instruction)
+{
+	/* added in ARMv6 */
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%cXT%c r%d, r%d&quot;,
+			address, opcode,
+			(opcode &amp; 0x0080) ? 'U' : 'S',
+			(opcode &amp; 0x0040) ? 'B' : 'H',
+			opcode &amp; 0x7, (opcode &gt;&gt; 3) &amp; 0x7);
+
+	return ERROR_OK;
+}
+
+static int evaluate_cps_thumb(uint16_t opcode, uint32_t address,
+		arm_instruction_t *instruction)
+{
+	/* added in ARMv6 */
+	if ((opcode &amp; 0x0ff0) == 0x0650)
+		snprintf(instruction-&gt;text, 128,
+				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tSETEND %s&quot;,
+				address, opcode,
+				(opcode &amp; 0x80) ? &quot;BE&quot; : &quot;LE&quot;);
+	else /* ASSUME (opcode &amp; 0x0fe0) == 0x0660 */
+		snprintf(instruction-&gt;text, 128,
+				&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tCPSI%c %s%s%s&quot;,
+				address, opcode,
+				(opcode &amp; 0x0010) ? 'D' : 'E',
+				(opcode &amp; 0x0004) ? &quot;A&quot; : &quot;&quot;,
+				(opcode &amp; 0x0002) ? &quot;I&quot; : &quot;&quot;,
+				(opcode &amp; 0x0001) ? &quot;F&quot; : &quot;&quot;);
+
+	return ERROR_OK;
+}
+
+static int evaluate_byterev_thumb(uint16_t opcode, uint32_t address,
+		arm_instruction_t *instruction)
+{
+	char *suffix;
+
+	/* added in ARMv6 */
+	switch (opcode &amp; 0x00c0) {
+	case 0:
+		suffix = &quot;&quot;;
+		break;
+	case 1:
+		suffix = &quot;16&quot;;
+		break;
+	default:
+		suffix = &quot;SH&quot;;
+		break;
+	}
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tREV%s r%d, r%d&quot;,
+			address, opcode, suffix,
+			opcode &amp; 0x7, (opcode &gt;&gt; 3) &amp; 0x7);
+
+	return ERROR_OK;
+}
+
+static int evaluate_hint_thumb(uint16_t opcode, uint32_t address,
+		arm_instruction_t *instruction)
+{
+	char *hint;
+
+	switch ((opcode &gt;&gt; 4) &amp; 0x0f) {
+	case 0:
+		hint = &quot;NOP&quot;;
+		break;
+	case 1:
+		hint = &quot;YIELD&quot;;
+		break;
+	case 2:
+		hint = &quot;WFE&quot;;
+		break;
+	case 3:
+		hint = &quot;WFI&quot;;
+		break;
+	case 4:
+		hint = &quot;SEV&quot;;
+		break;
+	default:
+		hint = &quot;HINT (UNRECOGNIZED)&quot;;
+		break;
+	}
+
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\t%s&quot;,
+			address, opcode, hint);
+
+	return ERROR_OK;
+}
+
+static int evaluate_ifthen_thumb(uint16_t opcode, uint32_t address,
+		arm_instruction_t *instruction)
+{
+	unsigned cond = (opcode &gt;&gt; 4) &amp; 0x0f;
+	char *x = &quot;&quot;, *y = &quot;&quot;, *z = &quot;&quot;;
+
+	if (opcode &amp; 0x01)
+		z = (opcode &amp; 0x02) ? &quot;T&quot; : &quot;E&quot;;
+	if (opcode &amp; 0x03)
+		y = (opcode &amp; 0x04) ? &quot;T&quot; : &quot;E&quot;;
+	if (opcode &amp; 0x07)
+		x = (opcode &amp; 0x08) ? &quot;T&quot; : &quot;E&quot;;
+
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tIT%s%s%s %s&quot;,
+			address, opcode,
+			x, y, z, arm_condition_strings[cond]);
+
+	/* NOTE:  strictly speaking, the next 1-4 instructions should
+	 * now be displayed with the relevant conditional suffix...
+	 */
+
+	return ERROR_OK;
+}
+
 int thumb_evaluate_opcode(uint16_t opcode, uint32_t address, arm_instruction_t *instruction)
 {
 	/* clear fields, to avoid confusion */
 	memset(instruction, 0, sizeof(arm_instruction_t));
 	instruction-&gt;opcode = opcode;
+	instruction-&gt;instruction_size = 2;
 
 	if ((opcode &amp; 0xe000) == 0x0000)
 	{
@@ -2033,18 +2181,44 @@
 	/* Misc */
 	if ((opcode &amp; 0xf000) == 0xb000)
 	{
-		if ((opcode &amp; 0x0f00) == 0x0000)
+		switch ((opcode &gt;&gt; 8) &amp; 0x0f) {
+		case 0x0:
 			return evaluate_adjust_stack_thumb(opcode, address, instruction);
-		else if ((opcode &amp; 0x0f00) == 0x0e00)
+		case 0x1:
+		case 0x3:
+		case 0x9:
+		case 0xb:
+			return evaluate_cb_thumb(opcode, address, instruction);
+		case 0x2:
+			return evaluate_extend_thumb(opcode, address, instruction);
+		case 0x4:
+		case 0x5:
+		case 0xc:
+		case 0xd:
+			return evaluate_load_store_multiple_thumb(opcode, address,
+						instruction);
+		case 0x6:
+			return evaluate_cps_thumb(opcode, address, instruction);
+		case 0xa:
+			if ((opcode &amp; 0x00c0) == 0x0080)
+				break;
+			return evaluate_byterev_thumb(opcode, address, instruction);
+		case 0xe:
 			return evaluate_breakpoint_thumb(opcode, address, instruction);
-		else if ((opcode &amp; 0x0600) == 0x0400) /* push pop */
-			return evaluate_load_store_multiple_thumb(opcode, address, instruction);
-		else
-		{
-			instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
-			snprintf(instruction-&gt;text, 128, &quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;, address, opcode);
-			return ERROR_OK;
+		case 0xf:
+			if (opcode &amp; 0x000f)
+				return evaluate_ifthen_thumb(opcode, address,
+						instruction);
+			else
+				return evaluate_hint_thumb(opcode, address,
+						instruction);
 		}
+
+		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
+		snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%4.4x\tUNDEFINED INSTRUCTION&quot;,
+			address, opcode);
+		return ERROR_OK;
 	}
 
 	/* Load/Store multiple */
@@ -2078,6 +2252,56 @@
 	return -1;
 }
 
+/*
+ * REVISIT for Thumb2 instructions, instruction-&gt;type and friends aren't
+ * always set.  That means eventual arm_simulate_step() support for Thumb2
+ * will need work in this area.
+ */
+int thumb2_opcode(target_t *target, uint32_t address, arm_instruction_t *instruction)
+{
+	int retval;
+	uint16_t op;
+	uint32_t opcode;
+
+	/* clear low bit ... it's set on function pointers */
+	address &amp;= ~1;
+
+	/* clear fields, to avoid confusion */
+	memset(instruction, 0, sizeof(arm_instruction_t));
+
+	/* read first halfword, see if this is the only one */
+	retval = target_read_u16(target, address, &amp;op);
+	if (retval != ERROR_OK)
+		return retval;
+
+	switch (op &amp; 0xf800) {
+	case 0xf800:
+	case 0xf000:
+	case 0xe800:
+		/* 32-bit instructions */
+		instruction-&gt;instruction_size = 4;
+		opcode = op &lt;&lt; 16;
+		retval = target_read_u16(target, address + 2, &amp;op);
+		if (retval != ERROR_OK)
+			return retval;
+		opcode |= op;
+		instruction-&gt;opcode = opcode;
+		break;
+	default:
+		/* 16-bit:  Thumb1 + IT + CBZ/CBNZ + ... */
+		return thumb_evaluate_opcode(op, address, instruction);
+	}
+
+	/* FIXME decode the 32-bit instructions */
+
+	LOG_DEBUG(&quot;Can't decode 32-bit Thumb2 yet (opcode=%08x)&quot;, opcode);
+
+	snprintf(instruction-&gt;text, 128,
+			&quot;0x%8.8&quot; PRIx32 &quot;\t0x%8.8x\t... 32-bit Thumb2 ...&quot;,
+			address, opcode);
+	return ERROR_OK;
+}
+
 int arm_access_size(arm_instruction_t *instruction)
 {
 	if ((instruction-&gt;type == ARM_LDRB)

Modified: trunk/src/target/arm_disassembler.h
===================================================================
--- trunk/src/target/arm_disassembler.h	2009-07-15 12:30:06 UTC (rev 2529)
+++ trunk/src/target/arm_disassembler.h	2009-07-15 23:39:37 UTC (rev 2530)
@@ -185,6 +185,9 @@
 	char text[128];
 	uint32_t opcode;
 
+	/* return value ... Thumb-2 sizes vary */
+	unsigned instruction_size;
+
 	union {
 		arm_b_bl_bx_blx_instr_t b_bl_bx_blx;
 		arm_data_proc_instr_t data_proc;
@@ -196,6 +199,8 @@
 
 extern int arm_evaluate_opcode(uint32_t opcode, uint32_t address, arm_instruction_t *instruction);
 extern int thumb_evaluate_opcode(uint16_t opcode, uint32_t address, arm_instruction_t *instruction);
+extern int thumb2_opcode(target_t *target, uint32_t address,
+		arm_instruction_t *instruction);
 extern int arm_access_size(arm_instruction_t *instruction);
 
 #define COND(opcode) (arm_condition_strings[(opcode &amp; 0xf0000000) &gt;&gt; 28])

Modified: trunk/src/target/cortex_m3.c
===================================================================
--- trunk/src/target/cortex_m3.c	2009-07-15 12:30:06 UTC (rev 2529)
+++ trunk/src/target/cortex_m3.c	2009-07-15 23:39:37 UTC (rev 2530)
@@ -34,6 +34,7 @@
 #include &quot;cortex_m3.h&quot;
 #include &quot;target_request.h&quot;
 #include &quot;target_type.h&quot;
+#include &quot;arm_disassembler.h&quot;
 
 
 /* cli handling */
@@ -1646,6 +1647,47 @@
 	return ERROR_OK;
 }
 
+/*
+ * REVISIT Thumb2 disassembly should work for all ARMv7 cores, as well
+ * as at least ARM-1156T2.  The interesting thing about Cortex-M is
+ * that *only* Thumb2 disassembly matters.  There are also some small
+ * additions to Thumb2 that are specific to ARMv7-M.
+ */
+static int
+handle_cortex_m3_disassemble_command(struct command_context_s *cmd_ctx,
+		char *cmd, char **args, int argc)
+{
+	int retval = ERROR_OK;
+	target_t *target = get_current_target(cmd_ctx);
+	uint32_t address;
+	unsigned long count;
+	arm_instruction_t cur_instruction;
+
+	if (argc != 2) {
+		command_print(cmd_ctx,
+			&quot;usage: cortex_m3 disassemble &lt;address&gt; &lt;count&gt;&quot;);
+		return ERROR_OK;
+	}
+
+	errno = 0;
+	address = strtoul(args[0], NULL, 0);
+	if (errno)
+		return ERROR_FAIL;
+	count = strtoul(args[1], NULL, 0);
+	if (errno)
+		return ERROR_FAIL;
+
+	while (count--) {
+		retval = thumb2_opcode(target, address, &amp;cur_instruction);
+		if (retval != ERROR_OK)
+			return retval;
+		command_print(cmd_ctx, &quot;%s&quot;, cur_instruction.text);
+		address += cur_instruction.instruction_size;
+	}
+
+	return ERROR_OK;
+}
+
 int cortex_m3_register_commands(struct command_context_s *cmd_ctx)
 {
 	int retval;
@@ -1653,9 +1695,16 @@
 
 	retval = armv7m_register_commands(cmd_ctx);
 
-	cortex_m3_cmd = register_command(cmd_ctx, NULL, &quot;cortex_m3&quot;, NULL, COMMAND_ANY, &quot;cortex_m3 specific commands&quot;);
-	register_command(cmd_ctx, cortex_m3_cmd, &quot;maskisr&quot;, handle_cortex_m3_mask_interrupts_command, COMMAND_EXEC, &quot;mask cortex_m3 interrupts ['on'|'off']&quot;);
+	cortex_m3_cmd = register_command(cmd_ctx, NULL, &quot;cortex_m3&quot;,
+			NULL, COMMAND_ANY, &quot;cortex_m3 specific commands&quot;);
 
+	register_command(cmd_ctx, cortex_m3_cmd, &quot;disassemble&quot;,
+			handle_cortex_m3_disassemble_command, COMMAND_EXEC,
+			&quot;disassemble Thumb2 instructions &lt;address&gt; &lt;count&gt;&quot;);
+	register_command(cmd_ctx, cortex_m3_cmd, &quot;maskisr&quot;,
+			handle_cortex_m3_mask_interrupts_command, COMMAND_EXEC,
+			&quot;mask cortex_m3 interrupts ['on'|'off']&quot;);
+
 	return retval;
 }
 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001312.html">[Openocd-svn] r2529 - trunk/src/jtag
</A></li>
	<LI>Next message: <A HREF="001314.html">[Openocd-svn] r2531 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1313">[ date ]</a>
              <a href="thread.html#1313">[ thread ]</a>
              <a href="subject.html#1313">[ subject ]</a>
              <a href="author.html#1313">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
