--- verilog_synth_clean.tmp	2025-08-16 09:55:45.397276574 -0700
+++ uhdm_synth_clean.tmp	2025-08-16 09:55:45.397276574 -0700
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:1.1-20.10" *)
 module param_test(clk, rst, data_in, data_out);
 (* src = "dut.sv:6.29-6.32" *)
@@ -15,60 +15,68 @@
 (* src = "dut.sv:7.29-7.32" *)
 input rst;
 wire rst;
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[0]  /* _0_ */ (
+\$_DFFE_PN_  \data_out_reg[0]  /* _0_ */ (
 .C(clk),
 .D(data_in[0]),
-.Q(data_out[0]),
-.R(rst)
+.E(rst),
+.Q(data_out[0])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[1]  /* _1_ */ (
+\$_DFFE_PN_  \data_out_reg[1]  /* _1_ */ (
 .C(clk),
 .D(data_in[1]),
-.Q(data_out[1]),
-.R(rst)
+.E(rst),
+.Q(data_out[1])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[2]  /* _2_ */ (
+\$_DFFE_PN_  \data_out_reg[2]  /* _2_ */ (
 .C(clk),
 .D(data_in[2]),
-.Q(data_out[2]),
-.R(rst)
+.E(rst),
+.Q(data_out[2])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[3]  /* _3_ */ (
+\$_DFFE_PN_  \data_out_reg[3]  /* _3_ */ (
 .C(clk),
 .D(data_in[3]),
-.Q(data_out[3]),
-.R(rst)
+.E(rst),
+.Q(data_out[3])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[4]  /* _4_ */ (
+\$_DFFE_PN_  \data_out_reg[4]  /* _4_ */ (
 .C(clk),
 .D(data_in[4]),
-.Q(data_out[4]),
-.R(rst)
+.E(rst),
+.Q(data_out[4])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[5]  /* _5_ */ (
+\$_DFFE_PN_  \data_out_reg[5]  /* _5_ */ (
 .C(clk),
 .D(data_in[5]),
-.Q(data_out[5]),
-.R(rst)
+.E(rst),
+.Q(data_out[5])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP0_  \data_out_reg[6]  /* _6_ */ (
+\$_DFFE_PN_  \data_out_reg[6]  /* _6_ */ (
 .C(clk),
 .D(data_in[6]),
-.Q(data_out[6]),
-.R(rst)
+.E(rst),
+.Q(data_out[6])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:13.5-18.8" *)
-\$_SDFF_PP1_  \data_out_reg[7]  /* _7_ */ (
+\$_DFFE_PN_  \data_out_reg[7]  /* _7_ */ (
 .C(clk),
 .D(data_in[7]),
-.Q(data_out[7]),
-.R(rst)
+.E(rst),
+.Q(data_out[7])
 );
 endmodule
