Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 01:37:06 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.319    -1251.406                    155                 5216        0.070        0.000                      0                 5216        3.020        0.000                       0                  2467  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -11.319    -1251.406                    155                 5216        0.070        0.000                      0                 5216        3.020        0.000                       0                  2467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          155  Failing Endpoints,  Worst Slack      -11.319ns,  Total Violation    -1251.406ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.319ns  (required time - arrival time)
  Source:                 right_rotated_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line235/right_frame_buffer/BRAM_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        20.548ns  (logic 11.024ns (53.650%)  route 9.524ns (46.350%))
  Logic Levels:           25  (CARRY4=18 LUT2=1 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, routed)        1.660     5.168    clk_100mhz_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  right_rotated_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.177 r  right_rotated_addr1/P[7]
                         net (fo=2, routed)           0.862    10.038    right/v_pipe/P[7]
    SLICE_X12Y1          LUT4 (Prop_lut4_I3_O)        0.124    10.162 r  right/v_pipe/BRAM_reg_0_i_393__0/O
                         net (fo=1, routed)           0.000    10.162    right/v_pipe/BRAM_reg_0_i_393__0_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.538 r  right/v_pipe/BRAM_reg_0_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    10.538    right/v_pipe/BRAM_reg_0_i_294__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.655 r  right/v_pipe/BRAM_reg_0_i_290__0/CO[3]
                         net (fo=1, routed)           0.000    10.655    right/v_pipe/BRAM_reg_0_i_290__0_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  right/v_pipe/BRAM_reg_0_i_251__0/CO[3]
                         net (fo=1, routed)           0.000    10.772    right/v_pipe/BRAM_reg_0_i_251__0_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.095 r  right/v_pipe/BRAM_reg_0_i_250__0/O[1]
                         net (fo=36, routed)          1.167    12.263    right/v_pipe/right_rotated_addr1__0[17]
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.306    12.569 r  right/v_pipe/BRAM_reg_0_i_106__0/O
                         net (fo=5, routed)           0.657    13.226    right/v_pipe/BRAM_reg_0_i_106__0_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    13.822 r  right/v_pipe/BRAM_reg_0_i_428__0/O[3]
                         net (fo=3, routed)           0.927    14.749    right/v_pipe/BRAM_reg_0_i_428__0_n_4
    SLICE_X6Y4           LUT3 (Prop_lut3_I2_O)        0.306    15.055 r  right/v_pipe/BRAM_reg_0_i_313__0/O
                         net (fo=1, routed)           0.562    15.617    right/v_pipe/BRAM_reg_0_i_313__0_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.021 r  right/v_pipe/BRAM_reg_0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    16.021    right/v_pipe/BRAM_reg_0_i_215__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.344 r  right/v_pipe/BRAM_reg_0_i_99__0/O[1]
                         net (fo=3, routed)           0.824    17.168    right/v_pipe/BRAM_reg_0_i_99__0_n_6
    SLICE_X6Y4           LUT3 (Prop_lut3_I0_O)        0.306    17.474 r  right/v_pipe/BRAM_reg_0_i_91__0/O
                         net (fo=1, routed)           0.551    18.025    right/v_pipe/BRAM_reg_0_i_91__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.423 r  right/v_pipe/BRAM_reg_0_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    18.423    right/v_pipe/BRAM_reg_0_i_52__0_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.537 r  right/v_pipe/BRAM_reg_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    18.537    right/v_pipe/BRAM_reg_0_i_23__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.651 r  right/v_pipe/BRAM_reg_0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    18.651    right/v_pipe/BRAM_reg_0_i_21__0_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.985 r  right/v_pipe/BRAM_reg_0_i_19__0/O[1]
                         net (fo=5, routed)           0.627    19.612    right/v_pipe/BRAM_reg_0_i_43__0_0[1]
    SLICE_X8Y4           LUT2 (Prop_lut2_I1_O)        0.303    19.915 r  right/v_pipe/BRAM_reg_0_i_502__0/O
                         net (fo=1, routed)           0.000    19.915    right/v_pipe/BRAM_reg_0_i_502__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.448 r  right/v_pipe/BRAM_reg_0_i_451__0/CO[3]
                         net (fo=1, routed)           0.000    20.448    right/v_pipe/BRAM_reg_0_i_451__0_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  right/v_pipe/BRAM_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    20.565    right/v_pipe/BRAM_reg_0_i_357__0_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.804 r  right/v_pipe/BRAM_reg_0_i_266__0/O[2]
                         net (fo=3, routed)           1.151    21.956    right/v_pipe/BRAM_reg_0_i_266__0_n_5
    SLICE_X11Y15         LUT4 (Prop_lut4_I2_O)        0.301    22.257 r  right/v_pipe/BRAM_reg_0_i_355__0/O
                         net (fo=1, routed)           0.000    22.257    right/v_pipe/BRAM_reg_0_i_355__0_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.807 r  right/v_pipe/BRAM_reg_0_i_253__0/CO[3]
                         net (fo=1, routed)           0.000    22.807    right/v_pipe/BRAM_reg_0_i_253__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.921 r  right/v_pipe/BRAM_reg_0_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    22.921    right/v_pipe/BRAM_reg_0_i_140__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.035 r  right/v_pipe/BRAM_reg_0_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    23.035    right/v_pipe/BRAM_reg_0_i_68__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.192 r  right/v_pipe/BRAM_reg_0_i_33__0/CO[1]
                         net (fo=14, routed)          0.718    23.910    nolabel_line235/BRAM_reg_0_i_33__0_n_2_alias
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.329    24.239 r  nolabel_line235/BRAM_reg_0_i_6__0_comp/O
                         net (fo=4, routed)           1.477    25.716    nolabel_line235/right_frame_buffer/ADDRARDADDR[8]
    RAMB36_X1Y2          RAMB36E1                                     r  nolabel_line235/right_frame_buffer/BRAM_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, routed)        1.483    14.812    nolabel_line235/right_frame_buffer/clk_100mhz_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  nolabel_line235/right_frame_buffer/BRAM_reg_2/CLKARDCLK
                         clock pessimism              0.187    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.397    nolabel_line235/right_frame_buffer/BRAM_reg_2
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -25.716    
  -------------------------------------------------------------------
                         slack                                -11.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line235/inst_ssd/smac_loop[1].inst/accumulator_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line235/inst_ssd/ssd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.443%)  route 0.186ns (42.557%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, routed)        0.553     1.421    nolabel_line235/inst_ssd/smac_loop[1].inst/clk_100mhz_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  nolabel_line235/inst_ssd/smac_loop[1].inst/accumulator_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  nolabel_line235/inst_ssd/smac_loop[1].inst/accumulator_reg[16]/Q
                         net (fo=3, routed)           0.186     1.748    nolabel_line235/inst_ssd/ssd_by_col[1]_13[16]
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  nolabel_line235/inst_ssd/ssd_out[19]_i_8/O
                         net (fo=1, routed)           0.000     1.793    nolabel_line235/inst_ssd/ssd_out[19]_i_8_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.858 r  nolabel_line235/inst_ssd/ssd_out_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.858    nolabel_line235/inst_ssd/ssd_out_reg[19]_i_1_n_6
    SLICE_X36Y28         FDRE                                         r  nolabel_line235/inst_ssd/ssd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, routed)        0.820     1.933    nolabel_line235/inst_ssd/clk_100mhz_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  nolabel_line235/inst_ssd/ssd_out_reg[17]/C
                         clock pessimism             -0.250     1.683    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.105     1.788    nolabel_line235/inst_ssd/ssd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5  left/nolabel_line116/yb_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         6.000       5.020      SLICE_X6Y3  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X6Y3  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/CLK



