#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  7 15:22:48 2022
# Process ID: 16116
# Current directory: E:/FPGA/digital_system_design/MicroBlaze_intr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14176 E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze_intr/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze_intr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.xpr
open_bd_design {E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
update_compile_order -fileset sources_1
file mkdir E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {1000}] [get_bd_cells fit_timer_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run MicroBlazeDemo1_fit_timer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
reset_run synth_1
reset_run MicroBlazeDemo1_microblaze_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {100000}] [get_bd_cells fit_timer_0]
endgroup
save_bd_design
reset_run synth_1
reset_run MicroBlazeDemo1_fit_timer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
make_wrapper -files [get_files E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
