OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/kareem_farid/caravel/openlane/caravel_clocking/runs/22_10_14_05_15/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/kareem_farid/caravel/openlane/caravel_clocking/runs/22_10_14_05_15/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/kareem_farid/caravel/openlane/caravel_clocking/runs/22_10_14_05_15/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/kareem_farid/caravel/openlane/caravel_clocking/runs/22_10_14_05_15/results/routing/caravel_clocking.def
[INFO ODB-0128] Design: caravel_clocking
[INFO ODB-0130]     Created 17 pins.
[INFO ODB-0131]     Created 734 components and 3799 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 2622 connections.
[INFO ODB-0133]     Created 330 nets and 1176 connections.
[INFO ODB-0134] Finished DEF file: /home/kareem_farid/caravel/openlane/caravel_clocking/runs/22_10_14_05_15/results/routing/caravel_clocking.def
[INFO]: Setting RC values...
[INFO PSM-0002] Output voltage file is specified as: /home/kareem_farid/caravel/openlane/caravel_clocking/runs/22_10_14_05_15/reports/signoff/27-irdrop.rpt.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VPWR is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 93.380 or core height of 51.680. Changing bump location to the center of the die at (47.610, 28.560).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VPWR = 614.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VPWR are connected.
########## IR report #################
Worstcase voltage: 1.80e+00 V
Average IR drop  : 3.58e-10 V
Worstcase IR drop: 5.83e-10 V
######################################
