// Seed: 2445462147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  always @(1 or posedge id_4) begin
    #1;
    @(posedge 1'h0);
  end
endmodule
