{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605454090915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605454090945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 00:28:10 2020 " "Processing started: Mon Nov 16 00:28:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605454090945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454090945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC59116-Driver -c TLC59116-Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454090945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605454092785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605454092785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/x68_frontpanel_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/x68_frontpanel_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X68_FRONTPANEL_CONTROLLER-rtl " "Found design unit 1: X68_FRONTPANEL_CONTROLLER-rtl" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117027 ""} { "Info" "ISGN_ENTITY_NAME" "1 X68_FRONTPANEL_CONTROLLER " "Found entity 1: X68_FRONTPANEL_CONTROLLER" {  } { { "../hdl/X68_FRONTPANEL_CONTROLLER.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/X68_FRONTPANEL_CONTROLLER.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux_proxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX_PROXY-rtl " "Found design unit 1: I2C_MUX_PROXY-rtl" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117037 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX_PROXY " "Found entity 1: I2C_MUX_PROXY" {  } { { "../hdl/I2C_MUX_PROXY.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX_PROXY.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MUX-rtl " "Found design unit 1: I2C_MUX-rtl" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117047 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MUX " "Found entity 1: I2C_MUX" {  } { { "../hdl/I2C_MUX.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_MUX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116_pkg " "Found design unit 1: I2C_TLC59116_pkg" {  } { { "../hdl/I2C_TLC59116_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sftclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFTCLK-main " "Found design unit 1: SFTCLK-main" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117097 ""} { "Info" "ISGN_ENTITY_NAME" "1 SFTCLK " "Found entity 1: SFTCLK" {  } { { "../hdl/sftclk.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sftclk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/sample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_SAMPLE-rtl " "Found design unit 1: I2C_SAMPLE-rtl" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117117 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_SAMPLE " "Found entity 1: I2C_SAMPLE" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2crtc_rx8025.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2Crtc-rtl " "Found design unit 1: I2Crtc-rtl" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117127 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2Crtc " "Found entity 1: I2Crtc" {  } { { "../hdl/I2Crtc_rx8025.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2Crtc_rx8025.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2cif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CIF-MAIN " "Found design unit 1: I2CIF-MAIN" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117147 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CIF " "Found entity 1: I2CIF" {  } { { "../hdl/I2CIF.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2CIF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_tlc59116.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_TLC59116-rtl " "Found design unit 1: I2C_TLC59116-rtl" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117167 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_TLC59116 " "Found entity 1: I2C_TLC59116" {  } { { "../hdl/I2C_TLC59116.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_TLC59116.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kuni/work/fpga-tlc59116-driver/hdl/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_pkg " "Found design unit 1: I2C_pkg" {  } { { "../hdl/I2C_pkg.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/I2C_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605454117177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117177 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk sample.vhd(411) " "VHDL error at sample.vhd(411): object \"clk\" is used but not declared" {  } { { "../hdl/sample.vhd" "" { Text "C:/Users/kuni/work/FPGA-TLC59116-Driver/hdl/sample.vhd" 411 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1605454117188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605454117557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 00:28:37 2020 " "Processing ended: Mon Nov 16 00:28:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605454117557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605454117557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605454117557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454117557 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605454118348 ""}
