/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.11
Hash     : 37add59
Date     : Jun 19 2024
Type     : Engineering
Log Time   : Wed Jun 19 13:24:12 2024 GMT
#Timing report of worst 48 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[0].outpad[0] (.output at (1,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.399     1.448
| (intra 'io' routing)                                                               0.733     2.181
out:counter_output[0].outpad[0] (.output at (1,3))                                     0.000     2.181
data arrival time                                                                              2.181

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.181
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.181


#Path 2
Startpoint: counter_output[10].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[10].outpad[0] (.output at (1,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[10].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.399     1.448
| (intra 'io' routing)                                                               0.733     2.181
out:counter_output[10].outpad[0] (.output at (1,8))                                    0.000     2.181
data arrival time                                                                              2.181

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.181
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.181


#Path 3
Startpoint: counter_output[11].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[11].outpad[0] (.output at (1,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[11].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.399     1.448
| (intra 'io' routing)                                                               0.733     2.181
out:counter_output[11].outpad[0] (.output at (1,8))                                    0.000     2.181
data arrival time                                                                              2.181

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.181
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.181


#Path 4
Startpoint: counter_output[12].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[12].outpad[0] (.output at (10,2) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[12].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'io' routing)                                                               0.733     2.123
out:counter_output[12].outpad[0] (.output at (10,2))                                   0.000     2.123
data arrival time                                                                              2.123

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.123
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.123


#Path 5
Startpoint: counter_output[6].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[6].outpad[0] (.output at (1,6) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[6].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'io' routing)                                                               0.733     2.123
out:counter_output[6].outpad[0] (.output at (1,6))                                     0.000     2.123
data arrival time                                                                              2.123

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.123
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.123


#Path 6
Startpoint: counter_output[7].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[7].outpad[0] (.output at (1,6) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[7].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[7].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'io' routing)                                                               0.733     2.123
out:counter_output[7].outpad[0] (.output at (1,6))                                     0.000     2.123
data arrival time                                                                              2.123

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.123
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.123


#Path 7
Startpoint: counter_output[8].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[8].outpad[0] (.output at (1,7) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[8].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'io' routing)                                                               0.733     2.123
out:counter_output[8].outpad[0] (.output at (1,7))                                     0.000     2.123
data arrival time                                                                              2.123

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.123
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.123


#Path 8
Startpoint: counter_output[9].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[9].outpad[0] (.output at (1,7) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[9].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.342     1.390
| (intra 'io' routing)                                                               0.733     2.123
out:counter_output[9].outpad[0] (.output at (1,7))                                     0.000     2.123
data arrival time                                                                              2.123

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.123
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.123


#Path 9
Startpoint: counter_output[1].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[1].outpad[0] (.output at (1,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[1].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[1].outpad[0] (.output at (1,3))                                     0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 10
Startpoint: counter_output[15].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[15].outpad[0] (.output at (10,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[15].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[15].outpad[0] (.output at (10,4))                                   0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 11
Startpoint: counter_output[14].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[14].outpad[0] (.output at (10,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[14].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[14].outpad[0] (.output at (10,3))                                   0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 12
Startpoint: counter_output[13].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[13].outpad[0] (.output at (10,3) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[13].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[13].outpad[0] (.output at (10,3))                                   0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 13
Startpoint: counter_output[5].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[5].outpad[0] (.output at (1,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[5].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[5].outpad[0] (.output at (1,5))                                     0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 14
Startpoint: counter_output[4].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[4].outpad[0] (.output at (1,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[4].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[4].outpad[0] (.output at (1,5))                                     0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 15
Startpoint: counter_output[3].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[3].outpad[0] (.output at (1,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[3].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[3].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[3].outpad[0] (.output at (1,4))                                     0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 16
Startpoint: counter_output[2].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[2].outpad[0] (.output at (1,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[2].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'io' routing)                                                               0.733     2.001
out:counter_output[2].outpad[0] (.output at (1,4))                                     0.000     2.001
data arrival time                                                                              2.001

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                             -2.001
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -2.001


#Path 17
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[12].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.054     1.995
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     1.995
| (intra 'clb' routing)                                                              0.000     1.995
| (inter-block routing)                                                              0.339     2.334
| (intra 'clb' routing)                                                              0.085     2.419
$abc$1050$abc$916$li12_li12.in[1] (.names at (8,4))                                  0.000     2.419
| (primitive '.names' combinational delay)                                           0.218     2.637
$abc$1050$abc$916$li12_li12.out[0] (.names at (8,4))                                 0.000     2.637
| (intra 'clb' routing)                                                              0.000     2.637
counter_output[12].D[0] (dffre at (8,4))                                               0.000     2.637
data arrival time                                                                              2.637

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.637
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.774


#Path 18
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[13].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.054     1.995
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     1.995
| (intra 'clb' routing)                                                              0.000     1.995
| (inter-block routing)                                                              0.339     2.334
| (intra 'clb' routing)                                                              0.085     2.419
$abc$1050$abc$916$li13_li13.in[4] (.names at (8,4))                                  0.000     2.419
| (primitive '.names' combinational delay)                                           0.173     2.592
$abc$1050$abc$916$li13_li13.out[0] (.names at (8,4))                                 0.000     2.592
| (intra 'clb' routing)                                                              0.000     2.592
counter_output[13].D[0] (dffre at (8,4))                                               0.000     2.592
data arrival time                                                                              2.592

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.592
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.729


#Path 19
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[15].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.054     1.995
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     1.995
| (intra 'clb' routing)                                                              0.000     1.995
| (inter-block routing)                                                              0.339     2.334
| (intra 'clb' routing)                                                              0.085     2.419
$abc$1050$abc$916$li15_li15.in[3] (.names at (8,4))                                  0.000     2.419
| (primitive '.names' combinational delay)                                           0.148     2.567
$abc$1050$abc$916$li15_li15.out[0] (.names at (8,4))                                 0.000     2.567
| (intra 'clb' routing)                                                              0.000     2.567
counter_output[15].D[0] (dffre at (8,4))                                               0.000     2.567
data arrival time                                                                              2.567

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.567
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.704


#Path 20
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[14].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n59__.in[0] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.054     1.995
$abc$2319$new_new_n59__.out[0] (.names at (3,5))                                     0.000     1.995
| (intra 'clb' routing)                                                              0.000     1.995
| (inter-block routing)                                                              0.339     2.334
| (intra 'clb' routing)                                                              0.085     2.419
$abc$1050$abc$916$li14_li14.in[3] (.names at (8,4))                                  0.000     2.419
| (primitive '.names' combinational delay)                                           0.148     2.567
$abc$1050$abc$916$li14_li14.out[0] (.names at (8,4))                                 0.000     2.567
| (intra 'clb' routing)                                                              0.000     2.567
counter_output[14].D[0] (dffre at (8,4))                                               0.000     2.567
data arrival time                                                                              2.567

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.567
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.704


#Path 21
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[10].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n56__.in[0] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.148     2.089
$abc$2319$new_new_n56__.out[0] (.names at (3,5))                                     0.000     2.089
| (intra 'clb' routing)                                                              0.085     2.174
$abc$1050$abc$916$li10_li10.in[1] (.names at (3,5))                                  0.000     2.174
| (primitive '.names' combinational delay)                                           0.197     2.371
$abc$1050$abc$916$li10_li10.out[0] (.names at (3,5))                                 0.000     2.371
| (intra 'clb' routing)                                                              0.000     2.371
counter_output[10].D[0] (dffre at (3,5))                                               0.000     2.371
data arrival time                                                                              2.371

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.371
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.509


#Path 22
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[6].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.085     1.780
$abc$2319$new_new_n73__.in[1] (.names at (3,4))                                      0.000     1.780
| (primitive '.names' combinational delay)                                           0.197     1.977
$abc$2319$new_new_n73__.out[0] (.names at (3,4))                                     0.000     1.977
| (intra 'clb' routing)                                                              0.000     1.977
| (inter-block routing)                                                              0.162     2.138
| (intra 'clb' routing)                                                              0.085     2.224
$abc$1050$abc$916$li06_li06.in[2] (.names at (3,4))                                  0.000     2.224
| (primitive '.names' combinational delay)                                           0.136     2.359
$abc$1050$abc$916$li06_li06.out[0] (.names at (3,4))                                 0.000     2.359
| (intra 'clb' routing)                                                              0.000     2.359
counter_output[6].D[0] (dffre at (3,4))                                                0.000     2.359
data arrival time                                                                              2.359

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.359
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.496


#Path 23
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[11].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n56__.in[0] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.148     2.089
$abc$2319$new_new_n56__.out[0] (.names at (3,5))                                     0.000     2.089
| (intra 'clb' routing)                                                              0.085     2.174
$abc$1050$abc$916$li11_li11.in[4] (.names at (3,5))                                  0.000     2.174
| (primitive '.names' combinational delay)                                           0.152     2.326
$abc$1050$abc$916$li11_li11.out[0] (.names at (3,5))                                 0.000     2.326
| (intra 'clb' routing)                                                              0.000     2.326
counter_output[11].D[0] (dffre at (3,5))                                               0.000     2.326
data arrival time                                                                              2.326

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.326
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.463


#Path 24
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[8].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n76__.in[1] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.103     2.044
$abc$2319$new_new_n76__.out[0] (.names at (3,5))                                     0.000     2.044
| (intra 'clb' routing)                                                              0.085     2.129
$abc$1050$abc$916$li08_li08.in[1] (.names at (3,5))                                  0.000     2.129
| (primitive '.names' combinational delay)                                           0.148     2.277
$abc$1050$abc$916$li08_li08.out[0] (.names at (3,5))                                 0.000     2.277
| (intra 'clb' routing)                                                              0.000     2.277
counter_output[8].D[0] (dffre at (3,5))                                                0.000     2.277
data arrival time                                                                              2.277

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.277
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.414


#Path 25
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[9].D[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.000     1.695
| (inter-block routing)                                                              0.162     1.856
| (intra 'clb' routing)                                                              0.085     1.942
$abc$2319$new_new_n76__.in[1] (.names at (3,5))                                      0.000     1.942
| (primitive '.names' combinational delay)                                           0.103     2.044
$abc$2319$new_new_n76__.out[0] (.names at (3,5))                                     0.000     2.044
| (intra 'clb' routing)                                                              0.085     2.129
$abc$1050$abc$916$li09_li09.in[4] (.names at (3,5))                                  0.000     2.129
| (primitive '.names' combinational delay)                                           0.103     2.232
$abc$1050$abc$916$li09_li09.out[0] (.names at (3,5))                                 0.000     2.232
| (intra 'clb' routing)                                                              0.000     2.232
counter_output[9].D[0] (dffre at (3,5))                                                0.000     2.232
data arrival time                                                                              2.232

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.232
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.369


#Path 26
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[7].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.085     1.780
$abc$2319$new_new_n73__.in[1] (.names at (3,4))                                      0.000     1.780
| (primitive '.names' combinational delay)                                           0.197     1.977
$abc$2319$new_new_n73__.out[0] (.names at (3,4))                                     0.000     1.977
| (intra 'clb' routing)                                                              0.085     2.062
$abc$1050$abc$916$li07_li07.in[1] (.names at (3,4))                                  0.000     2.062
| (primitive '.names' combinational delay)                                           0.152     2.214
$abc$1050$abc$916$li07_li07.out[0] (.names at (3,4))                                 0.000     2.214
| (intra 'clb' routing)                                                              0.000     2.214
counter_output[7].D[0] (dffre at (3,4))                                                0.000     2.214
data arrival time                                                                              2.214

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[7].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -2.214
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.351


#Path 27
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[0].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.339     1.984
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.069
counter_output[0].R[0] (dffre at (8,4))                                                                                                                                                                                                                        0.000     2.069
data arrival time                                                                                                                                                                                                                                                      2.069

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.069
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.206


#Path 28
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[15].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.339     1.984
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.069
counter_output[15].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.069
data arrival time                                                                                                                                                                                                                                                      2.069

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[15].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.069
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.206


#Path 29
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[14].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.339     1.984
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.069
counter_output[14].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.069
data arrival time                                                                                                                                                                                                                                                      2.069

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[14].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.069
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.206


#Path 30
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[13].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.339     1.984
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.069
counter_output[13].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.069
data arrival time                                                                                                                                                                                                                                                      2.069

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[13].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.069
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.206


#Path 31
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[12].R[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.339     1.984
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.069
counter_output[12].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.069
data arrival time                                                                                                                                                                                                                                                      2.069

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[12].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -2.069
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.206


#Path 32
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[4].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.085     1.780
$abc$1050$abc$916$li04_li04.in[1] (.names at (3,4))                                  0.000     1.780
| (primitive '.names' combinational delay)                                           0.197     1.977
$abc$1050$abc$916$li04_li04.out[0] (.names at (3,4))                                 0.000     1.977
| (intra 'clb' routing)                                                              0.000     1.977
counter_output[4].D[0] (dffre at (3,4))                                                0.000     1.977
data arrival time                                                                              1.977

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.977
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.114


#Path 33
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[3].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n69__.in[4] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n69__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.085     1.780
$abc$1050$abc$916$li03_li03.in[2] (.names at (3,4))                                  0.000     1.780
| (primitive '.names' combinational delay)                                           0.197     1.977
$abc$1050$abc$916$li03_li03.out[0] (.names at (3,4))                                 0.000     1.977
| (intra 'clb' routing)                                                              0.000     1.977
counter_output[3].D[0] (dffre at (3,4))                                                0.000     1.977
data arrival time                                                                              1.977

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[3].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.977
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.114


#Path 34
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[5].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$2319$new_new_n55__.in[0] (.names at (3,4))                                      0.000     1.498
| (primitive '.names' combinational delay)                                           0.197     1.695
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     1.695
| (intra 'clb' routing)                                                              0.085     1.780
$abc$1050$abc$916$li05_li05.in[1] (.names at (3,4))                                  0.000     1.780
| (primitive '.names' combinational delay)                                           0.152     1.932
$abc$1050$abc$916$li05_li05.out[0] (.names at (3,4))                                 0.000     1.932
| (intra 'clb' routing)                                                              0.000     1.932
counter_output[5].D[0] (dffre at (3,4))                                                0.000     1.932
data arrival time                                                                              1.932

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.932
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.069


#Path 35
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[3].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[3].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[3].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 36
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[2].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[2].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[2].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 37
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[1].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[1].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[1].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 38
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[5].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[5].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[5].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 39
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[11].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[11].R[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[11].C[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 40
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[10].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[10].R[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[10].C[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 41
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[9].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[9].R[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[9].C[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 42
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[8].R[0] (dffre at (3,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[8].R[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[8].C[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 43
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[7].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[7].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[7].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 44
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[6].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[6].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[6].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 45
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[4].R[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.518     1.413
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.498
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     1.646
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.646
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.646
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.807
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.892
counter_output[4].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     1.892
data arrival time                                                                                                                                                                                                                                                      1.892

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
counter_output[4].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.892
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.030


#Path 46
Startpoint: dir.inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : counter_output[2].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
dir.inpad[0] (.input at (10,4))                                            0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.518     1.413
| (intra 'clb' routing)                                                              0.085     1.498
$abc$1050$abc$916$li02_li02.in[4] (.names at (3,4))                                  0.000     1.498
| (primitive '.names' combinational delay)                                           0.173     1.670
$abc$1050$abc$916$li02_li02.out[0] (.names at (3,4))                                 0.000     1.670
| (intra 'clb' routing)                                                              0.000     1.670
counter_output[2].D[0] (dffre at (3,4))                                                0.000     1.670
data arrival time                                                                              1.670

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.670
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.808


#Path 47
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[1].D[0] (dffre at (3,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.339     1.387
| (intra 'clb' routing)                                                              0.085     1.472
$abc$1050$abc$916$li01_li01.in[2] (.names at (3,4))                                  0.000     1.472
| (primitive '.names' combinational delay)                                           0.197     1.669
$abc$1050$abc$916$li01_li01.out[0] (.names at (3,4))                                 0.000     1.669
| (intra 'clb' routing)                                                              0.000     1.669
counter_output[1].D[0] (dffre at (3,4))                                                0.000     1.669
data arrival time                                                                              1.669

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.669
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.806


#Path 48
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[0].D[0] (dffre at (8,4) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.162     1.210
| (intra 'clb' routing)                                                              0.085     1.295
$abc$1050$abc$916$li00_li00.in[1] (.names at (8,4))                                 -0.000     1.295
| (primitive '.names' combinational delay)                                           0.197     1.492
$abc$1050$abc$916$li00_li00.out[0] (.names at (8,4))                                 0.000     1.492
| (intra 'clb' routing)                                                              0.000     1.492
counter_output[0].D[0] (dffre at (8,4))                                                0.000     1.492
data arrival time                                                                              1.492

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.492
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.629


#End of timing report
