MODEL
MODEL_VERSION "v1998.8";
DESIGN "RAM_IDE_AUTOCONFIG";

/* port names and type */
INPUT S:PIN75 = BERR;
INPUT S:PIN106 = AS;
INPUT S:PIN30 = CLK50M;
INPUT S:PIN143 = RESET;
INPUT S:PIN105 = UDS;
INPUT S:PIN102 = RW;
INPUT S:PIN77 = MEM_OFF;
INPUT S:PIN32 = AMIGA_CLK;
INPUT S:PIN50 = A<4>;
INPUT S:PIN52 = A<3>;
INPUT S:PIN57 = A<1>;
INPUT S:PIN49 = A<5>;
INPUT S:PIN51 = A<6>;
INPUT S:PIN54 = A<2>;
INPUT S:PIN78 = IDE_OFF;
INPUT S:PIN97 = A<22>;
INPUT S:PIN96 = A<21>;
INPUT S:PIN91 = A<19>;
INPUT S:PIN98 = A<23>;
INPUT S:PIN79 = A<17>;
INPUT S:PIN76 = A<16>;
INPUT S:PIN83 = A<18>;
INPUT S:PIN95 = A<20>;
INPUT S:PIN104 = BGACK;
INPUT S:PIN101 = LDS;
INPUT S:PIN58 = A<9>;
INPUT S:PIN59 = A<10>;
INPUT S:PIN60 = A<11>;
INPUT S:PIN61 = A<12>;
INPUT S:PIN64 = A<13>;
INPUT S:PIN66 = A<14>;
INPUT S:PIN74 = A<15>;
INPUT S:PIN53 = A<7>;
INPUT S:PIN56 = A<8>;
TRIOUT S:PIN135 = D<8>;
TRIOUT S:PIN40 = D<9>;
TRIOUT S:PIN41 = D<10>;
TRIOUT S:PIN43 = D<11>;
TRIOUT S:PIN44 = D<12>;
TRIOUT S:PIN45 = D<13>;
TRIOUT S:PIN46 = D<14>;
TRIOUT S:PIN48 = D<15>;
TRIOUT S:PIN133 = DRAM<0>;
TRIOUT S:PIN7 = DRAM<10>;
TRIOUT S:PIN6 = DRAM<11>;
TRIOUT S:PIN5 = DRAM<12>;
TRIOUT S:PIN4 = DRAM<13>;
TRIOUT S:PIN3 = DRAM<14>;
TRIOUT S:PIN2 = DRAM<15>;
TRIOUT S:PIN132 = DRAM<1>;
TRIOUT S:PIN131 = DRAM<2>;
TRIOUT S:PIN130 = DRAM<3>;
TRIOUT S:PIN129 = DRAM<4>;
TRIOUT S:PIN128 = DRAM<5>;
TRIOUT S:PIN126 = DRAM<6>;
TRIOUT S:PIN125 = DRAM<7>;
TRIOUT S:PIN10 = DRAM<8>;
TRIOUT S:PIN9 = DRAM<9>;
TRIOUT S:PIN107 = AS_AMIGA;
TRIOUT S:PIN134 = D<0>;
TRIOUT S:PIN136 = D<1>;
TRIOUT S:PIN39 = D<2>;
TRIOUT S:PIN138 = D<3>;
TRIOUT S:PIN140 = D<4>;
TRIOUT S:PIN142 = D<5>;
TRIOUT S:PIN139 = D<6>;
TRIOUT S:PIN137 = D<7>;
TRIOUT S:PIN103 = DTACK;
OUTPUT S:PIN113 = ARAM<0>;
OUTPUT S:PIN112 = ARAM<1>;
OUTPUT S:PIN115 = ARAM<10>;
OUTPUT S:PIN14 = ARAM<11>;
OUTPUT S:PIN111 = ARAM<2>;
OUTPUT S:PIN110 = ARAM<3>;
OUTPUT S:PIN21 = ARAM<4>;
OUTPUT S:PIN20 = ARAM<5>;
OUTPUT S:PIN19 = ARAM<6>;
OUTPUT S:PIN17 = ARAM<7>;
OUTPUT S:PIN16 = ARAM<8>;
OUTPUT S:PIN15 = ARAM<9>;
OUTPUT S:PIN117 = BA<0>;
OUTPUT S:PIN116 = BA<1>;
OUTPUT S:PIN120 = CAS;
OUTPUT S:PIN27 = IDE_R;
OUTPUT S:PIN28 = IDE_W;
OUTPUT S:PIN124 = LDQM;
OUTPUT S:PIN118 = MEM_CS;
OUTPUT S:PIN121 = MEM_WE;
OUTPUT S:PIN119 = RAS;
OUTPUT S:PIN35 = ROM_OE;
OUTPUT S:PIN11 = UDQM;
OUTPUT S:PIN12 = CLK_MEM;
OUTPUT S:PIN24 = IDE_A<0>;
OUTPUT S:PIN26 = IDE_A<1>;
OUTPUT S:PIN25 = IDE_A<2>;
OUTPUT S:PIN22 = IDE_CS<0>;
OUTPUT S:PIN23 = IDE_CS<1>;
OUTPUT S:PIN68 = ROM_BANK<0>;
OUTPUT S:PIN69 = ROM_BANK<1>;
OUTPUT S:PIN71 = ROM_BANK<2>;
OUTPUT S:PIN70 = ROM_BANK<3>;
OUTPUT S:PIN34 = ROM_WE;
OUTPUT S:PIN13 = CKE;

/* timing arc definitions */
AS_AS_AMIGA_delay: DELAY (ENABLE_HIGH) AS AS_AMIGA;
CLK50M_CLK_MEM_delay: DELAY CLK50M CLK_MEM;
AS_D<0>_delay: DELAY (ENABLE_HIGH) AS D<0>;
RW_D<0>_delay: DELAY (ENABLE_HIGH) RW D<0>;
AS_D<10>_delay: DELAY (ENABLE_HIGH) AS D<10>;
RW_D<10>_delay: DELAY (ENABLE_HIGH) RW D<10>;
AS_D<11>_delay: DELAY (ENABLE_HIGH) AS D<11>;
RW_D<11>_delay: DELAY (ENABLE_HIGH) RW D<11>;
AS_D<12>_delay: DELAY (ENABLE_HIGH) AS D<12>;
RW_D<12>_delay: DELAY (ENABLE_HIGH) RW D<12>;
AS_D<13>_delay: DELAY (ENABLE_HIGH) AS D<13>;
RW_D<13>_delay: DELAY (ENABLE_HIGH) RW D<13>;
AS_D<14>_delay: DELAY (ENABLE_HIGH) AS D<14>;
RW_D<14>_delay: DELAY (ENABLE_HIGH) RW D<14>;
AS_D<15>_delay: DELAY (ENABLE_HIGH) AS D<15>;
RW_D<15>_delay: DELAY (ENABLE_HIGH) RW D<15>;
AS_D<1>_delay: DELAY (ENABLE_HIGH) AS D<1>;
RW_D<1>_delay: DELAY (ENABLE_HIGH) RW D<1>;
AS_D<2>_delay: DELAY (ENABLE_HIGH) AS D<2>;
RW_D<2>_delay: DELAY (ENABLE_HIGH) RW D<2>;
AS_D<3>_delay: DELAY (ENABLE_HIGH) AS D<3>;
RW_D<3>_delay: DELAY (ENABLE_HIGH) RW D<3>;
AS_D<4>_delay: DELAY (ENABLE_HIGH) AS D<4>;
RW_D<4>_delay: DELAY (ENABLE_HIGH) RW D<4>;
AS_D<5>_delay: DELAY (ENABLE_HIGH) AS D<5>;
RW_D<5>_delay: DELAY (ENABLE_HIGH) RW D<5>;
AS_D<6>_delay: DELAY (ENABLE_HIGH) AS D<6>;
RW_D<6>_delay: DELAY (ENABLE_HIGH) RW D<6>;
AS_D<7>_delay: DELAY (ENABLE_HIGH) AS D<7>;
RW_D<7>_delay: DELAY (ENABLE_HIGH) RW D<7>;
RW_D<8>_delay: DELAY (ENABLE_HIGH) RW D<8>;
AS_D<8>_delay: DELAY (ENABLE_HIGH) AS D<8>;
AS_D<9>_delay: DELAY (ENABLE_HIGH) AS D<9>;
RW_D<9>_delay: DELAY (ENABLE_HIGH) RW D<9>;
RW_DRAM<0>_delay: DELAY (ENABLE_HIGH) RW DRAM<0>;
D<0>_DRAM<0>_delay: DELAY (ENABLE_HIGH) D<0> DRAM<0>;
AS_DRAM<0>_delay: DELAY (ENABLE_HIGH) AS DRAM<0>;
D<10>_DRAM<10>_delay: DELAY (ENABLE_HIGH) D<10> DRAM<10>;
RW_DRAM<10>_delay: DELAY (ENABLE_HIGH) RW DRAM<10>;
AS_DRAM<10>_delay: DELAY (ENABLE_HIGH) AS DRAM<10>;
D<11>_DRAM<11>_delay: DELAY (ENABLE_HIGH) D<11> DRAM<11>;
RW_DRAM<11>_delay: DELAY (ENABLE_HIGH) RW DRAM<11>;
AS_DRAM<11>_delay: DELAY (ENABLE_HIGH) AS DRAM<11>;
RW_DRAM<12>_delay: DELAY (ENABLE_HIGH) RW DRAM<12>;
AS_DRAM<12>_delay: DELAY (ENABLE_HIGH) AS DRAM<12>;
D<12>_DRAM<12>_delay: DELAY (ENABLE_HIGH) D<12> DRAM<12>;
D<13>_DRAM<13>_delay: DELAY (ENABLE_HIGH) D<13> DRAM<13>;
RW_DRAM<13>_delay: DELAY (ENABLE_HIGH) RW DRAM<13>;
AS_DRAM<13>_delay: DELAY (ENABLE_HIGH) AS DRAM<13>;
D<14>_DRAM<14>_delay: DELAY (ENABLE_HIGH) D<14> DRAM<14>;
RW_DRAM<14>_delay: DELAY (ENABLE_HIGH) RW DRAM<14>;
AS_DRAM<14>_delay: DELAY (ENABLE_HIGH) AS DRAM<14>;
AS_DRAM<15>_delay: DELAY (ENABLE_HIGH) AS DRAM<15>;
RW_DRAM<15>_delay: DELAY (ENABLE_HIGH) RW DRAM<15>;
D<15>_DRAM<15>_delay: DELAY (ENABLE_HIGH) D<15> DRAM<15>;
RW_DRAM<1>_delay: DELAY (ENABLE_HIGH) RW DRAM<1>;
D<1>_DRAM<1>_delay: DELAY (ENABLE_HIGH) D<1> DRAM<1>;
AS_DRAM<1>_delay: DELAY (ENABLE_HIGH) AS DRAM<1>;
AS_DRAM<2>_delay: DELAY (ENABLE_HIGH) AS DRAM<2>;
RW_DRAM<2>_delay: DELAY (ENABLE_HIGH) RW DRAM<2>;
D<2>_DRAM<2>_delay: DELAY (ENABLE_HIGH) D<2> DRAM<2>;
AS_DRAM<3>_delay: DELAY (ENABLE_HIGH) AS DRAM<3>;
RW_DRAM<3>_delay: DELAY (ENABLE_HIGH) RW DRAM<3>;
D<3>_DRAM<3>_delay: DELAY (ENABLE_HIGH) D<3> DRAM<3>;
RW_DRAM<4>_delay: DELAY (ENABLE_HIGH) RW DRAM<4>;
D<4>_DRAM<4>_delay: DELAY (ENABLE_HIGH) D<4> DRAM<4>;
AS_DRAM<4>_delay: DELAY (ENABLE_HIGH) AS DRAM<4>;
RW_DRAM<5>_delay: DELAY (ENABLE_HIGH) RW DRAM<5>;
D<5>_DRAM<5>_delay: DELAY (ENABLE_HIGH) D<5> DRAM<5>;
AS_DRAM<5>_delay: DELAY (ENABLE_HIGH) AS DRAM<5>;
RW_DRAM<6>_delay: DELAY (ENABLE_HIGH) RW DRAM<6>;
D<6>_DRAM<6>_delay: DELAY (ENABLE_HIGH) D<6> DRAM<6>;
AS_DRAM<6>_delay: DELAY (ENABLE_HIGH) AS DRAM<6>;
RW_DRAM<7>_delay: DELAY (ENABLE_HIGH) RW DRAM<7>;
D<7>_DRAM<7>_delay: DELAY (ENABLE_HIGH) D<7> DRAM<7>;
AS_DRAM<7>_delay: DELAY (ENABLE_HIGH) AS DRAM<7>;
D<8>_DRAM<8>_delay: DELAY (ENABLE_HIGH) D<8> DRAM<8>;
AS_DRAM<8>_delay: DELAY (ENABLE_HIGH) AS DRAM<8>;
RW_DRAM<8>_delay: DELAY (ENABLE_HIGH) RW DRAM<8>;
AS_DRAM<9>_delay: DELAY (ENABLE_HIGH) AS DRAM<9>;
RW_DRAM<9>_delay: DELAY (ENABLE_HIGH) RW DRAM<9>;
D<9>_DRAM<9>_delay: DELAY (ENABLE_HIGH) D<9> DRAM<9>;
A<9>_IDE_A<0>_delay: DELAY A<9> IDE_A<0>;
A<10>_IDE_A<1>_delay: DELAY A<10> IDE_A<1>;
A<11>_IDE_A<2>_delay: DELAY A<11> IDE_A<2>;
A<12>_IDE_CS<0>_delay: DELAY A<12> IDE_CS<0>;
A<13>_IDE_CS<1>_delay: DELAY A<13> IDE_CS<1>;
A<16>_ROM_BANK<0>_delay: DELAY A<16> ROM_BANK<0>;
A<17>_ROM_BANK<1>_delay: DELAY A<17> ROM_BANK<1>;
A<18>_ROM_BANK<2>_delay: DELAY A<18> ROM_BANK<2>;
A<19>_ROM_BANK<3>_delay: DELAY A<19> ROM_BANK<3>;
AMIGA_CLK_D<12>_delay: DELAY (ENABLE_HIGH) AMIGA_CLK D<12>;
AMIGA_CLK_D<13>_delay: DELAY (ENABLE_HIGH) AMIGA_CLK D<13>;
AMIGA_CLK_D<14>_delay: DELAY (ENABLE_HIGH) AMIGA_CLK D<14>;
AMIGA_CLK_D<15>_delay: DELAY (ENABLE_HIGH) AMIGA_CLK D<15>;
AMIGA_CLK_IDE_R_delay: DELAY AMIGA_CLK IDE_R;
AMIGA_CLK_IDE_W_delay: DELAY AMIGA_CLK IDE_W;
AMIGA_CLK_ROM_OE_delay: DELAY AMIGA_CLK ROM_OE;
AS_AS_AMIGA_delay: DELAY (ENABLE_HIGH) AS AS_AMIGA;
CLK50M_D<8>_delay: DELAY (ENABLE_HIGH) CLK50M D<8>;
CLK50M_D<9>_delay: DELAY (ENABLE_HIGH) CLK50M D<9>;
CLK50M_D<10>_delay: DELAY (ENABLE_HIGH) CLK50M D<10>;
CLK50M_D<11>_delay: DELAY (ENABLE_HIGH) CLK50M D<11>;
CLK50M_D<12>_delay: DELAY (ENABLE_HIGH) CLK50M D<12>;
CLK50M_D<13>_delay: DELAY (ENABLE_HIGH) CLK50M D<13>;
CLK50M_D<14>_delay: DELAY (ENABLE_HIGH) CLK50M D<14>;
CLK50M_D<15>_delay: DELAY (ENABLE_HIGH) CLK50M D<15>;
CLK50M_AS_AMIGA_delay: DELAY (ENABLE_HIGH) CLK50M AS_AMIGA;
CLK50M_D<0>_delay: DELAY (ENABLE_HIGH) CLK50M D<0>;
CLK50M_D<1>_delay: DELAY (ENABLE_HIGH) CLK50M D<1>;
CLK50M_D<2>_delay: DELAY (ENABLE_HIGH) CLK50M D<2>;
CLK50M_D<3>_delay: DELAY (ENABLE_HIGH) CLK50M D<3>;
CLK50M_D<4>_delay: DELAY (ENABLE_HIGH) CLK50M D<4>;
CLK50M_D<5>_delay: DELAY (ENABLE_HIGH) CLK50M D<5>;
CLK50M_D<6>_delay: DELAY (ENABLE_HIGH) CLK50M D<6>;
CLK50M_D<7>_delay: DELAY (ENABLE_HIGH) CLK50M D<7>;
CLK50M_DTACK_delay: DELAY (ENABLE_HIGH) CLK50M DTACK;
CLK50M_ARAM<0>_delay: DELAY CLK50M ARAM<0>;
CLK50M_ARAM<1>_delay: DELAY CLK50M ARAM<1>;
CLK50M_ARAM<10>_delay: DELAY CLK50M ARAM<10>;
CLK50M_ARAM<11>_delay: DELAY CLK50M ARAM<11>;
CLK50M_ARAM<2>_delay: DELAY CLK50M ARAM<2>;
CLK50M_ARAM<3>_delay: DELAY CLK50M ARAM<3>;
CLK50M_ARAM<4>_delay: DELAY CLK50M ARAM<4>;
CLK50M_ARAM<5>_delay: DELAY CLK50M ARAM<5>;
CLK50M_ARAM<6>_delay: DELAY CLK50M ARAM<6>;
CLK50M_ARAM<7>_delay: DELAY CLK50M ARAM<7>;
CLK50M_ARAM<8>_delay: DELAY CLK50M ARAM<8>;
CLK50M_ARAM<9>_delay: DELAY CLK50M ARAM<9>;
CLK50M_BA<0>_delay: DELAY CLK50M BA<0>;
CLK50M_BA<1>_delay: DELAY CLK50M BA<1>;
CLK50M_CAS_delay: DELAY CLK50M CAS;
CLK50M_LDQM_delay: DELAY CLK50M LDQM;
CLK50M_MEM_CS_delay: DELAY CLK50M MEM_CS;
CLK50M_MEM_WE_delay: DELAY CLK50M MEM_WE;
CLK50M_RAS_delay: DELAY CLK50M RAS;
CLK50M_UDQM_delay: DELAY CLK50M UDQM;

/* timing check arc definitions */
A<1>_AMIGA_CLK_setup: SETUP(POSEDGE) A<1> AMIGA_CLK;
A<2>_AMIGA_CLK_setup: SETUP(POSEDGE) A<2> AMIGA_CLK;
A<3>_AMIGA_CLK_setup: SETUP(POSEDGE) A<3> AMIGA_CLK;
A<4>_AMIGA_CLK_setup: SETUP(POSEDGE) A<4> AMIGA_CLK;
A<5>_AMIGA_CLK_setup: SETUP(POSEDGE) A<5> AMIGA_CLK;
A<6>_AMIGA_CLK_setup: SETUP(POSEDGE) A<6> AMIGA_CLK;
AS_AMIGA_CLK_setup: SETUP(POSEDGE) AS AMIGA_CLK;
AS_AMIGA_AMIGA_CLK_setup: SETUP(POSEDGE) AS_AMIGA AMIGA_CLK;
D<10>_AMIGA_CLK_setup: SETUP(POSEDGE) D<10> AMIGA_CLK;
D<11>_AMIGA_CLK_setup: SETUP(POSEDGE) D<11> AMIGA_CLK;
D<12>_AMIGA_CLK_setup: SETUP(POSEDGE) D<12> AMIGA_CLK;
D<13>_AMIGA_CLK_setup: SETUP(POSEDGE) D<13> AMIGA_CLK;
D<14>_AMIGA_CLK_setup: SETUP(POSEDGE) D<14> AMIGA_CLK;
D<15>_AMIGA_CLK_setup: SETUP(POSEDGE) D<15> AMIGA_CLK;
D<8>_AMIGA_CLK_setup: SETUP(POSEDGE) D<8> AMIGA_CLK;
D<9>_AMIGA_CLK_setup: SETUP(POSEDGE) D<9> AMIGA_CLK;
IDE_OFF_AMIGA_CLK_setup: SETUP(POSEDGE) IDE_OFF AMIGA_CLK;
RW_AMIGA_CLK_setup: SETUP(POSEDGE) RW AMIGA_CLK;
UDS_AMIGA_CLK_setup: SETUP(POSEDGE) UDS AMIGA_CLK;
A<1>_AMIGA_CLK_hold: HOLD(POSEDGE) A<1> AMIGA_CLK;
A<2>_AMIGA_CLK_hold: HOLD(POSEDGE) A<2> AMIGA_CLK;
A<3>_AMIGA_CLK_hold: HOLD(POSEDGE) A<3> AMIGA_CLK;
A<4>_AMIGA_CLK_hold: HOLD(POSEDGE) A<4> AMIGA_CLK;
A<5>_AMIGA_CLK_hold: HOLD(POSEDGE) A<5> AMIGA_CLK;
A<6>_AMIGA_CLK_hold: HOLD(POSEDGE) A<6> AMIGA_CLK;
AS_AMIGA_CLK_hold: HOLD(POSEDGE) AS AMIGA_CLK;
AS_AMIGA_AMIGA_CLK_hold: HOLD(POSEDGE) AS_AMIGA AMIGA_CLK;
D<10>_AMIGA_CLK_hold: HOLD(POSEDGE) D<10> AMIGA_CLK;
D<11>_AMIGA_CLK_hold: HOLD(POSEDGE) D<11> AMIGA_CLK;
D<12>_AMIGA_CLK_hold: HOLD(POSEDGE) D<12> AMIGA_CLK;
D<13>_AMIGA_CLK_hold: HOLD(POSEDGE) D<13> AMIGA_CLK;
D<14>_AMIGA_CLK_hold: HOLD(POSEDGE) D<14> AMIGA_CLK;
D<15>_AMIGA_CLK_hold: HOLD(POSEDGE) D<15> AMIGA_CLK;
D<8>_AMIGA_CLK_hold: HOLD(POSEDGE) D<8> AMIGA_CLK;
D<9>_AMIGA_CLK_hold: HOLD(POSEDGE) D<9> AMIGA_CLK;
IDE_OFF_AMIGA_CLK_hold: HOLD(POSEDGE) IDE_OFF AMIGA_CLK;
RW_AMIGA_CLK_hold: HOLD(POSEDGE) RW AMIGA_CLK;
UDS_AMIGA_CLK_hold: HOLD(POSEDGE) UDS AMIGA_CLK;
MEM_OFF_AS_setup: SETUP(POSEDGE) MEM_OFF AS;
MEM_OFF_AS_hold: HOLD(POSEDGE) MEM_OFF AS;
A<10>_CLK50M_setup: SETUP(POSEDGE) A<10> CLK50M;
A<11>_CLK50M_setup: SETUP(POSEDGE) A<11> CLK50M;
A<12>_CLK50M_setup: SETUP(POSEDGE) A<12> CLK50M;
A<13>_CLK50M_setup: SETUP(POSEDGE) A<13> CLK50M;
A<14>_CLK50M_setup: SETUP(POSEDGE) A<14> CLK50M;
A<15>_CLK50M_setup: SETUP(POSEDGE) A<15> CLK50M;
A<16>_CLK50M_setup: SETUP(POSEDGE) A<16> CLK50M;
A<17>_CLK50M_setup: SETUP(POSEDGE) A<17> CLK50M;
A<18>_CLK50M_setup: SETUP(POSEDGE) A<18> CLK50M;
A<19>_CLK50M_setup: SETUP(POSEDGE) A<19> CLK50M;
A<1>_CLK50M_setup: SETUP(POSEDGE) A<1> CLK50M;
A<20>_CLK50M_setup: SETUP(POSEDGE) A<20> CLK50M;
A<21>_CLK50M_setup: SETUP(POSEDGE) A<21> CLK50M;
A<22>_CLK50M_setup: SETUP(POSEDGE) A<22> CLK50M;
A<23>_CLK50M_setup: SETUP(POSEDGE) A<23> CLK50M;
A<2>_CLK50M_setup: SETUP(POSEDGE) A<2> CLK50M;
A<3>_CLK50M_setup: SETUP(POSEDGE) A<3> CLK50M;
A<4>_CLK50M_setup: SETUP(POSEDGE) A<4> CLK50M;
A<5>_CLK50M_setup: SETUP(POSEDGE) A<5> CLK50M;
A<6>_CLK50M_setup: SETUP(POSEDGE) A<6> CLK50M;
A<7>_CLK50M_setup: SETUP(POSEDGE) A<7> CLK50M;
A<8>_CLK50M_setup: SETUP(POSEDGE) A<8> CLK50M;
A<9>_CLK50M_setup: SETUP(POSEDGE) A<9> CLK50M;
AS_CLK50M_setup: SETUP(POSEDGE) AS CLK50M;
AS_AMIGA_CLK50M_setup: SETUP(POSEDGE) AS_AMIGA CLK50M;
BERR_CLK50M_setup: SETUP(POSEDGE) BERR CLK50M;
BGACK_CLK50M_setup: SETUP(POSEDGE) BGACK CLK50M;
DRAM<0>_CLK50M_setup: SETUP(POSEDGE) DRAM<0> CLK50M;
DRAM<10>_CLK50M_setup: SETUP(POSEDGE) DRAM<10> CLK50M;
DRAM<11>_CLK50M_setup: SETUP(POSEDGE) DRAM<11> CLK50M;
DRAM<12>_CLK50M_setup: SETUP(POSEDGE) DRAM<12> CLK50M;
DRAM<13>_CLK50M_setup: SETUP(POSEDGE) DRAM<13> CLK50M;
DRAM<14>_CLK50M_setup: SETUP(POSEDGE) DRAM<14> CLK50M;
DRAM<15>_CLK50M_setup: SETUP(POSEDGE) DRAM<15> CLK50M;
DRAM<1>_CLK50M_setup: SETUP(POSEDGE) DRAM<1> CLK50M;
DRAM<2>_CLK50M_setup: SETUP(POSEDGE) DRAM<2> CLK50M;
DRAM<3>_CLK50M_setup: SETUP(POSEDGE) DRAM<3> CLK50M;
DRAM<4>_CLK50M_setup: SETUP(POSEDGE) DRAM<4> CLK50M;
DRAM<5>_CLK50M_setup: SETUP(POSEDGE) DRAM<5> CLK50M;
DRAM<6>_CLK50M_setup: SETUP(POSEDGE) DRAM<6> CLK50M;
DRAM<7>_CLK50M_setup: SETUP(POSEDGE) DRAM<7> CLK50M;
DRAM<8>_CLK50M_setup: SETUP(POSEDGE) DRAM<8> CLK50M;
DRAM<9>_CLK50M_setup: SETUP(POSEDGE) DRAM<9> CLK50M;
LDS_CLK50M_setup: SETUP(POSEDGE) LDS CLK50M;
RESET_CLK50M_setup: SETUP(POSEDGE) RESET CLK50M;
RW_CLK50M_setup: SETUP(POSEDGE) RW CLK50M;
UDS_CLK50M_setup: SETUP(POSEDGE) UDS CLK50M;
A<10>_CLK50M_hold: HOLD(POSEDGE) A<10> CLK50M;
A<11>_CLK50M_hold: HOLD(POSEDGE) A<11> CLK50M;
A<12>_CLK50M_hold: HOLD(POSEDGE) A<12> CLK50M;
A<13>_CLK50M_hold: HOLD(POSEDGE) A<13> CLK50M;
A<14>_CLK50M_hold: HOLD(POSEDGE) A<14> CLK50M;
A<15>_CLK50M_hold: HOLD(POSEDGE) A<15> CLK50M;
A<16>_CLK50M_hold: HOLD(POSEDGE) A<16> CLK50M;
A<17>_CLK50M_hold: HOLD(POSEDGE) A<17> CLK50M;
A<18>_CLK50M_hold: HOLD(POSEDGE) A<18> CLK50M;
A<19>_CLK50M_hold: HOLD(POSEDGE) A<19> CLK50M;
A<1>_CLK50M_hold: HOLD(POSEDGE) A<1> CLK50M;
A<20>_CLK50M_hold: HOLD(POSEDGE) A<20> CLK50M;
A<21>_CLK50M_hold: HOLD(POSEDGE) A<21> CLK50M;
A<22>_CLK50M_hold: HOLD(POSEDGE) A<22> CLK50M;
A<23>_CLK50M_hold: HOLD(POSEDGE) A<23> CLK50M;
A<2>_CLK50M_hold: HOLD(POSEDGE) A<2> CLK50M;
A<3>_CLK50M_hold: HOLD(POSEDGE) A<3> CLK50M;
A<4>_CLK50M_hold: HOLD(POSEDGE) A<4> CLK50M;
A<5>_CLK50M_hold: HOLD(POSEDGE) A<5> CLK50M;
A<6>_CLK50M_hold: HOLD(POSEDGE) A<6> CLK50M;
A<7>_CLK50M_hold: HOLD(POSEDGE) A<7> CLK50M;
A<8>_CLK50M_hold: HOLD(POSEDGE) A<8> CLK50M;
A<9>_CLK50M_hold: HOLD(POSEDGE) A<9> CLK50M;
AS_CLK50M_hold: HOLD(POSEDGE) AS CLK50M;
AS_AMIGA_CLK50M_hold: HOLD(POSEDGE) AS_AMIGA CLK50M;
BERR_CLK50M_hold: HOLD(POSEDGE) BERR CLK50M;
BGACK_CLK50M_hold: HOLD(POSEDGE) BGACK CLK50M;
DRAM<0>_CLK50M_hold: HOLD(POSEDGE) DRAM<0> CLK50M;
DRAM<10>_CLK50M_hold: HOLD(POSEDGE) DRAM<10> CLK50M;
DRAM<11>_CLK50M_hold: HOLD(POSEDGE) DRAM<11> CLK50M;
DRAM<12>_CLK50M_hold: HOLD(POSEDGE) DRAM<12> CLK50M;
DRAM<13>_CLK50M_hold: HOLD(POSEDGE) DRAM<13> CLK50M;
DRAM<14>_CLK50M_hold: HOLD(POSEDGE) DRAM<14> CLK50M;
DRAM<15>_CLK50M_hold: HOLD(POSEDGE) DRAM<15> CLK50M;
DRAM<1>_CLK50M_hold: HOLD(POSEDGE) DRAM<1> CLK50M;
DRAM<2>_CLK50M_hold: HOLD(POSEDGE) DRAM<2> CLK50M;
DRAM<3>_CLK50M_hold: HOLD(POSEDGE) DRAM<3> CLK50M;
DRAM<4>_CLK50M_hold: HOLD(POSEDGE) DRAM<4> CLK50M;
DRAM<5>_CLK50M_hold: HOLD(POSEDGE) DRAM<5> CLK50M;
DRAM<6>_CLK50M_hold: HOLD(POSEDGE) DRAM<6> CLK50M;
DRAM<7>_CLK50M_hold: HOLD(POSEDGE) DRAM<7> CLK50M;
DRAM<8>_CLK50M_hold: HOLD(POSEDGE) DRAM<8> CLK50M;
DRAM<9>_CLK50M_hold: HOLD(POSEDGE) DRAM<9> CLK50M;
LDS_CLK50M_hold: HOLD(POSEDGE) LDS CLK50M;
RESET_CLK50M_hold: HOLD(POSEDGE) RESET CLK50M;
RW_CLK50M_hold: HOLD(POSEDGE) RW CLK50M;
UDS_CLK50M_hold: HOLD(POSEDGE) UDS CLK50M;

ENDMODEL
