INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolution_top -prj convolution.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolution -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/AESL_automem_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/AESL_automem_wdw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_wdw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/convolution.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolution_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master/EmbeddedPRJ2/E19_Embedded/convolution.prj/solution1/sim/verilog/convolution_mul_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_mul_3bkb_MulnS_0
INFO: [VRFC 10-311] analyzing module convolution_mul_3bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convolution_mul_3bkb_MulnS_0
Compiling module xil_defaultlib.convolution_mul_3bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.convolution
Compiling module xil_defaultlib.AESL_automem_k
Compiling module xil_defaultlib.AESL_automem_wdw
Compiling module xil_defaultlib.apatb_convolution_top
Built simulation snapshot convolution
