// Seed: 1252562465
module module_0 (
    output wor   id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output logic id_5
);
  always @(posedge -1) begin : LABEL_0
    id_5 <= 1;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd43
) (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    output logic id_6,
    input wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri _id_10
);
  wire id_12;
  logic [1 : 1] id_13;
  ;
  logic id_14;
  ;
  always @(posedge id_8) id_6 <= 1 == id_3;
  wire id_15;
  logic ['h0 : id_10  !=?  1] id_16;
  ;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_4,
      id_4,
      id_4,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
