// Seed: 2776498204
module module_0 ();
  for (id_1 = id_1; id_1; id_2 = -1'b0) id_3 : assert property (@(*) -1) if (1) id_2 = 1;
  tri1 id_4;
  for (id_5 = id_1; -1; id_4 = 1) genvar id_6;
  assign module_1.type_4 = 0;
  wire id_7;
  id_8(
      -1, -1, id_2 - id_9, id_5
  );
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    output uwire id_4,
    input wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    output uwire id_14,
    output wor id_15,
    output wire id_16,
    output uwire id_17,
    input supply0 id_18,
    output wor id_19
);
  wire id_21;
  assign id_4 = (1);
  module_0 modCall_1 ();
endmodule
