{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 23:56:15 2022 " "Info: Processing started: Thu Dec 15 23:56:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCircleCPU -c SingleCircleCPU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCircleCPU -c SingleCircleCPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Info: Found entity 1: cache" {  } { { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction " "Info: Found entity 1: Instruction" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mem mem SingleCircleCPU.v(46) " "Info (10281): Verilog HDL Declaration information at SingleCircleCPU.v(46): object \"Mem\" differs only in case from object \"mem\" in the same scope" {  } { { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecirclecpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file singlecirclecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCircleCPU " "Info: Found entity 1: SingleCircleCPU" {  } { { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signzeroextend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signzeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signZeroExtend " "Info: Found entity 1: signZeroExtend" {  } { { "signZeroExtend.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/signZeroExtend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_regdst " "Info: Found entity 1: mux2to1_regdst" {  } { { "mux2to1_regdst.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/mux2to1_regdst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Overflow SingleCircleCPU.v(71) " "Warning (10236): Verilog HDL Implicit Net warning at SingleCircleCPU.v(71): created implicit net for \"Overflow\"" {  } { { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCircleCPU " "Info: Elaborating entity \"SingleCircleCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:con " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:con\"" {  } { { "SingleCircleCPU.v" "con" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction Instruction:ins " "Info: Elaborating entity \"Instruction\" for hierarchy \"Instruction:ins\"" {  } { { "SingleCircleCPU.v" "ins" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 instruction.v(114) " "Warning (10036): Verilog HDL or VHDL warning at instruction.v(114): object \"temp1\" assigned a value but never read" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 instruction.v(115) " "Warning (10036): Verilog HDL or VHDL warning at instruction.v(115): object \"temp2\" assigned a value but never read" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 instruction.v(125) " "Warning (10230): Verilog HDL assignment warning at instruction.v(125): truncated value with size 32 to match size of target (30)" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem\[255..52\] 0 instruction.v(13) " "Warning (10030): Net \"Mem\[255..52\]\" at instruction.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_regdst mux2to1_regdst:mux1 " "Info: Elaborating entity \"mux2to1_regdst\" for hierarchy \"mux2to1_regdst:mux1\"" {  } { { "SingleCircleCPU.v" "mux1" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile " "Info: Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile\"" {  } { { "SingleCircleCPU.v" "regfile" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signZeroExtend signZeroExtend:sz " "Info: Elaborating entity \"signZeroExtend\" for hierarchy \"signZeroExtend:sz\"" {  } { { "SingleCircleCPU.v" "sz" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux2 " "Info: Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux2\"" {  } { { "SingleCircleCPU.v" "mux2" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "SingleCircleCPU.v" "alu" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(39) " "Warning (10270): Verilog HDL Case Statement warning at ALU.v(39): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(29) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(29): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[0\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[1\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[2\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[3\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[4\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[5\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[6\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[7\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[8\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[9\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[10\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[11\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[12\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[13\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[14\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[15\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[16\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[17\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[18\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[19\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[20\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[21\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[22\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[23\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[24\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[25\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[26\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[27\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[28\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[29\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[30\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] ALU.v(29) " "Info (10041): Inferred latch for \"Result\[31\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:mem " "Info: Elaborating entity \"cache\" for hierarchy \"cache:mem\"" {  } { { "SingleCircleCPU.v" "mem" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "cache:mem\|Mem " "Info: RAM logic \"cache:mem\|Mem\" is uninferred due to asynchronous read logic" {  } { { "cache.v" "Mem" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:regfile\|REG_Files " "Info: RAM logic \"RegFile:regfile\|REG_Files\" is uninferred due to asynchronous read logic" {  } { { "RegFile.v" "REG_Files" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 257 SingleCircleCPU.ram0_cache_653efce.hdl.mif " "Critical Warning: Memory depth (512) in the design file differs from memory depth (257) in the Memory Initialization File \"SingleCircleCPU.ram0_cache_653efce.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "SingleCircleCPU.ram0_cache_653efce.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"SingleCircleCPU.ram0_cache_653efce.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "161 " "Info: Inferred 161 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux0\"" {  } { { "ALU.v" "Mux0" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux1\"" {  } { { "ALU.v" "Mux1" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux2\"" {  } { { "ALU.v" "Mux2" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux3\"" {  } { { "ALU.v" "Mux3" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux4\"" {  } { { "ALU.v" "Mux4" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux5\"" {  } { { "ALU.v" "Mux5" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux6\"" {  } { { "ALU.v" "Mux6" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux7\"" {  } { { "ALU.v" "Mux7" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux8\"" {  } { { "ALU.v" "Mux8" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux9\"" {  } { { "ALU.v" "Mux9" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux10\"" {  } { { "ALU.v" "Mux10" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux11\"" {  } { { "ALU.v" "Mux11" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux12\"" {  } { { "ALU.v" "Mux12" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux13\"" {  } { { "ALU.v" "Mux13" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux14\"" {  } { { "ALU.v" "Mux14" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux15\"" {  } { { "ALU.v" "Mux15" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux16\"" {  } { { "ALU.v" "Mux16" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux17\"" {  } { { "ALU.v" "Mux17" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux18\"" {  } { { "ALU.v" "Mux18" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux19\"" {  } { { "ALU.v" "Mux19" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux20\"" {  } { { "ALU.v" "Mux20" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux21\"" {  } { { "ALU.v" "Mux21" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux22\"" {  } { { "ALU.v" "Mux22" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux23\"" {  } { { "ALU.v" "Mux23" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux24\"" {  } { { "ALU.v" "Mux24" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux25\"" {  } { { "ALU.v" "Mux25" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux26\"" {  } { { "ALU.v" "Mux26" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux27\"" {  } { { "ALU.v" "Mux27" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux28\"" {  } { { "ALU.v" "Mux28" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux29\"" {  } { { "ALU.v" "Mux29" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux30\"" {  } { { "ALU.v" "Mux30" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux31\"" {  } { { "ALU.v" "Mux31" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:alu\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:alu\|Mux32\"" {  } { { "ALU.v" "Mux32" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux0\"" {  } { { "instruction.v" "Mux0" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux1\"" {  } { { "instruction.v" "Mux1" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux2\"" {  } { { "instruction.v" "Mux2" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux3\"" {  } { { "instruction.v" "Mux3" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux4\"" {  } { { "instruction.v" "Mux4" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux5\"" {  } { { "instruction.v" "Mux5" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux6\"" {  } { { "instruction.v" "Mux6" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux7\"" {  } { { "instruction.v" "Mux7" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux8\"" {  } { { "instruction.v" "Mux8" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux9\"" {  } { { "instruction.v" "Mux9" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux10\"" {  } { { "instruction.v" "Mux10" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux11\"" {  } { { "instruction.v" "Mux11" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux12\"" {  } { { "instruction.v" "Mux12" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux13\"" {  } { { "instruction.v" "Mux13" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux14\"" {  } { { "instruction.v" "Mux14" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux15\"" {  } { { "instruction.v" "Mux15" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux16\"" {  } { { "instruction.v" "Mux16" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux17\"" {  } { { "instruction.v" "Mux17" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux18\"" {  } { { "instruction.v" "Mux18" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux19\"" {  } { { "instruction.v" "Mux19" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux20\"" {  } { { "instruction.v" "Mux20" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux21\"" {  } { { "instruction.v" "Mux21" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux22\"" {  } { { "instruction.v" "Mux22" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux23\"" {  } { { "instruction.v" "Mux23" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux24\"" {  } { { "instruction.v" "Mux24" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux25\"" {  } { { "instruction.v" "Mux25" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux26\"" {  } { { "instruction.v" "Mux26" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux27\"" {  } { { "instruction.v" "Mux27" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux28\"" {  } { { "instruction.v" "Mux28" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux29\"" {  } { { "instruction.v" "Mux29" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux30\"" {  } { { "instruction.v" "Mux30" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instruction:ins\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instruction:ins\|Mux31\"" {  } { { "instruction.v" "Mux31" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8224 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8224\"" {  } { { "cache.v" "Mem~8224" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8225 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8225\"" {  } { { "cache.v" "Mem~8225" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8226 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8226\"" {  } { { "cache.v" "Mem~8226" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8227 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8227\"" {  } { { "cache.v" "Mem~8227" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8228 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8228\"" {  } { { "cache.v" "Mem~8228" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8229 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8229\"" {  } { { "cache.v" "Mem~8229" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8230 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8230\"" {  } { { "cache.v" "Mem~8230" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8231 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8231\"" {  } { { "cache.v" "Mem~8231" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8232 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8232\"" {  } { { "cache.v" "Mem~8232" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8233 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8233\"" {  } { { "cache.v" "Mem~8233" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8234 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8234\"" {  } { { "cache.v" "Mem~8234" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8235 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8235\"" {  } { { "cache.v" "Mem~8235" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8236 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8236\"" {  } { { "cache.v" "Mem~8236" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8237 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8237\"" {  } { { "cache.v" "Mem~8237" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8238 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8238\"" {  } { { "cache.v" "Mem~8238" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8239 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8239\"" {  } { { "cache.v" "Mem~8239" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8240 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8240\"" {  } { { "cache.v" "Mem~8240" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8241 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8241\"" {  } { { "cache.v" "Mem~8241" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8242 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8242\"" {  } { { "cache.v" "Mem~8242" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8243 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8243\"" {  } { { "cache.v" "Mem~8243" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8244 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8244\"" {  } { { "cache.v" "Mem~8244" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8245 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8245\"" {  } { { "cache.v" "Mem~8245" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8246 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8246\"" {  } { { "cache.v" "Mem~8246" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8247 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8247\"" {  } { { "cache.v" "Mem~8247" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8248 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8248\"" {  } { { "cache.v" "Mem~8248" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8249 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8249\"" {  } { { "cache.v" "Mem~8249" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8250 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8250\"" {  } { { "cache.v" "Mem~8250" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8251 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8251\"" {  } { { "cache.v" "Mem~8251" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8252 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8252\"" {  } { { "cache.v" "Mem~8252" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8253 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8253\"" {  } { { "cache.v" "Mem~8253" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8254 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8254\"" {  } { { "cache.v" "Mem~8254" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "cache:mem\|Mem~8255 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"cache:mem\|Mem~8255\"" {  } { { "cache.v" "Mem~8255" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1024 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1024\"" {  } { { "RegFile.v" "REG_Files~1024" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1025 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1025\"" {  } { { "RegFile.v" "REG_Files~1025" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1026 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1026\"" {  } { { "RegFile.v" "REG_Files~1026" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1027 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1027\"" {  } { { "RegFile.v" "REG_Files~1027" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1028 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1028\"" {  } { { "RegFile.v" "REG_Files~1028" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1029 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1029\"" {  } { { "RegFile.v" "REG_Files~1029" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1030 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1030\"" {  } { { "RegFile.v" "REG_Files~1030" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1031 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1031\"" {  } { { "RegFile.v" "REG_Files~1031" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1032 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1032\"" {  } { { "RegFile.v" "REG_Files~1032" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1033 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1033\"" {  } { { "RegFile.v" "REG_Files~1033" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1034 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1034\"" {  } { { "RegFile.v" "REG_Files~1034" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1035 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1035\"" {  } { { "RegFile.v" "REG_Files~1035" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1036 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1036\"" {  } { { "RegFile.v" "REG_Files~1036" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1037 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1037\"" {  } { { "RegFile.v" "REG_Files~1037" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1038 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1038\"" {  } { { "RegFile.v" "REG_Files~1038" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1039 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1039\"" {  } { { "RegFile.v" "REG_Files~1039" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1040 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1040\"" {  } { { "RegFile.v" "REG_Files~1040" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1041 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1041\"" {  } { { "RegFile.v" "REG_Files~1041" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1042 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1042\"" {  } { { "RegFile.v" "REG_Files~1042" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1043 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1043\"" {  } { { "RegFile.v" "REG_Files~1043" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1044 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1044\"" {  } { { "RegFile.v" "REG_Files~1044" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1045 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1045\"" {  } { { "RegFile.v" "REG_Files~1045" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1046 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1046\"" {  } { { "RegFile.v" "REG_Files~1046" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1047 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1047\"" {  } { { "RegFile.v" "REG_Files~1047" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1048 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1048\"" {  } { { "RegFile.v" "REG_Files~1048" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1049 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1049\"" {  } { { "RegFile.v" "REG_Files~1049" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1050 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1050\"" {  } { { "RegFile.v" "REG_Files~1050" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1051 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1051\"" {  } { { "RegFile.v" "REG_Files~1051" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1052 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1052\"" {  } { { "RegFile.v" "REG_Files~1052" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1053 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1053\"" {  } { { "RegFile.v" "REG_Files~1053" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1054 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1054\"" {  } { { "RegFile.v" "REG_Files~1054" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1055 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1055\"" {  } { { "RegFile.v" "REG_Files~1055" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1056 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1056\"" {  } { { "RegFile.v" "REG_Files~1056" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1057 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1057\"" {  } { { "RegFile.v" "REG_Files~1057" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1058 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1058\"" {  } { { "RegFile.v" "REG_Files~1058" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1059 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1059\"" {  } { { "RegFile.v" "REG_Files~1059" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1060 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1060\"" {  } { { "RegFile.v" "REG_Files~1060" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1061 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1061\"" {  } { { "RegFile.v" "REG_Files~1061" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1062 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1062\"" {  } { { "RegFile.v" "REG_Files~1062" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1063 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1063\"" {  } { { "RegFile.v" "REG_Files~1063" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1064 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1064\"" {  } { { "RegFile.v" "REG_Files~1064" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1065 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1065\"" {  } { { "RegFile.v" "REG_Files~1065" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1066 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1066\"" {  } { { "RegFile.v" "REG_Files~1066" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1067 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1067\"" {  } { { "RegFile.v" "REG_Files~1067" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1068 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1068\"" {  } { { "RegFile.v" "REG_Files~1068" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1069 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1069\"" {  } { { "RegFile.v" "REG_Files~1069" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1070 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1070\"" {  } { { "RegFile.v" "REG_Files~1070" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1071 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1071\"" {  } { { "RegFile.v" "REG_Files~1071" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1072 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1072\"" {  } { { "RegFile.v" "REG_Files~1072" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1073 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1073\"" {  } { { "RegFile.v" "REG_Files~1073" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1074 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1074\"" {  } { { "RegFile.v" "REG_Files~1074" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1075 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1075\"" {  } { { "RegFile.v" "REG_Files~1075" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1076 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1076\"" {  } { { "RegFile.v" "REG_Files~1076" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1077 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1077\"" {  } { { "RegFile.v" "REG_Files~1077" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1078 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1078\"" {  } { { "RegFile.v" "REG_Files~1078" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1079 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1079\"" {  } { { "RegFile.v" "REG_Files~1079" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1080 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1080\"" {  } { { "RegFile.v" "REG_Files~1080" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1081 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1081\"" {  } { { "RegFile.v" "REG_Files~1081" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1082 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1082\"" {  } { { "RegFile.v" "REG_Files~1082" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1083 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1083\"" {  } { { "RegFile.v" "REG_Files~1083" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1084 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1084\"" {  } { { "RegFile.v" "REG_Files~1084" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1085 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1085\"" {  } { { "RegFile.v" "REG_Files~1085" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1086 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1086\"" {  } { { "RegFile.v" "REG_Files~1086" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:regfile\|REG_Files~1087 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:regfile\|REG_Files~1087\"" {  } { { "RegFile.v" "REG_Files~1087" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ALU:alu\|lpm_mux:Mux0\"" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ALU:alu\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"ALU:alu\|lpm_mux:Mux10\"" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"ALU:alu\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"ALU:alu\|lpm_mux:Mux32\"" {  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"ALU:alu\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux0\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Info: Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/db/mux_dqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux1\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n6d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_n6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n6d " "Info: Found entity 1: mux_n6d" {  } { { "db/mux_n6d.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/db/mux_n6d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux2\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux3\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux4\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux5\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux8\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux9\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux10\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux12\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux13\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux14\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux15\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux16\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux17 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux17\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux17 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux18 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux18\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux18 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux19 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux19\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux19 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux20 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux20\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux20 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux26 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux26\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux26 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux28 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux28\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux28 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux30 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux30\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux30 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction:ins\|lpm_mux:Mux31 " "Info: Elaborated megafunction instantiation \"Instruction:ins\|lpm_mux:Mux31\"" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction:ins\|lpm_mux:Mux31 " "Info: Instantiated megafunction \"Instruction:ins\|lpm_mux:Mux31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Info: Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Info: Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:mem\|lpm_mux:Mem_rtl_0 " "Info: Elaborated megafunction instantiation \"cache:mem\|lpm_mux:Mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:mem\|lpm_mux:Mem_rtl_0 " "Info: Instantiated megafunction \"cache:mem\|lpm_mux:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 512 " "Info: Parameter \"LPM_SIZE\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 9 " "Info: Parameter \"LPM_WIDTHS\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_9qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qc " "Info: Found entity 1: mux_9qc" {  } { { "db/mux_9qc.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/db/mux_9qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:regfile\|lpm_mux:REG_Files_rtl_32 " "Info: Elaborated megafunction instantiation \"RegFile:regfile\|lpm_mux:REG_Files_rtl_32\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:regfile\|lpm_mux:REG_Files_rtl_32 " "Info: Instantiated megafunction \"RegFile:regfile\|lpm_mux:REG_Files_rtl_32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Info: Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/db/mux_ioc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Info: Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 23:56:26 2022 " "Info: Processing ended: Thu Dec 15 23:56:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
