Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:58 on May 13,2021
vcom -2008 -work work -suppress 1236 ../../vhdl/mem_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package mem_pkg
-- Compiling package body mem_pkg
-- Loading package mem_pkg
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:59 on May 13,2021
vcom -2008 -work work -suppress 1236 ../../vhdl/core_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Compiling package core_pkg
-- Compiling package body core_pkg
-- Loading package core_pkg
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:59 on May 13,2021
vcom -2008 -work work -suppress 1236 ../../vhdl/op_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Compiling package op_pkg
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:59 on May 13,2021
vcom -2008 -work work -suppress 1236 ../../vhdl/memu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Compiling entity memu
-- Compiling architecture rtl of memu
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:59 on May 13,2021
vcom -2008 -work work -suppress 1236 ../../vhdl/mem.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Compiling entity mem
-- Compiling architecture rtl of mem
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:59 on May 13,2021
vcom -2008 -work work -suppress 1236 ../tb_util_pkg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Compiling package tb_util_pkg
-- Compiling package body tb_util_pkg
-- Loading package tb_util_pkg
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 22:00:59 on May 13,2021
vcom -2008 -work work -suppress 1236 ./tb/mem_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package mem_pkg
-- Loading package core_pkg
-- Loading package op_pkg
-- Loading package std_logic_textio
-- Loading package tb_util_pkg
-- Compiling entity mem_tb
-- Compiling architecture sim of mem_tb
End time: 22:00:59 on May 13,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
