
ubuntu-preinstalled/ipcmk:     file format elf32-littlearm


Disassembly of section .init:

00000d7c <.init>:
 d7c:	push	{r3, lr}
 d80:	bl	1558 <strspn@plt+0x4ac>
 d84:	pop	{r3, pc}

Disassembly of section .plt:

00000d88 <raise@plt-0x14>:
     d88:	push	{lr}		; (str lr, [sp, #-4]!)
     d8c:	ldr	lr, [pc, #4]	; d98 <raise@plt-0x4>
     d90:	add	lr, pc, lr
     d94:	ldr	pc, [lr, #8]!
     d98:	andeq	r3, r1, r0, lsr #2

00000d9c <raise@plt>:
     d9c:	add	ip, pc, #0, 12
     da0:	add	ip, ip, #77824	; 0x13000
     da4:	ldr	pc, [ip, #288]!	; 0x120

00000da8 <strcmp@plt>:
     da8:	add	ip, pc, #0, 12
     dac:	add	ip, ip, #77824	; 0x13000
     db0:	ldr	pc, [ip, #280]!	; 0x118

00000db4 <__cxa_finalize@plt>:
     db4:	add	ip, pc, #0, 12
     db8:	add	ip, ip, #77824	; 0x13000
     dbc:	ldr	pc, [ip, #272]!	; 0x110

00000dc0 <strtol@plt>:
     dc0:	add	ip, pc, #0, 12
     dc4:	add	ip, ip, #77824	; 0x13000
     dc8:	ldr	pc, [ip, #264]!	; 0x108

00000dcc <srandom@plt>:
     dcc:	add	ip, pc, #0, 12
     dd0:	add	ip, ip, #77824	; 0x13000
     dd4:	ldr	pc, [ip, #256]!	; 0x100

00000dd8 <strcspn@plt>:
     dd8:	add	ip, pc, #0, 12
     ddc:	add	ip, ip, #77824	; 0x13000
     de0:	ldr	pc, [ip, #248]!	; 0xf8

00000de4 <read@plt>:
     de4:	add	ip, pc, #0, 12
     de8:	add	ip, ip, #77824	; 0x13000
     dec:	ldr	pc, [ip, #240]!	; 0xf0

00000df0 <getuid@plt>:
     df0:	add	ip, pc, #0, 12
     df4:	add	ip, ip, #77824	; 0x13000
     df8:	ldr	pc, [ip, #232]!	; 0xe8

00000dfc <free@plt>:
     dfc:	add	ip, pc, #0, 12
     e00:	add	ip, ip, #77824	; 0x13000
     e04:	ldr	pc, [ip, #224]!	; 0xe0

00000e08 <nanosleep@plt>:
     e08:	add	ip, pc, #0, 12
     e0c:	add	ip, ip, #77824	; 0x13000
     e10:	ldr	pc, [ip, #216]!	; 0xd8

00000e14 <ferror@plt>:
     e14:	add	ip, pc, #0, 12
     e18:	add	ip, ip, #77824	; 0x13000
     e1c:	ldr	pc, [ip, #208]!	; 0xd0

00000e20 <strndup@plt>:
     e20:			; <UNDEFINED> instruction: 0xe7fd4778
     e24:	add	ip, pc, #0, 12
     e28:	add	ip, ip, #77824	; 0x13000
     e2c:	ldr	pc, [ip, #196]!	; 0xc4

00000e30 <_exit@plt>:
     e30:	add	ip, pc, #0, 12
     e34:	add	ip, ip, #77824	; 0x13000
     e38:	ldr	pc, [ip, #188]!	; 0xbc

00000e3c <memcpy@plt>:
     e3c:	add	ip, pc, #0, 12
     e40:	add	ip, ip, #77824	; 0x13000
     e44:	ldr	pc, [ip, #180]!	; 0xb4

00000e48 <shmget@plt>:
     e48:	add	ip, pc, #0, 12
     e4c:	add	ip, ip, #77824	; 0x13000
     e50:	ldr	pc, [ip, #172]!	; 0xac

00000e54 <__strtoull_internal@plt>:
     e54:	add	ip, pc, #0, 12
     e58:	add	ip, ip, #77824	; 0x13000
     e5c:	ldr	pc, [ip, #164]!	; 0xa4

00000e60 <jrand48@plt>:
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #77824	; 0x13000
     e68:	ldr	pc, [ip, #156]!	; 0x9c

00000e6c <dcgettext@plt>:
     e6c:			; <UNDEFINED> instruction: 0xe7fd4778
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #77824	; 0x13000
     e78:	ldr	pc, [ip, #144]!	; 0x90

00000e7c <strdup@plt>:
     e7c:			; <UNDEFINED> instruction: 0xe7fd4778
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #77824	; 0x13000
     e88:	ldr	pc, [ip, #132]!	; 0x84

00000e8c <__stack_chk_fail@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #77824	; 0x13000
     e94:	ldr	pc, [ip, #124]!	; 0x7c

00000e98 <textdomain@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #77824	; 0x13000
     ea0:	ldr	pc, [ip, #116]!	; 0x74

00000ea4 <err@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #77824	; 0x13000
     eac:	ldr	pc, [ip, #108]!	; 0x6c

00000eb0 <gettimeofday@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #100]!	; 0x64

00000ebc <__fpending@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #92]!	; 0x5c

00000ec8 <open64@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #84]!	; 0x54

00000ed4 <malloc@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #76]!	; 0x4c

00000ee0 <__libc_start_main@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #68]!	; 0x44

00000eec <__gmon_start__@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #60]!	; 0x3c

00000ef8 <getopt_long@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #52]!	; 0x34

00000f04 <__ctype_b_loc@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #44]!	; 0x2c

00000f10 <getpid@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #77824	; 0x13000
     f18:	ldr	pc, [ip, #36]!	; 0x24

00000f1c <exit@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #28]!

00000f28 <syscall@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #77824	; 0x13000
     f30:	ldr	pc, [ip, #20]!

00000f34 <strtoul@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #12]!

00000f40 <strlen@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #4]!

00000f4c <strchr@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #73728	; 0x12000
     f54:	ldr	pc, [ip, #4092]!	; 0xffc

00000f58 <warnx@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #73728	; 0x12000
     f60:	ldr	pc, [ip, #4084]!	; 0xff4

00000f64 <__errno_location@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #73728	; 0x12000
     f6c:	ldr	pc, [ip, #4076]!	; 0xfec

00000f70 <__cxa_atexit@plt>:
     f70:			; <UNDEFINED> instruction: 0xe7fd4778
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #73728	; 0x12000
     f7c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f80 <__vasprintf_chk@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #73728	; 0x12000
     f88:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f8c <semget@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #73728	; 0x12000
     f94:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f98 <fgetc@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #73728	; 0x12000
     fa0:	ldr	pc, [ip, #4040]!	; 0xfc8

00000fa4 <__printf_chk@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #73728	; 0x12000
     fac:	ldr	pc, [ip, #4032]!	; 0xfc0

00000fb0 <strtod@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #73728	; 0x12000
     fb8:	ldr	pc, [ip, #4024]!	; 0xfb8

00000fbc <__fprintf_chk@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #73728	; 0x12000
     fc4:	ldr	pc, [ip, #4016]!	; 0xfb0

00000fc8 <fclose@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #73728	; 0x12000
     fd0:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fd4 <fcntl64@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #73728	; 0x12000
     fdc:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fe0 <setlocale@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #73728	; 0x12000
     fe8:	ldr	pc, [ip, #3992]!	; 0xf98

00000fec <errx@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #73728	; 0x12000
     ff4:	ldr	pc, [ip, #3984]!	; 0xf90

00000ff8 <warn@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #73728	; 0x12000
    1000:	ldr	pc, [ip, #3976]!	; 0xf88

00001004 <fputc@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #73728	; 0x12000
    100c:	ldr	pc, [ip, #3968]!	; 0xf80

00001010 <localeconv@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #73728	; 0x12000
    1018:	ldr	pc, [ip, #3960]!	; 0xf78

0000101c <getppid@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #73728	; 0x12000
    1024:	ldr	pc, [ip, #3952]!	; 0xf70

00001028 <__strtoll_internal@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #73728	; 0x12000
    1030:	ldr	pc, [ip, #3944]!	; 0xf68

00001034 <msgget@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #73728	; 0x12000
    103c:	ldr	pc, [ip, #3936]!	; 0xf60

00001040 <bindtextdomain@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #73728	; 0x12000
    1048:	ldr	pc, [ip, #3928]!	; 0xf58

0000104c <__tls_get_addr@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #73728	; 0x12000
    1054:	ldr	pc, [ip, #3920]!	; 0xf50

00001058 <getrandom@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #73728	; 0x12000
    1060:	ldr	pc, [ip, #3912]!	; 0xf48

00001064 <random@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #73728	; 0x12000
    106c:	ldr	pc, [ip, #3904]!	; 0xf40

00001070 <fputs@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #73728	; 0x12000
    1078:	ldr	pc, [ip, #3896]!	; 0xf38

0000107c <strncmp@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #73728	; 0x12000
    1084:	ldr	pc, [ip, #3888]!	; 0xf30

00001088 <abort@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #73728	; 0x12000
    1090:	ldr	pc, [ip, #3880]!	; 0xf28

00001094 <close@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #73728	; 0x12000
    109c:	ldr	pc, [ip, #3872]!	; 0xf20

000010a0 <__snprintf_chk@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #73728	; 0x12000
    10a8:	ldr	pc, [ip, #3864]!	; 0xf18

000010ac <strspn@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #73728	; 0x12000
    10b4:	ldr	pc, [ip, #3856]!	; 0xf10

Disassembly of section .text:

000010b8 <.text>:
    10b8:	blmi	ffb13c6c <strspn@plt+0xffb12bc0>
    10bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    10c0:			; <UNDEFINED> instruction: 0x460c4ff0
    10c4:	addlt	r4, fp, sl, ror #19
    10c8:			; <UNDEFINED> instruction: 0x460558d3
    10cc:	ldrbtmi	r4, [r9], #-4073	; 0xfffff017
    10d0:	ldmdavs	fp, {r1, r2, sp}
    10d4:			; <UNDEFINED> instruction: 0xf04f9309
    10d8:	ldrbtmi	r0, [pc], #-768	; 10e0 <strspn@plt+0x34>
    10dc:	svc	0x0080f7ff
    10e0:	strcs	r4, [r0], -r5, ror #19
    10e4:			; <UNDEFINED> instruction: 0xf8df4638
    10e8:	ldrbtmi	sl, [r9], #-916	; 0xfffffc6c
    10ec:	orrsls	pc, r0, #14614528	; 0xdf0000
    10f0:	svc	0x00a6f7ff
    10f4:			; <UNDEFINED> instruction: 0xf7ff4638
    10f8:	stmiami	r2!, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    10fc:	orrhi	pc, r8, #14614528	; 0xdf0000
    1100:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    1104:			; <UNDEFINED> instruction: 0xf00244f9
    1108:	vst2.<illegal width 64>	{d31,d33}, [pc], r5
    110c:	movwls	r7, #17362	; 0x43d2
    1110:	blmi	ff7929f4 <strspn@plt+0xff791948>
    1114:			; <UNDEFINED> instruction: 0x960344f8
    1118:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    111c:	movwls	r6, #30213	; 0x7605
    1120:	bleq	3d264 <strspn@plt+0x3c1b8>
    1124:			; <UNDEFINED> instruction: 0x464a4653
    1128:	strtmi	r4, [r8], -r1, lsr #12
    112c:	andlt	pc, r0, sp, asr #17
    1130:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1134:	rsble	r1, sp, r3, asr #24
    1138:	stmdacs	r3!, {r0, r2, r3, r6, fp, ip, sp}
    113c:	msrhi	LR_usr, r0
    1140:			; <UNDEFINED> instruction: 0xf010e8df
    1144:			; <UNDEFINED> instruction: 0x01240026
    1148:			; <UNDEFINED> instruction: 0x01240124
    114c:			; <UNDEFINED> instruction: 0x01240024
    1150:	qsubeq	r0, r7, r4
    1154:	subeq	r0, r4, r4, lsr #2
    1158:			; <UNDEFINED> instruction: 0x01240124
    115c:			; <UNDEFINED> instruction: 0x01240124
    1160:			; <UNDEFINED> instruction: 0x01240124
    1164:			; <UNDEFINED> instruction: 0x01240124
    1168:			; <UNDEFINED> instruction: 0x01240124
    116c:			; <UNDEFINED> instruction: 0x01240124
    1170:			; <UNDEFINED> instruction: 0x01240124
    1174:			; <UNDEFINED> instruction: 0x01240124
    1178:	adceq	r0, r1, r4, lsr #2
    117c:			; <UNDEFINED> instruction: 0x01240124
    1180:			; <UNDEFINED> instruction: 0x01240124
    1184:			; <UNDEFINED> instruction: 0x01240124
    1188:	eorseq	r0, sl, r4, lsr #2
    118c:	strb	r2, [r9, r1, lsl #14]
    1190:	rscsgt	pc, ip, #14614528	; 0xdf0000
    1194:	ldmibmi	pc!, {r0, r8, r9, sp}	; <UNPREDICTABLE>
    1198:	movwls	r2, #12805	; 0x3205
    119c:			; <UNDEFINED> instruction: 0xf8582000
    11a0:	ldrbtmi	r3, [r9], #-12
    11a4:	ldrdlt	pc, [r0], -r3
    11a8:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    11ac:	ldrbmi	r4, [r8], -r1, lsl #12
    11b0:			; <UNDEFINED> instruction: 0xf9c2f001
    11b4:	ldr	r9, [r3, r5]!
    11b8:	andcs	r4, r8, #185344	; 0x2d400
    11bc:			; <UNDEFINED> instruction: 0xf8582100
    11c0:	ldmdavs	r8, {r0, r1, ip, sp}
    11c4:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
    11c8:	str	r9, [r9, r4]!
    11cc:	andcs	r4, r5, #2916352	; 0x2c8000
    11d0:	ldrbtmi	r2, [r9], #-0
    11d4:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    11d8:	blmi	fec53ca0 <strspn@plt+0xfec52bf4>
    11dc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    11e0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    11e4:	andcs	r4, r1, r1, lsl #12
    11e8:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    11ec:			; <UNDEFINED> instruction: 0xf7ff2000
    11f0:	blmi	fe9fcc50 <strspn@plt+0xfe9fbba4>
    11f4:	stmdbls	r7, {r0, r2, r9, sp}
    11f8:	strcs	r2, [r1], -r0
    11fc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1200:	ldrdlt	pc, [r0], -r3
    1204:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    1208:	ldrbmi	r4, [r8], -r1, lsl #12
    120c:			; <UNDEFINED> instruction: 0xf854f001
    1210:	str	r9, [r5, r6]
    1214:	b	11e7a28 <strspn@plt+0x11e697c>
    1218:	b	14c1e38 <strspn@plt+0x14c0d8c>
    121c:			; <UNDEFINED> instruction: 0xf0000402
    1220:	blls	e1634 <strspn@plt+0xe0588>
    1224:			; <UNDEFINED> instruction: 0xf0402b00
    1228:	blls	1215ac <strspn@plt+0x120500>
    122c:			; <UNDEFINED> instruction: 0xf443ac08
    1230:	svccs	0x00007500
    1234:	sbchi	pc, r0, r0
    1238:	strtmi	r2, [r0], -r4, lsl #2
    123c:	blx	ffabd244 <strspn@plt+0xffabc198>
    1240:	stmdals	r8, {r0, r3, r5, r9, sl, lr}
    1244:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    1248:	sfmne	f2, 2, [r1], {5}
    124c:			; <UNDEFINED> instruction: 0xf0004607
    1250:	ldmibmi	r4, {r0, r3, r4, r5, r6, r7, pc}
    1254:	ldrbtmi	r2, [r9], #-0
    1258:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    125c:			; <UNDEFINED> instruction: 0x4601463a
    1260:			; <UNDEFINED> instruction: 0xf7ff2001
    1264:	cdpcs	14, 0, cr14, cr0, cr0, {5}
    1268:	adchi	pc, r6, r0, asr #32
    126c:	blmi	1fd3cac <strspn@plt+0x1fd2c00>
    1270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1274:	blls	25b2e4 <strspn@plt+0x25a238>
    1278:			; <UNDEFINED> instruction: 0xf040405a
    127c:	andcs	r8, r0, pc, ror #1
    1280:	pop	{r0, r1, r3, ip, sp, pc}
    1284:	blmi	fe26524c <strspn@plt+0xfe2641a0>
    1288:	stmibmi	r9, {r0, r2, r9, sp}
    128c:			; <UNDEFINED> instruction: 0xf8582000
    1290:	ldrbtmi	r3, [r9], #-3
    1294:			; <UNDEFINED> instruction: 0xf7ff681c
    1298:	strtmi	lr, [r1], -ip, ror #27
    129c:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    12a0:	andcs	r4, r5, #132, 18	; 0x210000
    12a4:	ldrbtmi	r2, [r9], #-0
    12a8:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    12ac:	tstcs	r1, fp, ror fp
    12b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    12b4:			; <UNDEFINED> instruction: 0x4602681b
    12b8:			; <UNDEFINED> instruction: 0xf7ff4620
    12bc:	strtmi	lr, [r1], -r0, lsl #29
    12c0:			; <UNDEFINED> instruction: 0xf7ff200a
    12c4:	ldmdbmi	ip!, {r5, r7, r9, sl, fp, sp, lr, pc}^
    12c8:	andcs	r2, r0, r5, lsl #4
    12cc:			; <UNDEFINED> instruction: 0xf7ff4479
    12d0:			; <UNDEFINED> instruction: 0x4621edd0
    12d4:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    12d8:	andcs	r4, r5, #120, 18	; 0x1e0000
    12dc:	ldrbtmi	r2, [r9], #-0
    12e0:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    12e4:			; <UNDEFINED> instruction: 0xf7ff4621
    12e8:	ldmdbmi	r5!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    12ec:	andcs	r2, r0, r5, lsl #4
    12f0:			; <UNDEFINED> instruction: 0xf7ff4479
    12f4:			; <UNDEFINED> instruction: 0x4621edbe
    12f8:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    12fc:	andcs	r4, r5, #1851392	; 0x1c4000
    1300:	ldrbtmi	r2, [r9], #-0
    1304:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    1308:			; <UNDEFINED> instruction: 0xf7ff4621
    130c:	stmdbmi	lr!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    1310:	andcs	r2, r0, r5, lsl #4
    1314:			; <UNDEFINED> instruction: 0xf7ff4479
    1318:	strtmi	lr, [r1], -ip, lsr #27
    131c:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1320:	andcs	r4, r5, #1736704	; 0x1a8000
    1324:	ldrbtmi	r2, [r9], #-0
    1328:	stc	7, cr15, [r2, #1020]!	; 0x3fc
    132c:			; <UNDEFINED> instruction: 0xf7ff4621
    1330:	strtmi	lr, [r1], -r0, lsr #29
    1334:			; <UNDEFINED> instruction: 0xf7ff200a
    1338:	stmdbmi	r5!, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    133c:	andcs	r2, r0, r5, lsl #4
    1340:			; <UNDEFINED> instruction: 0xf7ff4479
    1344:	stmdbmi	r3!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}^
    1348:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    134c:	andcs	r4, r0, r3, lsl #12
    1350:			; <UNDEFINED> instruction: 0xf7ff9303
    1354:	stmdbmi	r0!, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}^
    1358:	ldrbtmi	r4, [r9], #-2656	; 0xfffff5a0
    135c:	stmdbmi	r0!, {r8, ip, pc}^
    1360:	blls	d2550 <strspn@plt+0xd14a4>
    1364:	andls	r4, r1, r9, ror r4
    1368:			; <UNDEFINED> instruction: 0xf7ff2001
    136c:	ldmdbmi	sp, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    1370:	andcs	r2, r0, r5, lsl #4
    1374:			; <UNDEFINED> instruction: 0xf7ff4479
    1378:	bmi	16fc970 <strspn@plt+0x16fb8c4>
    137c:			; <UNDEFINED> instruction: 0x4601447a
    1380:			; <UNDEFINED> instruction: 0xf7ff2001
    1384:	andcs	lr, r0, r0, lsl lr
    1388:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    138c:	andcs	r4, r5, #1425408	; 0x15c000
    1390:	andcs	r4, r0, r7, asr fp
    1394:			; <UNDEFINED> instruction: 0xf8584479
    1398:	ldmdavs	ip, {r0, r1, ip, sp}
    139c:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    13a0:	tstcs	r1, lr, lsr fp
    13a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    13a8:			; <UNDEFINED> instruction: 0x4602681b
    13ac:			; <UNDEFINED> instruction: 0xf7ff4620
    13b0:	andcs	lr, r1, r6, lsl #28
    13b4:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    13b8:	tstcs	r4, r0, lsr #12
    13bc:	blx	abd3c4 <strspn@plt+0xabc318>
    13c0:	stmdbls	r6, {r1, r3, r5, r9, sl, lr}
    13c4:			; <UNDEFINED> instruction: 0xf7ff9808
    13c8:	andcs	lr, r5, #14464	; 0x3880
    13cc:	strmi	r1, [r4], -r3, asr #24
    13d0:	stmdbmi	r8, {r0, r6, ip, lr, pc}^
    13d4:	ldrbtmi	r2, [r9], #-0
    13d8:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    13dc:	strmi	r4, [r1], -r2, lsr #12
    13e0:			; <UNDEFINED> instruction: 0xf7ff2001
    13e4:	strb	lr, [r1, -r0, ror #27]
    13e8:			; <UNDEFINED> instruction: 0xac089b04
    13ec:	vst4.8	{d18,d20,d22,d24}, [r3], r4
    13f0:	strtmi	r7, [r0], -r0, lsl #10
    13f4:	blx	3bd3fc <strspn@plt+0x3bc350>
    13f8:	strtmi	r9, [sl], -r5, lsl #18
    13fc:			; <UNDEFINED> instruction: 0xf7ff9808
    1400:	andcs	lr, r5, #36, 26	; 0x900
    1404:	svccc	0x00fff1b0
    1408:	eorle	r4, r9, r0, lsl #13
    140c:	andcs	r4, r0, sl, lsr r9
    1410:			; <UNDEFINED> instruction: 0xf7ff4479
    1414:	strbmi	lr, [r2], -lr, lsr #26
    1418:	andcs	r4, r1, r1, lsl #12
    141c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1420:			; <UNDEFINED> instruction: 0xf43f2f00
    1424:	str	sl, [r7, -r0, lsr #30]
    1428:	andcs	r4, r5, #52, 18	; 0xd0000
    142c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1430:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1434:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    1438:	blmi	b53904 <strspn@plt+0xb52858>
    143c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1440:	str	r2, [r8, r5, lsl #4]!
    1444:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    1448:			; <UNDEFINED> instruction: 0xf7ff2000
    144c:			; <UNDEFINED> instruction: 0x4601ed12
    1450:			; <UNDEFINED> instruction: 0xf7ff2001
    1454:	stmdbmi	ip!, {r3, r5, r8, sl, fp, sp, lr, pc}
    1458:			; <UNDEFINED> instruction: 0xe7f54479
    145c:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1460:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    1464:	svclt	0x0000e7f0
    1468:	strdeq	r2, [r1], -r8
    146c:	andeq	r0, r0, r4, lsr #2
    1470:	muleq	r0, r2, r5
    1474:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1478:	andeq	r2, r0, lr, asr #7
    147c:	andeq	r2, r1, r4, asr #24
    1480:	andeq	r2, r0, r0, lsr #12
    1484:	andeq	r0, r0, fp, lsl r5
    1488:	andeq	r2, r1, r0, lsr #27
    148c:	ldrdeq	r2, [r0], -r8
    1490:	andeq	r0, r0, r4, asr #2
    1494:	andeq	r2, r0, r6, lsr r3
    1498:	andeq	r2, r0, lr, lsl #10
    149c:	andeq	r0, r0, ip, lsr r1
    14a0:	andeq	r2, r0, ip, lsl #10
    14a4:	andeq	r2, r0, r6, lsr r5
    14a8:	andeq	r2, r1, r4, asr #24
    14ac:	andeq	r0, r0, r4, lsr r1
    14b0:	andeq	r2, r0, sl, ror r2
    14b4:	andeq	r2, r0, r2, ror r2
    14b8:	andeq	r2, r0, ip, asr r2
    14bc:	andeq	r2, r0, sl, ror #4
    14c0:	andeq	r2, r0, r4, ror #4
    14c4:	muleq	r0, sl, r2
    14c8:	ldrdeq	r2, [r0], -r4
    14cc:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    14d0:	andeq	r2, r0, r4, lsr #6
    14d4:	andeq	r2, r0, lr, lsr #6
    14d8:	andeq	r2, r0, lr, asr #6
    14dc:	andeq	r2, r0, r8, lsr #6
    14e0:	andeq	r2, r0, r0, lsr r3
    14e4:	andeq	r2, r0, r4, asr #6
    14e8:	andeq	r2, r0, r8, asr r3
    14ec:	andeq	r2, r0, r8, ror #6
    14f0:	andeq	r0, r0, r8, lsr #2
    14f4:	andeq	r2, r0, r6, ror #7
    14f8:	andeq	r2, r0, r8, asr #6
    14fc:	andeq	r2, r0, r2, lsl #6
    1500:			; <UNDEFINED> instruction: 0x000022be
    1504:	andeq	r2, r0, sl, lsr #6
    1508:	andeq	r2, r0, ip, asr #6
    150c:	ldrdeq	r2, [r0], -sl
    1510:	bleq	3d654 <strspn@plt+0x3c5a8>
    1514:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1518:	strbtmi	fp, [sl], -r2, lsl #24
    151c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1520:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1524:	ldrmi	sl, [sl], #776	; 0x308
    1528:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    152c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1530:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1534:			; <UNDEFINED> instruction: 0xf85a4b06
    1538:	stmdami	r6, {r0, r1, ip, sp}
    153c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1540:	stcl	7, cr15, [lr], {255}	; 0xff
    1544:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1548:	andeq	r2, r1, r0, ror r9
    154c:	andeq	r0, r0, r8, lsl r1
    1550:	andeq	r0, r0, r0, lsr r1
    1554:	andeq	r0, r0, r8, lsr r1
    1558:	ldr	r3, [pc, #20]	; 1574 <strspn@plt+0x4c8>
    155c:	ldr	r2, [pc, #20]	; 1578 <strspn@plt+0x4cc>
    1560:	add	r3, pc, r3
    1564:	ldr	r2, [r3, r2]
    1568:	cmp	r2, #0
    156c:	bxeq	lr
    1570:	b	eec <__gmon_start__@plt>
    1574:	andeq	r2, r1, r0, asr r9
    1578:	andeq	r0, r0, ip, lsr #2
    157c:	blmi	1d359c <strspn@plt+0x1d24f0>
    1580:	bmi	1d2768 <strspn@plt+0x1d16bc>
    1584:	addmi	r4, r3, #2063597568	; 0x7b000000
    1588:	andle	r4, r3, sl, ror r4
    158c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1590:	ldrmi	fp, [r8, -r3, lsl #2]
    1594:	svclt	0x00004770
    1598:	andeq	r2, r1, r8, lsl #21
    159c:	andeq	r2, r1, r4, lsl #21
    15a0:	andeq	r2, r1, ip, lsr #18
    15a4:	andeq	r0, r0, r0, lsr #2
    15a8:	stmdbmi	r9, {r3, fp, lr}
    15ac:	bmi	252794 <strspn@plt+0x2516e8>
    15b0:	bne	25279c <strspn@plt+0x2516f0>
    15b4:	svceq	0x00cb447a
    15b8:			; <UNDEFINED> instruction: 0x01a1eb03
    15bc:	andle	r1, r3, r9, asr #32
    15c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    15c4:	ldrmi	fp, [r8, -r3, lsl #2]
    15c8:	svclt	0x00004770
    15cc:	andeq	r2, r1, ip, asr sl
    15d0:	andeq	r2, r1, r8, asr sl
    15d4:	andeq	r2, r1, r0, lsl #18
    15d8:	andeq	r0, r0, r0, asr #2
    15dc:	blmi	2aea04 <strspn@plt+0x2ad958>
    15e0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    15e4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    15e8:	blmi	26fb9c <strspn@plt+0x26eaf0>
    15ec:	ldrdlt	r5, [r3, -r3]!
    15f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    15f4:			; <UNDEFINED> instruction: 0xf7ff6818
    15f8:			; <UNDEFINED> instruction: 0xf7ffebde
    15fc:	blmi	1c1500 <strspn@plt+0x1c0454>
    1600:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1604:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1608:	andeq	r2, r1, r6, lsr #20
    160c:	ldrdeq	r2, [r1], -r0
    1610:	andeq	r0, r0, ip, lsl r1
    1614:	andeq	r2, r1, lr, lsl #20
    1618:	andeq	r2, r1, r6, lsl #20
    161c:	svclt	0x0000e7c4
    1620:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1624:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1628:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    162c:			; <UNDEFINED> instruction: 0xf7ff4620
    1630:	strmi	lr, [r7], -r6, asr #24
    1634:			; <UNDEFINED> instruction: 0xf7ff4620
    1638:	strmi	lr, [r6], -lr, ror #23
    163c:			; <UNDEFINED> instruction: 0xf7ff4620
    1640:	strmi	lr, [r4], -r4, asr #25
    1644:			; <UNDEFINED> instruction: 0xb128bb66
    1648:	stc	7, cr15, [ip], {255}	; 0xff
    164c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1650:	tstle	r7, r9, lsl #22
    1654:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1658:			; <UNDEFINED> instruction: 0x4620681c
    165c:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1660:	strtmi	r4, [r0], -r6, lsl #12
    1664:	bl	ff5bf668 <strspn@plt+0xff5be5bc>
    1668:	strtmi	r4, [r0], -r5, lsl #12
    166c:	stc	7, cr15, [ip], #1020	; 0x3fc
    1670:	bllt	f52e88 <strspn@plt+0xf51ddc>
    1674:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1678:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    167c:	blcs	25b690 <strspn@plt+0x25a5e4>
    1680:	ldfltp	f5, [r8, #44]!	; 0x2c
    1684:	rscle	r2, r5, r0, lsr #22
    1688:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    168c:	andcs	r2, r0, r5, lsl #4
    1690:			; <UNDEFINED> instruction: 0xf7ff4479
    1694:			; <UNDEFINED> instruction: 0xf7ffebee
    1698:			; <UNDEFINED> instruction: 0x2001ecb0
    169c:	bl	ff23f6a0 <strspn@plt+0xff23e5f4>
    16a0:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    16a4:	stccs	8, cr6, [r0], {3}
    16a8:	blcs	835e60 <strspn@plt+0x834db4>
    16ac:	andvs	fp, r4, r8, lsl pc
    16b0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    16b4:	andcs	r2, r0, r5, lsl #4
    16b8:			; <UNDEFINED> instruction: 0xf7ff4479
    16bc:			; <UNDEFINED> instruction: 0xf7ffebda
    16c0:	strb	lr, [sl, ip, asr #24]!
    16c4:	mvnle	r2, r0, lsl #16
    16c8:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    16cc:	blcs	81b6e0 <strspn@plt+0x81a634>
    16d0:	andvs	fp, r4, r8, lsl pc
    16d4:	svclt	0x0000e7e1
    16d8:	andeq	r2, r1, lr, lsl #17
    16dc:	andeq	r0, r0, r4, lsr r1
    16e0:	andeq	r0, r0, r8, lsr #2
    16e4:	andeq	r1, r0, ip, lsl lr
    16e8:	strdeq	r1, [r0], -r4
    16ec:	tstcs	r0, r8, lsr #20
    16f0:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    16f4:	addlt	r4, r4, sl, ror r4
    16f8:	ldmpl	r3, {r0, sl, fp, sp, pc}^
    16fc:	ldmdavs	fp, {r5, r9, sl, lr}
    1700:			; <UNDEFINED> instruction: 0xf04f9303
    1704:			; <UNDEFINED> instruction: 0xf7ff0300
    1708:			; <UNDEFINED> instruction: 0xf7ffebd4
    170c:	strmi	lr, [r5], -r2, lsl #24
    1710:	bl	1bbf714 <strspn@plt+0x1bbe668>
    1714:	andcc	lr, r1, #3620864	; 0x374000
    1718:	subsmi	r4, r8, r3, asr r0
    171c:	andmi	lr, r5, r0, lsl #21
    1720:	bl	153f724 <strspn@plt+0x153e678>
    1724:	bl	ffd3f728 <strspn@plt+0xffd3e67c>
    1728:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    172c:	ldrmi	r4, [r8], -r6, lsl #12
    1730:	stc	7, cr15, [ip], {255}	; 0xff
    1734:	blls	53f90 <strspn@plt+0x52ee4>
    1738:	stmne	r5, {r0, r1, r4, r5, r6, lr}
    173c:			; <UNDEFINED> instruction: 0xf7ff5283
    1740:	blls	bc900 <strspn@plt+0xbb854>
    1744:	strmi	r2, [r2], -r0, lsl #2
    1748:	stcls	6, cr4, [r1], {32}
    174c:	rsbhi	r4, sl, sl, asr r0
    1750:	ldrne	r4, [fp], #-99	; 0xffffff9d
    1754:			; <UNDEFINED> instruction: 0xf7ff80ab
    1758:	ldmib	sp, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    175c:	subsmi	r4, ip, r1, lsl #6
    1760:	ldreq	pc, [pc], #-20	; 1768 <strspn@plt+0x6bc>
    1764:			; <UNDEFINED> instruction: 0xf7ffd003
    1768:	stccc	12, cr14, [r1], {126}	; 0x7e
    176c:	bmi	2b5f60 <strspn@plt+0x2b4eb4>
    1770:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    1774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1778:	subsmi	r9, sl, r3, lsl #22
    177c:	andlt	sp, r4, r1, lsl #2
    1780:			; <UNDEFINED> instruction: 0xf7ffbd70
    1784:	svclt	0x0000eb84
    1788:	muleq	r1, sl, r8
    178c:	andeq	r0, r0, r0
    1790:	andeq	r2, r1, r0, asr #15
    1794:	andeq	r0, r0, r4, lsr #2
    1798:	andeq	r2, r1, r2, asr #14
    179c:			; <UNDEFINED> instruction: 0x4605b538
    17a0:			; <UNDEFINED> instruction: 0xf7ff460c
    17a4:	blne	187c92c <strspn@plt+0x187b880>
    17a8:			; <UNDEFINED> instruction: 0xf0013101
    17ac:	stmdbne	r8, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
    17b0:	svclt	0x0000bd38
    17b4:	vst2.8	{d20-d21}, [pc :64], r5
    17b8:	ldrlt	r2, [r0, #-256]	; 0xffffff00
    17bc:			; <UNDEFINED> instruction: 0xf7ff4478
    17c0:	mcrrne	11, 8, lr, r3, cr4
    17c4:			; <UNDEFINED> instruction: 0x4604bf18
    17c8:	stccs	0, cr13, [r0], {21}
    17cc:			; <UNDEFINED> instruction: 0xf7ffda03
    17d0:	strtmi	pc, [r0], -sp, lsl #31
    17d4:	tstcs	r1, r0, lsl sp
    17d8:			; <UNDEFINED> instruction: 0xf7ff4620
    17dc:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    17e0:			; <UNDEFINED> instruction: 0xf040dbf5
    17e4:	tstcs	r2, r1, lsl #4
    17e8:			; <UNDEFINED> instruction: 0xf7ff4620
    17ec:			; <UNDEFINED> instruction: 0xf7ffebf4
    17f0:	qsub16mi	pc, r0, sp	; <UNPREDICTABLE>
    17f4:	stmdami	r6, {r4, r8, sl, fp, ip, sp, pc}
    17f8:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    17fc:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    1800:			; <UNDEFINED> instruction: 0xf7ff4478
    1804:	strmi	lr, [r4], -r2, ror #22
    1808:	svclt	0x0000e7df
    180c:	andeq	r2, r0, r0, asr #32
    1810:	andeq	r2, r0, ip
    1814:	blmi	1ad41c4 <strspn@plt+0x1ad3118>
    1818:	push	{r1, r3, r4, r5, r6, sl, lr}
    181c:	strdlt	r4, [r7], r0
    1820:			; <UNDEFINED> instruction: 0x460658d3
    1824:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
    1828:			; <UNDEFINED> instruction: 0xf04f9305
    182c:			; <UNDEFINED> instruction: 0xf7ff0300
    1830:			; <UNDEFINED> instruction: 0x4607eb9a
    1834:	svceq	0x0000f1b9
    1838:	addshi	pc, r0, r0
    183c:			; <UNDEFINED> instruction: 0xf6452500
    1840:	vmull.s<illegal width 8>	<illegal reg q8.5>, d0, d0[0]
    1844:			; <UNDEFINED> instruction: 0x46a87a73
    1848:	ldrtmi	r4, [r3], ip, asr #12
    184c:	strtmi	r2, [r1], -r1, lsl #4
    1850:			; <UNDEFINED> instruction: 0xf8c74658
    1854:			; <UNDEFINED> instruction: 0xf7ff8000
    1858:	stmdacs	r0, {sl, fp, sp, lr, pc}
    185c:	bne	938c74 <strspn@plt+0x937bc8>
    1860:	andsle	r4, r0, r3, lsl #9
    1864:	ldrb	r2, [r1, r0, lsl #10]!
    1868:	stccs	8, cr6, [r7, #-236]	; 0xffffff14
    186c:	blcs	2f17d4 <strspn@plt+0x2f0728>
    1870:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    1874:	strcc	r2, [r1, #-256]	; 0xffffff00
    1878:	andhi	pc, r4, sp, asr #17
    187c:	andge	pc, r8, sp, asr #17
    1880:	b	ff0bf884 <strspn@plt+0xff0be7d8>
    1884:	ldmdavs	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1888:	suble	r2, r2, r6, lsr #22
    188c:			; <UNDEFINED> instruction: 0xff2ef7ff
    1890:	strcs	r4, [r0], #-1589	; 0xfffff9cb
    1894:	bl	ff9bf898 <strspn@plt+0xff9be7ec>
    1898:			; <UNDEFINED> instruction: 0xf8153401
    189c:	strmi	r3, [r1, #2817]!	; 0xb01
    18a0:	rscne	lr, r0, r3, lsl #21
    18a4:	stceq	8, cr15, [r1], {5}
    18a8:	stmdami	r1, {r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    18ac:	svcmi	0x0041ad03
    18b0:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    18b4:	bl	ff2bf8b8 <strspn@plt+0xff2be80c>
    18b8:	stmdaeq	r0, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    18bc:	muleq	r3, r8, r8
    18c0:			; <UNDEFINED> instruction: 0xa004f9b8
    18c4:	rsccs	r9, r0, r3
    18c8:	andsne	pc, r0, sp, lsr #17
    18cc:	bl	b3f8d0 <strspn@plt+0xb3e824>
    18d0:	andeq	lr, r0, sl, lsl #21
    18d4:	andeq	pc, r4, r8, lsr #17
    18d8:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    18dc:	b	ff03f8e0 <strspn@plt+0xff03e834>
    18e0:	blcc	7f940 <strspn@plt+0x7e894>
    18e4:	b	fe0d2f70 <strspn@plt+0xfe0d1ec4>
    18e8:			; <UNDEFINED> instruction: 0xf80610e0
    18ec:	ldmle	r3!, {r0, sl, fp}^
    18f0:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    18f4:	bl	feabf8f8 <strspn@plt+0xfeabe84c>
    18f8:	bmi	ce850c <strspn@plt+0xce7460>
    18fc:	eorspl	r4, fp, sl, ror r4
    1900:	ldmpl	r3, {r4, r5, r8, r9, fp, lr}^
    1904:	blls	15b974 <strspn@plt+0x15a8c8>
    1908:	qdaddle	r4, sl, lr
    190c:	pop	{r0, r1, r2, ip, sp, pc}
    1910:			; <UNDEFINED> instruction: 0xf7ff8ff0
    1914:			; <UNDEFINED> instruction: 0xf1b0ff4f
    1918:	blle	fedc3920 <strspn@plt+0xfedc2874>
    191c:			; <UNDEFINED> instruction: 0xf645b1d4
    1920:			; <UNDEFINED> instruction: 0xf10d1740
    1924:	vmlsl.s8	q8, d0, d4
    1928:	strcs	r7, [r0, #-1907]	; 0xfffff88d
    192c:	ldrbmi	r4, [r9], -r2, lsr #12
    1930:			; <UNDEFINED> instruction: 0xf7ff4640
    1934:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    1938:	bne	938d68 <strspn@plt+0x937cbc>
    193c:	andle	r4, r9, r3, lsl #9
    1940:	ldrbmi	r4, [r9], -r2, lsr #12
    1944:	strcs	r4, [r0, #-1600]	; 0xfffff9c0
    1948:	b	133f94c <strspn@plt+0x133e8a0>
    194c:	ldclle	8, cr2, [r4]
    1950:	ldcle	13, cr2, [fp, #-32]	; 0xffffffe0
    1954:			; <UNDEFINED> instruction: 0xf7ff4640
    1958:			; <UNDEFINED> instruction: 0xe797eb9e
    195c:	blcs	99b970 <strspn@plt+0x99a8c4>
    1960:			; <UNDEFINED> instruction: 0xf7ffd01c
    1964:	ldmdami	r5, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1968:	ldrbtmi	r4, [r8], #-3858	; 0xfffff0ee
    196c:	bl	1bbf970 <strspn@plt+0x1bbe8c4>
    1970:	ldm	r4, {r2, r3, r4, r5, fp, ip}
    1974:			; <UNDEFINED> instruction: 0xf9b40003
    1978:	andls	r5, r3, r4
    197c:			; <UNDEFINED> instruction: 0xf8ad20e0
    1980:			; <UNDEFINED> instruction: 0xf7ff1010
    1984:	ldrdmi	lr, [r8], #-162	; 0xffffff5e	; <UNPREDICTABLE>
    1988:	ldr	r8, [r1, r0, lsr #1]!
    198c:	ldrbmi	r2, [r0], -r0, lsl #2
    1990:	stmib	sp, {r0, r8, sl, ip, sp}^
    1994:			; <UNDEFINED> instruction: 0xf7ff1701
    1998:			; <UNDEFINED> instruction: 0xe7c7ea38
    199c:			; <UNDEFINED> instruction: 0xff0af7ff
    19a0:	blle	ff78b9a8 <strspn@plt+0xff78a8fc>
    19a4:	bl	1dbf9a8 <strspn@plt+0x1dbe8fc>
    19a8:			; <UNDEFINED> instruction: 0xf7ffe7db
    19ac:	svclt	0x0000ea70
    19b0:	andeq	r2, r1, r2, lsl r7
    19b4:	andeq	r0, r0, r0
    19b8:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    19bc:	andeq	r2, r1, sl, asr r6
    19c0:	muleq	r1, ip, r6
    19c4:	andeq	r0, r0, r4, lsr #2
    19c8:			; <UNDEFINED> instruction: 0x000125b8
    19cc:	andcs	r4, r5, #32768	; 0x8000
    19d0:	ldrbtmi	r2, [r9], #-0
    19d4:	blt	12bf9d8 <strspn@plt+0x12be92c>
    19d8:	andeq	r1, r0, r6, asr #28
    19dc:	andeq	r0, r0, r0
    19e0:	andvs	r2, fp, r0, lsl #6
    19e4:			; <UNDEFINED> instruction: 0xb328b410
    19e8:	mulmi	r0, r0, r9
    19ec:	tstle	ip, pc, lsr #24
    19f0:	mulcc	r1, r0, r9
    19f4:	andcc	r4, r1, r4, lsl #12
    19f8:	rscsle	r2, r9, pc, lsr #22
    19fc:	andvs	r2, fp, r1, lsl #6
    1a00:	mulcc	r1, r4, r9
    1a04:	svclt	0x00182b2f
    1a08:	andle	r2, sl, r0, lsl #22
    1a0c:			; <UNDEFINED> instruction: 0xf1c04603
    1a10:	ldmdane	sl, {r1}
    1a14:			; <UNDEFINED> instruction: 0xf913600a
    1a18:	bcs	d624 <strspn@plt+0xc578>
    1a1c:	bcs	bf1684 <strspn@plt+0xbf05d8>
    1a20:			; <UNDEFINED> instruction: 0x4620d1f7
    1a24:	blmi	13fba0 <strspn@plt+0x13eaf4>
    1a28:	stccs	7, cr4, [r0], {112}	; 0x70
    1a2c:			; <UNDEFINED> instruction: 0x4604d0f9
    1a30:	strb	r3, [r3, r1]!
    1a34:	ldrb	r4, [r4, r4, lsl #12]!
    1a38:			; <UNDEFINED> instruction: 0x460eb570
    1a3c:	mulne	r0, r0, r9
    1a40:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1a44:	cmplt	r1, r8, lsl #12
    1a48:			; <UNDEFINED> instruction: 0x4630295c
    1a4c:			; <UNDEFINED> instruction: 0xf7ffd008
    1a50:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    1a54:	strpl	r3, [r9, -r1, lsl #8]!
    1a58:	stmdbcs	r0, {r5, r9, sl, lr}
    1a5c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1a60:			; <UNDEFINED> instruction: 0xf993192b
    1a64:			; <UNDEFINED> instruction: 0xb12b3001
    1a68:	strpl	r3, [r9, -r2, lsl #8]!
    1a6c:	stmdbcs	r0, {r5, r9, sl, lr}
    1a70:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1a74:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1a78:	mvnsmi	lr, sp, lsr #18
    1a7c:	bmi	8d32dc <strspn@plt+0x8d2230>
    1a80:	blmi	8edc90 <strspn@plt+0x8ecbe4>
    1a84:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1a88:	strmi	r4, [r8], r4, lsl #12
    1a8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a90:			; <UNDEFINED> instruction: 0xf04f9301
    1a94:	strls	r0, [r0, -r0, lsl #6]
    1a98:	b	193fa9c <strspn@plt+0x193e9f0>
    1a9c:	tstlt	r4, r7
    1aa0:	mulcc	r0, r4, r9
    1aa4:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1aa8:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1aac:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1ab0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1ab4:	b	fe6bfab8 <strspn@plt+0xfe6bea0c>
    1ab8:	ldrtmi	r4, [fp], -r5, lsl #12
    1abc:			; <UNDEFINED> instruction: 0x46694632
    1ac0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ac4:	stmdavs	fp!, {r3, r6, r7, r8, fp, sp, lr, pc}
    1ac8:	blls	3011c <strspn@plt+0x2f070>
    1acc:	rscle	r4, sl, r3, lsr #5
    1ad0:			; <UNDEFINED> instruction: 0xf993b11b
    1ad4:	blcs	dadc <strspn@plt+0xca30>
    1ad8:	bmi	436274 <strspn@plt+0x4351c8>
    1adc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1ae0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ae4:	subsmi	r9, sl, r1, lsl #22
    1ae8:	andlt	sp, r2, sp, lsl #2
    1aec:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1af0:	blcs	894324 <strspn@plt+0x893278>
    1af4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1af8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1afc:	strbmi	r4, [r2], -r3, lsr #12
    1b00:			; <UNDEFINED> instruction: 0xf7ff4479
    1b04:			; <UNDEFINED> instruction: 0xf7ffe9d0
    1b08:	svclt	0x0000e9c2
    1b0c:	andeq	r2, r1, lr, lsr #8
    1b10:	andeq	r0, r0, r4, lsr #2
    1b14:	andeq	r2, r1, r6, asr r5
    1b18:	andeq	r1, r0, r0, lsl #27
    1b1c:	ldrdeq	r2, [r1], -r6
    1b20:	andeq	r2, r1, r0, lsl r5
    1b24:	andeq	r1, r0, r0, lsr sp
    1b28:	addlt	fp, r3, r0, lsl #10
    1b2c:	tstls	r0, r7, lsl #24
    1b30:			; <UNDEFINED> instruction: 0xf7ff9001
    1b34:	ldrbtmi	lr, [ip], #-2584	; 0xfffff5e8
    1b38:	ldmib	sp, {r1, r5, r8, sp}^
    1b3c:	andvs	r2, r1, r0, lsl #6
    1b40:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1b44:			; <UNDEFINED> instruction: 0xf7ff4479
    1b48:	svclt	0x0000e9ae
    1b4c:	andeq	r2, r1, lr, asr #9
    1b50:	andeq	r1, r0, ip, ror #25
    1b54:			; <UNDEFINED> instruction: 0x4604b538
    1b58:			; <UNDEFINED> instruction: 0xf7ff460d
    1b5c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1b60:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1b64:	lfmlt	f5, 1, [r8, #-0]
    1b68:	strtmi	r4, [r0], -r9, lsr #12
    1b6c:			; <UNDEFINED> instruction: 0xffdcf7ff
    1b70:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1b74:			; <UNDEFINED> instruction: 0x47706018
    1b78:	muleq	r1, r2, r4
    1b7c:	svcmi	0x00f0e92d
    1b80:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1b84:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1b88:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1b8c:			; <UNDEFINED> instruction: 0xf8df2500
    1b90:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1b94:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1b98:	movwls	r6, #55323	; 0xd81b
    1b9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ba0:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1ba4:	strmi	r9, [r5], -r2, lsl #4
    1ba8:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bac:	stccs	6, cr4, [r0, #-16]
    1bb0:	adchi	pc, r9, r0
    1bb4:	mulvs	r0, r5, r9
    1bb8:			; <UNDEFINED> instruction: 0xf0002e00
    1bbc:			; <UNDEFINED> instruction: 0xf7ff80a4
    1bc0:	strtmi	lr, [sl], -r2, lsr #19
    1bc4:	strmi	r6, [r2], r1, lsl #16
    1bc8:			; <UNDEFINED> instruction: 0xf912e001
    1bcc:	rscslt	r6, r3, #1, 30
    1bd0:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1bd4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1bd8:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1bdc:	addshi	pc, r3, r0
    1be0:	bleq	c3e01c <strspn@plt+0xc3cf70>
    1be4:	ldrmi	r4, [sl], -r8, lsr #12
    1be8:	ldrbmi	r6, [r9], -r3, lsr #32
    1bec:			; <UNDEFINED> instruction: 0xf7ff930c
    1bf0:			; <UNDEFINED> instruction: 0x9e0ce932
    1bf4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1bf8:	smlabteq	r0, sp, r9, lr
    1bfc:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1c00:			; <UNDEFINED> instruction: 0xf0402d00
    1c04:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1c08:	tsthi	r6, r0	; <UNPREDICTABLE>
    1c0c:	mulpl	r0, r6, r9
    1c10:			; <UNDEFINED> instruction: 0xf0002d00
    1c14:	andcs	r8, r0, #12, 2
    1c18:	cdp	3, 0, cr2, cr8, cr0, {0}
    1c1c:			; <UNDEFINED> instruction: 0x4657ba10
    1c20:	andsls	pc, r8, sp, asr #17
    1c24:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c28:			; <UNDEFINED> instruction: 0x469246b1
    1c2c:			; <UNDEFINED> instruction: 0xf999469b
    1c30:	bcs	1a49c3c <strspn@plt+0x1a48b90>
    1c34:	addhi	pc, sp, r0
    1c38:	msreq	CPSR_, r2, lsr #32
    1c3c:			; <UNDEFINED> instruction: 0xf0402942
    1c40:			; <UNDEFINED> instruction: 0xf99980e9
    1c44:	bcs	9c54 <strspn@plt+0x8ba8>
    1c48:	bicshi	pc, r3, r0
    1c4c:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c50:	subsle	r2, r8, r0, lsl #16
    1c54:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1c58:			; <UNDEFINED> instruction: 0x4630d055
    1c5c:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c60:	movweq	lr, #47706	; 0xba5a
    1c64:	cmple	lr, r5, lsl #12
    1c68:	mulne	r0, r9, r9
    1c6c:	suble	r2, sl, r0, lsl #18
    1c70:			; <UNDEFINED> instruction: 0x462a4630
    1c74:			; <UNDEFINED> instruction: 0xf7ff4649
    1c78:	stmdacs	r0, {r1, r9, fp, sp, lr, pc}
    1c7c:			; <UNDEFINED> instruction: 0xf919d143
    1c80:	strbmi	ip, [sp], #-5
    1c84:	svceq	0x0030f1bc
    1c88:			; <UNDEFINED> instruction: 0xf108d10a
    1c8c:	bl	fea03c98 <strspn@plt+0xfea02bec>
    1c90:	bl	1428ac <strspn@plt+0x141800>
    1c94:			; <UNDEFINED> instruction: 0xf9150803
    1c98:			; <UNDEFINED> instruction: 0xf1bccf01
    1c9c:	rscsle	r0, r8, r0, lsr pc
    1ca0:			; <UNDEFINED> instruction: 0xf833683b
    1ca4:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1ca8:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1cac:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1cb0:	strtmi	r2, [r8], -r0, lsl #6
    1cb4:	bne	43d51c <strspn@plt+0x43c470>
    1cb8:	eorvs	r4, r3, sl, lsl r6
    1cbc:			; <UNDEFINED> instruction: 0xf7ff930c
    1cc0:			; <UNDEFINED> instruction: 0xf8dde8ca
    1cc4:	strmi	r9, [r9, #48]!	; 0x30
    1cc8:	strmi	r6, [r2], r5, lsr #16
    1ccc:			; <UNDEFINED> instruction: 0xf000468b
    1cd0:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1cd4:	adchi	pc, r6, r0
    1cd8:	mvnscc	pc, #16, 2
    1cdc:			; <UNDEFINED> instruction: 0xf1419304
    1ce0:	movwls	r3, #21503	; 0x53ff
    1ce4:	ldrdeq	lr, [r4, -sp]
    1ce8:	mvnscc	pc, #79	; 0x4f
    1cec:	andeq	pc, r2, #111	; 0x6f
    1cf0:	svclt	0x0008428b
    1cf4:			; <UNDEFINED> instruction: 0xd3274282
    1cf8:	svceq	0x0000f1b9
    1cfc:			; <UNDEFINED> instruction: 0xf999d003
    1d00:	bcs	9d08 <strspn@plt+0x8c5c>
    1d04:	tstcs	r6, #-1073741788	; 0xc0000024
    1d08:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1d0c:	bmi	ff499da0 <strspn@plt+0xff498cf4>
    1d10:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1d14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d18:	subsmi	r9, sl, sp, lsl #22
    1d1c:	orrshi	pc, r6, r0, asr #32
    1d20:	andlt	r4, pc, r8, lsr #12
    1d24:	blhi	bd020 <strspn@plt+0xbbf74>
    1d28:	svchi	0x00f0e8bd
    1d2c:			; <UNDEFINED> instruction: 0xf1109b01
    1d30:			; <UNDEFINED> instruction: 0xf04f37ff
    1d34:			; <UNDEFINED> instruction: 0xf06f31ff
    1d38:			; <UNDEFINED> instruction: 0xf1430002
    1d3c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1d40:	adcsmi	fp, r8, #8, 30
    1d44:	svcge	0x005ff4bf
    1d48:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1d4c:	rsbmi	sp, fp, #913408	; 0xdf000
    1d50:			; <UNDEFINED> instruction: 0xf999e7dc
    1d54:			; <UNDEFINED> instruction: 0xf0222002
    1d58:	bcs	10825e0 <strspn@plt+0x1081534>
    1d5c:	svcge	0x0076f47f
    1d60:	mulcs	r3, r9, r9
    1d64:			; <UNDEFINED> instruction: 0xf47f2a00
    1d68:			; <UNDEFINED> instruction: 0x464eaf71
    1d6c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1d70:			; <UNDEFINED> instruction: 0x9018f8dd
    1d74:	blge	13c4b0 <strspn@plt+0x13b404>
    1d78:	ldcmi	3, cr9, [r8, #24]!
    1d7c:	mulne	r0, r6, r9
    1d80:			; <UNDEFINED> instruction: 0x4628447d
    1d84:			; <UNDEFINED> instruction: 0xf7ff9109
    1d88:	stmdbls	r9, {r1, r5, r6, r7, fp, sp, lr, pc}
    1d8c:			; <UNDEFINED> instruction: 0xf0002800
    1d90:	blne	10e227c <strspn@plt+0x10e11d0>
    1d94:			; <UNDEFINED> instruction: 0xf1039309
    1d98:			; <UNDEFINED> instruction: 0xf1be0e01
    1d9c:			; <UNDEFINED> instruction: 0xf0000f00
    1da0:	blls	1a22d0 <strspn@plt+0x1a1224>
    1da4:	mrscs	r2, (UNDEF: 0)
    1da8:	blvc	ff8fc6ec <strspn@plt+0xff8fb640>
    1dac:	blls	5381c <strspn@plt+0x52770>
    1db0:			; <UNDEFINED> instruction: 0xf0402b00
    1db4:	b	142227c <strspn@plt+0x14211d0>
    1db8:	cmple	r7, r1, lsl #6
    1dbc:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    1dc0:	rdfnee	f0, f5, f0
    1dc4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    1dc8:	and	r4, r4, ip, lsr #13
    1dcc:	movweq	lr, #23124	; 0x5a54
    1dd0:	ldfccp	f7, [pc], #48	; 1e08 <strspn@plt+0xd5c>
    1dd4:	blx	362b6 <strspn@plt+0x3520a>
    1dd8:			; <UNDEFINED> instruction: 0xf1bcf20b
    1ddc:	blx	291de2 <strspn@plt+0x290d36>
    1de0:	blx	fe80a5ee <strspn@plt+0xfe809542>
    1de4:	strmi	r0, [sl], #-266	; 0xfffffef6
    1de8:			; <UNDEFINED> instruction: 0xf0004611
    1dec:	strcs	r8, [r0], #-252	; 0xffffff04
    1df0:	bcs	b1f8 <strspn@plt+0xa14c>
    1df4:	blx	fe8361a6 <strspn@plt+0xfe8350fa>
    1df8:			; <UNDEFINED> instruction: 0xf04f670a
    1dfc:	blx	fea85606 <strspn@plt+0xfea8455a>
    1e00:	ldrtmi	r2, [lr], -r2, lsl #6
    1e04:	bl	10c8464 <strspn@plt+0x10c73b8>
    1e08:	blcs	2a48 <strspn@plt+0x199c>
    1e0c:	strcs	sp, [r1], #-222	; 0xffffff22
    1e10:	ldrb	r2, [fp, r0, lsl #10]
    1e14:			; <UNDEFINED> instruction: 0xf47f2a00
    1e18:			; <UNDEFINED> instruction: 0xe7a6af19
    1e1c:			; <UNDEFINED> instruction: 0xf43f2d00
    1e20:			; <UNDEFINED> instruction: 0xe791af72
    1e24:	movweq	lr, #47706	; 0xba5a
    1e28:	svcge	0x0066f47f
    1e2c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1e30:	stmib	r9, {sl, ip, sp}^
    1e34:	strb	r3, [sl, -r0, lsl #8]!
    1e38:	strcc	lr, [r0], #-2525	; 0xfffff623
    1e3c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    1e40:	strb	r3, [r4, -r0, lsl #8]!
    1e44:			; <UNDEFINED> instruction: 0x4e0ae9dd
    1e48:	smlabteq	r0, sp, r9, lr
    1e4c:	streq	pc, [r1, #-111]!	; 0xffffff91
    1e50:	tstlt	r3, r2, lsl #22
    1e54:			; <UNDEFINED> instruction: 0xf8c39b02
    1e58:	ldmib	sp, {sp, lr, pc}^
    1e5c:	strmi	r1, [fp], -r4, lsl #4
    1e60:	svclt	0x00144313
    1e64:	movwcs	r2, #769	; 0x301
    1e68:	svceq	0x0000f1be
    1e6c:	movwcs	fp, #3848	; 0xf08
    1e70:			; <UNDEFINED> instruction: 0xf0002b00
    1e74:	blls	262148 <strspn@plt+0x26109c>
    1e78:			; <UNDEFINED> instruction: 0xf8cd2001
    1e7c:	tstcs	r0, r4, lsr #32
    1e80:	ldfccp	f7, [pc], #12	; 1e94 <strspn@plt+0xde8>
    1e84:	strtmi	r9, [r8], r6, lsl #22
    1e88:	b	13e6e98 <strspn@plt+0x13e5dec>
    1e8c:	ldrmi	r7, [sl], r3, ror #23
    1e90:	b	1539ea8 <strspn@plt+0x1538dfc>
    1e94:			; <UNDEFINED> instruction: 0xf10c0305
    1e98:			; <UNDEFINED> instruction: 0xd11d3cff
    1e9c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    1ea0:	svccc	0x00fff1bc
    1ea4:	andcs	pc, r1, #10240	; 0x2800
    1ea8:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    1eac:	ldrmi	r4, [r1], -sl, lsl #8
    1eb0:	strcs	sp, [r0], #-18	; 0xffffffee
    1eb4:	bcs	b2bc <strspn@plt+0xa210>
    1eb8:	blx	fe83626e <strspn@plt+0xfe8351c2>
    1ebc:			; <UNDEFINED> instruction: 0xf04f670a
    1ec0:	blx	fea856ca <strspn@plt+0xfea8461e>
    1ec4:	ldrtmi	r2, [lr], -r2, lsl #6
    1ec8:	bl	10c8528 <strspn@plt+0x10c747c>
    1ecc:	blcs	2b0c <strspn@plt+0x1a60>
    1ed0:	strcs	sp, [r1], #-223	; 0xffffff21
    1ed4:	ldrb	r2, [ip, r0, lsl #10]
    1ed8:	smlabteq	r6, sp, r9, lr
    1edc:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    1ee0:			; <UNDEFINED> instruction: 0xf04f0104
    1ee4:			; <UNDEFINED> instruction: 0x9c020a0a
    1ee8:	bleq	3e02c <strspn@plt+0x3cf80>
    1eec:			; <UNDEFINED> instruction: 0xf8dd2900
    1ef0:	svclt	0x00088024
    1ef4:	tstle	r1, #720896	; 0xb0000
    1ef8:	movweq	lr, #43802	; 0xab1a
    1efc:	andeq	lr, fp, #76800	; 0x12c00
    1f00:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1f04:	movweq	lr, #43795	; 0xab13
    1f08:	andeq	lr, fp, #67584	; 0x10800
    1f0c:	beq	fcb60 <strspn@plt+0xfbab4>
    1f10:	bleq	bcc20 <strspn@plt+0xbbb74>
    1f14:	svclt	0x0008458b
    1f18:	mvnle	r4, #545259520	; 0x20800000
    1f1c:	svceq	0x0000f1b8
    1f20:	tstcs	r0, r2, lsl r0
    1f24:	movweq	lr, #43802	; 0xab1a
    1f28:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    1f2c:	andeq	lr, fp, #76800	; 0x12c00
    1f30:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1f34:	movweq	lr, #43795	; 0xab13
    1f38:	andeq	lr, fp, #67584	; 0x10800
    1f3c:	beq	fcb90 <strspn@plt+0xfbae4>
    1f40:	bleq	bcc50 <strspn@plt+0xbbba4>
    1f44:	mvnle	r4, r8, lsl #11
    1f48:	strcs	r2, [r0, -r1, lsl #12]
    1f4c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    1f50:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1f54:	andsls	pc, r0, sp, asr #17
    1f58:	strtmi	r4, [r9], -r0, lsr #12
    1f5c:	movwcs	r2, #522	; 0x20a
    1f60:			; <UNDEFINED> instruction: 0xf9caf001
    1f64:	strtmi	r4, [r9], -r0, lsr #12
    1f68:	strmi	lr, [r2, #-2509]	; 0xfffff633
    1f6c:			; <UNDEFINED> instruction: 0x46994690
    1f70:	movwcs	r2, #522	; 0x20a
    1f74:			; <UNDEFINED> instruction: 0xf9c0f001
    1f78:	bl	11c864c <strspn@plt+0x11c75a0>
    1f7c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    1f80:			; <UNDEFINED> instruction: 0x0c0ceb4c
    1f84:	bl	13085f8 <strspn@plt+0x130754c>
    1f88:	ldrtmi	r0, [r2], -r7, lsl #24
    1f8c:			; <UNDEFINED> instruction: 0x463b18de
    1f90:	streq	lr, [ip, -ip, asr #22]
    1f94:	strmi	r4, [sp], -r4, lsl #12
    1f98:	svceq	0x0000f1b8
    1f9c:			; <UNDEFINED> instruction: 0x4650d014
    1fa0:			; <UNDEFINED> instruction: 0xf0014659
    1fa4:	strbmi	pc, [r2], -r9, lsr #19	; <UNPREDICTABLE>
    1fa8:			; <UNDEFINED> instruction: 0xf001464b
    1fac:	strmi	pc, [fp], -r5, lsr #19
    1fb0:	ldmib	sp, {r1, r9, sl, lr}^
    1fb4:			; <UNDEFINED> instruction: 0xf0010106
    1fb8:	blls	4063c <strspn@plt+0x3f590>
    1fbc:	movwls	r1, #2075	; 0x81b
    1fc0:	bl	1068bcc <strspn@plt+0x1067b20>
    1fc4:	movwls	r0, #4867	; 0x1303
    1fc8:	movwcs	lr, #10717	; 0x29dd
    1fcc:	svclt	0x00082b00
    1fd0:	sbcle	r2, r1, #40960	; 0xa000
    1fd4:	strmi	lr, [r9, #-2525]	; 0xfffff623
    1fd8:			; <UNDEFINED> instruction: 0x9010f8dd
    1fdc:	movwcs	lr, #2525	; 0x9dd
    1fe0:	movwcs	lr, #2505	; 0x9c9
    1fe4:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    1fe8:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    1fec:	smlabteq	r0, sp, r9, lr
    1ff0:	strbmi	lr, [lr], -lr, lsr #14
    1ff4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1ff8:			; <UNDEFINED> instruction: 0x9018f8dd
    1ffc:	blge	13c738 <strspn@plt+0x13b68c>
    2000:	ldrt	r9, [sl], r6, lsl #6
    2004:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2008:			; <UNDEFINED> instruction: 0xf7fe4628
    200c:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2010:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2014:	blls	3b9f8 <strspn@plt+0x3a94c>
    2018:	stcls	7, cr2, [r6, #-0]
    201c:	blx	fe89388e <strspn@plt+0xfe8927e2>
    2020:	ldrmi	r2, [lr], -r5, lsl #6
    2024:	blx	ff8e8c32 <strspn@plt+0xff8e7b86>
    2028:	svccs	0x00006705
    202c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2030:	tstcs	r0, r1
    2034:	blls	bbb38 <strspn@plt+0xbaa8c>
    2038:	blcs	13a14 <strspn@plt+0x12968>
    203c:	svcge	0x000af47f
    2040:	strcc	lr, [r0], #-2525	; 0xfffff623
    2044:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2048:	strbt	r3, [r0], -r0, lsl #8
    204c:	svc	0x001ef7fe
    2050:	andeq	r2, r1, r2, lsr #6
    2054:	andeq	r0, r0, r4, lsr #2
    2058:	andeq	r2, r1, r2, lsr #3
    205c:			; <UNDEFINED> instruction: 0x00001abc
    2060:	andeq	r1, r0, r2, asr #16
    2064:			; <UNDEFINED> instruction: 0xf7ff2200
    2068:	svclt	0x0000bd89
    206c:	mvnsmi	lr, sp, lsr #18
    2070:	strmi	r4, [r7], -r8, lsl #13
    2074:			; <UNDEFINED> instruction: 0x4605b1d8
    2078:			; <UNDEFINED> instruction: 0xf7fee007
    207c:	rsclt	lr, r4, #68, 30	; 0x110
    2080:			; <UNDEFINED> instruction: 0xf8336803
    2084:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2088:	strtmi	sp, [lr], -r4, lsl #10
    208c:	blmi	804e8 <strspn@plt+0x7f43c>
    2090:	mvnsle	r2, r0, lsl #24
    2094:	svceq	0x0000f1b8
    2098:			; <UNDEFINED> instruction: 0xf8c8d001
    209c:	adcsmi	r6, lr, #0
    20a0:			; <UNDEFINED> instruction: 0xf996d908
    20a4:	andcs	r3, r1, r0
    20a8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    20ac:	strdlt	r8, [r9, -r0]
    20b0:	andeq	pc, r0, r8, asr #17
    20b4:	ldmfd	sp!, {sp}
    20b8:	svclt	0x000081f0
    20bc:	mvnsmi	lr, sp, lsr #18
    20c0:	strmi	r4, [r7], -r8, lsl #13
    20c4:			; <UNDEFINED> instruction: 0x4605b1d8
    20c8:			; <UNDEFINED> instruction: 0xf7fee007
    20cc:	rsclt	lr, r4, #28, 30	; 0x70
    20d0:			; <UNDEFINED> instruction: 0xf8336803
    20d4:	ldrbeq	r3, [fp], #20
    20d8:	strtmi	sp, [lr], -r4, lsl #10
    20dc:	blmi	80538 <strspn@plt+0x7f48c>
    20e0:	mvnsle	r2, r0, lsl #24
    20e4:	svceq	0x0000f1b8
    20e8:			; <UNDEFINED> instruction: 0xf8c8d001
    20ec:	adcsmi	r6, lr, #0
    20f0:			; <UNDEFINED> instruction: 0xf996d908
    20f4:	andcs	r3, r1, r0
    20f8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    20fc:	strdlt	r8, [r9, -r0]
    2100:	andeq	pc, r0, r8, asr #17
    2104:	ldmfd	sp!, {sp}
    2108:	svclt	0x000081f0
    210c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2110:	strdlt	fp, [r2], r0
    2114:	bmi	76cd38 <strspn@plt+0x76bc8c>
    2118:	cfstrsge	mvf4, [sl], {121}	; 0x79
    211c:	blvc	140270 <strspn@plt+0x13f1c4>
    2120:	stmpl	sl, {r1, r2, r9, sl, lr}
    2124:	andls	r6, r1, #1179648	; 0x120000
    2128:	andeq	pc, r0, #79	; 0x4f
    212c:	and	r9, r5, r0, lsl #6
    2130:	ldrtmi	r4, [r0], -r9, lsr #12
    2134:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    2138:	cmnlt	r0, r8, lsl #8
    213c:	stcne	8, cr15, [r8], {84}	; 0x54
    2140:			; <UNDEFINED> instruction: 0xf854b1b1
    2144:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2148:			; <UNDEFINED> instruction: 0x4630b195
    214c:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2150:	mvnle	r2, r0, lsl #16
    2154:	bmi	38a160 <strspn@plt+0x3890b4>
    2158:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    215c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2160:	subsmi	r9, sl, r1, lsl #22
    2164:	andlt	sp, r2, sp, lsl #2
    2168:	ldrhtmi	lr, [r0], #141	; 0x8d
    216c:	ldrbmi	fp, [r0, -r3]!
    2170:	ldrtmi	r4, [r3], -r8, lsl #16
    2174:	ldrtmi	r4, [sl], -r8, lsl #18
    2178:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    217c:			; <UNDEFINED> instruction: 0xf7fe6800
    2180:			; <UNDEFINED> instruction: 0xf7feef36
    2184:	svclt	0x0000ee84
    2188:	muleq	r1, ip, sp
    218c:	andeq	r0, r0, r4, lsr #2
    2190:	andeq	r1, r1, sl, asr sp
    2194:	andeq	r1, r1, ip, lsl #29
    2198:			; <UNDEFINED> instruction: 0x000016b6
    219c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    21a0:	subslt	r4, r4, #16777216	; 0x1000000
    21a4:	and	r4, r3, r3, lsl #12
    21a8:	mulle	r8, r4, r2
    21ac:	andle	r4, r5, fp, lsl #5
    21b0:	mulcs	r0, r3, r9
    21b4:	movwcc	r4, #5656	; 0x1618
    21b8:	mvnsle	r2, r0, lsl #20
    21bc:			; <UNDEFINED> instruction: 0xf85d2000
    21c0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    21c4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    21c8:	andcs	fp, sl, #56, 10	; 0xe000000
    21cc:	strmi	r4, [sp], -r4, lsl #12
    21d0:	stc2l	7, cr15, [r0], {255}	; 0xff
    21d4:	svccc	0x0080f5b0
    21d8:	addlt	sp, r0, #268435456	; 0x10000000
    21dc:			; <UNDEFINED> instruction: 0x4629bd38
    21e0:			; <UNDEFINED> instruction: 0xf7ff4620
    21e4:	svclt	0x0000fca1
    21e8:	andscs	fp, r0, #56, 10	; 0xe000000
    21ec:	strmi	r4, [sp], -r4, lsl #12
    21f0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    21f4:	svccc	0x0080f5b0
    21f8:	addlt	sp, r0, #268435456	; 0x10000000
    21fc:			; <UNDEFINED> instruction: 0x4629bd38
    2200:			; <UNDEFINED> instruction: 0xf7ff4620
    2204:	svclt	0x0000fc91
    2208:	strt	r2, [r3], #522	; 0x20a
    220c:	strt	r2, [r1], #528	; 0x210
    2210:	blmi	8d4aa0 <strspn@plt+0x8d39f4>
    2214:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2218:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    221c:	strmi	r2, [r4], -r0, lsl #12
    2220:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2224:			; <UNDEFINED> instruction: 0xf04f9301
    2228:	strls	r0, [r0], -r0, lsl #6
    222c:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    2230:	tstlt	r4, r6
    2234:	mulcc	r0, r4, r9
    2238:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    223c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2240:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2244:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2248:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    224c:	ldrtmi	r4, [r3], -r5, lsl #12
    2250:	strbtmi	r2, [r9], -sl, lsl #4
    2254:			; <UNDEFINED> instruction: 0xf7fe4620
    2258:	stmdavs	fp!, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    225c:	blls	30890 <strspn@plt+0x2f7e4>
    2260:	rscle	r4, sl, r3, lsr #5
    2264:			; <UNDEFINED> instruction: 0xf993b11b
    2268:	blcs	e270 <strspn@plt+0xd1c4>
    226c:	bmi	3f6a08 <strspn@plt+0x3f595c>
    2270:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2278:	subsmi	r9, sl, r1, lsl #22
    227c:	andlt	sp, r3, ip, lsl #2
    2280:	bmi	2f1a48 <strspn@plt+0x2f099c>
    2284:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2288:	bicsle	r6, r6, r0, lsl r8
    228c:	strtmi	r4, [r3], -r9, lsl #18
    2290:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2294:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2298:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    229c:	andeq	r1, r1, r0, lsr #25
    22a0:	andeq	r0, r0, r4, lsr #2
    22a4:	andeq	r1, r1, r2, asr #27
    22a8:	andeq	r1, r0, ip, ror #11
    22ac:	andeq	r1, r1, r2, asr #24
    22b0:	andeq	r1, r1, lr, ror sp
    22b4:	muleq	r0, lr, r5
    22b8:			; <UNDEFINED> instruction: 0x4606b5f8
    22bc:			; <UNDEFINED> instruction: 0xf7ff460f
    22c0:			; <UNDEFINED> instruction: 0xf110ffa7
    22c4:			; <UNDEFINED> instruction: 0xf1414400
    22c8:	cfstr32cs	mvfx0, [r1, #-0]
    22cc:	stccs	15, cr11, [r0], {8}
    22d0:	lfmlt	f5, 3, [r8]
    22d4:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    22d8:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    22dc:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    22e0:	andvs	r4, r4, sl, lsr r6
    22e4:	stmdbmi	r3, {r3, fp, sp, lr}
    22e8:			; <UNDEFINED> instruction: 0xf7fe4479
    22ec:	svclt	0x0000eddc
    22f0:	andeq	r1, r1, r6, lsr #26
    22f4:	andeq	r1, r0, r8, asr #10
    22f8:			; <UNDEFINED> instruction: 0x4605b538
    22fc:			; <UNDEFINED> instruction: 0xf7ff460c
    2300:			; <UNDEFINED> instruction: 0xf500ffdb
    2304:			; <UNDEFINED> instruction: 0xf5b34300
    2308:	andle	r3, r1, #128, 30	; 0x200
    230c:	lfmlt	f3, 1, [r8, #-0]
    2310:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2314:	strtmi	r4, [r2], -r5, lsl #18
    2318:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    231c:	andvs	r4, r4, fp, lsr #12
    2320:	stmdbmi	r3, {r3, fp, sp, lr}
    2324:			; <UNDEFINED> instruction: 0xf7fe4479
    2328:	svclt	0x0000edbe
    232c:	andeq	r1, r1, sl, ror #25
    2330:	andeq	r1, r0, ip, lsl #10
    2334:			; <UNDEFINED> instruction: 0xf7ff220a
    2338:	svclt	0x0000bb9f
    233c:			; <UNDEFINED> instruction: 0xf7ff2210
    2340:	svclt	0x0000bb9b
    2344:	blmi	894bd0 <strspn@plt+0x893b24>
    2348:	ldrblt	r4, [r0, #1146]!	; 0x47a
    234c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2350:	strmi	r2, [r4], -r0, lsl #12
    2354:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2358:			; <UNDEFINED> instruction: 0xf04f9301
    235c:	strls	r0, [r0], -r0, lsl #6
    2360:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2364:	tstlt	r4, r6
    2368:	mulcc	r0, r4, r9
    236c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2370:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2374:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2378:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    237c:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    2380:	strbtmi	r4, [r9], -r5, lsl #12
    2384:			; <UNDEFINED> instruction: 0xf7fe4620
    2388:	stmdavs	fp!, {r2, r4, r9, sl, fp, sp, lr, pc}
    238c:	blls	309c0 <strspn@plt+0x2f914>
    2390:	rscle	r4, ip, r3, lsr #5
    2394:			; <UNDEFINED> instruction: 0xf993b11b
    2398:	blcs	e3a0 <strspn@plt+0xd2f4>
    239c:	bmi	3f6b40 <strspn@plt+0x3f5a94>
    23a0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    23a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23a8:	subsmi	r9, sl, r1, lsl #22
    23ac:	andlt	sp, r3, ip, lsl #2
    23b0:	bmi	2f1b78 <strspn@plt+0x2f0acc>
    23b4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    23b8:	bicsle	r6, r8, r0, lsl r8
    23bc:	strtmi	r4, [r3], -r9, lsl #18
    23c0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    23c4:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    23c8:	stcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    23cc:	andeq	r1, r1, ip, ror #22
    23d0:	andeq	r0, r0, r4, lsr #2
    23d4:	andeq	r1, r1, lr, lsl #25
    23d8:			; <UNDEFINED> instruction: 0x000014b8
    23dc:	andeq	r1, r1, r2, lsl fp
    23e0:	andeq	r1, r1, lr, asr #24
    23e4:	andeq	r1, r0, lr, ror #8
    23e8:	blmi	8d4c78 <strspn@plt+0x8d3bcc>
    23ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    23f0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    23f4:	strmi	r2, [r4], -r0, lsl #12
    23f8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    23fc:			; <UNDEFINED> instruction: 0xf04f9301
    2400:	strls	r0, [r0], -r0, lsl #6
    2404:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    2408:	tstlt	r4, r6
    240c:	mulcc	r0, r4, r9
    2410:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2414:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2418:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    241c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2420:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    2424:	andcs	r4, sl, #5242880	; 0x500000
    2428:	strtmi	r4, [r0], -r9, ror #12
    242c:	stcl	7, cr15, [r8], {254}	; 0xfe
    2430:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2434:	adcmi	r9, r3, #0, 22
    2438:	tstlt	fp, fp, ror #1
    243c:	mulcc	r0, r3, r9
    2440:	mvnle	r2, r0, lsl #22
    2444:	blmi	314c88 <strspn@plt+0x313bdc>
    2448:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    244c:	blls	5c4bc <strspn@plt+0x5b410>
    2450:	qaddle	r4, sl, ip
    2454:	ldcllt	0, cr11, [r0, #12]!
    2458:	blcs	894c8c <strspn@plt+0x893be0>
    245c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2460:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2464:	ldrtmi	r4, [sl], -r3, lsr #12
    2468:			; <UNDEFINED> instruction: 0xf7fe4479
    246c:			; <UNDEFINED> instruction: 0xf7feed1c
    2470:	svclt	0x0000ed0e
    2474:	andeq	r1, r1, r8, asr #21
    2478:	andeq	r0, r0, r4, lsr #2
    247c:	andeq	r1, r1, sl, ror #23
    2480:	andeq	r1, r0, r4, lsl r4
    2484:	andeq	r1, r1, ip, ror #20
    2488:	andeq	r1, r1, r8, lsr #23
    248c:	andeq	r1, r0, r8, asr #7
    2490:	blmi	8d4d20 <strspn@plt+0x8d3c74>
    2494:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2498:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    249c:	strmi	r2, [r4], -r0, lsl #12
    24a0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    24a4:			; <UNDEFINED> instruction: 0xf04f9301
    24a8:	strls	r0, [r0], -r0, lsl #6
    24ac:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    24b0:	tstlt	r4, r6
    24b4:	mulcc	r0, r4, r9
    24b8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    24bc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    24c0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    24c4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    24c8:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    24cc:	andcs	r4, sl, #5242880	; 0x500000
    24d0:	strtmi	r4, [r0], -r9, ror #12
    24d4:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    24d8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    24dc:	adcmi	r9, r3, #0, 22
    24e0:	tstlt	fp, fp, ror #1
    24e4:	mulcc	r0, r3, r9
    24e8:	mvnle	r2, r0, lsl #22
    24ec:	blmi	314d30 <strspn@plt+0x313c84>
    24f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24f4:	blls	5c564 <strspn@plt+0x5b4b8>
    24f8:	qaddle	r4, sl, ip
    24fc:	ldcllt	0, cr11, [r0, #12]!
    2500:	blcs	894d34 <strspn@plt+0x893c88>
    2504:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2508:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    250c:	ldrtmi	r4, [sl], -r3, lsr #12
    2510:			; <UNDEFINED> instruction: 0xf7fe4479
    2514:			; <UNDEFINED> instruction: 0xf7feecc8
    2518:	svclt	0x0000ecba
    251c:	andeq	r1, r1, r0, lsr #20
    2520:	andeq	r0, r0, r4, lsr #2
    2524:	andeq	r1, r1, r2, asr #22
    2528:	andeq	r1, r0, ip, ror #6
    252c:	andeq	r1, r1, r4, asr #19
    2530:	andeq	r1, r1, r0, lsl #22
    2534:	andeq	r1, r0, r0, lsr #6
    2538:	blmi	654da0 <strspn@plt+0x653cf4>
    253c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2540:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2544:	strbtmi	r4, [r9], -ip, lsl #12
    2548:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    254c:			; <UNDEFINED> instruction: 0xf04f9303
    2550:			; <UNDEFINED> instruction: 0xf7ff0300
    2554:	orrslt	pc, r0, r7, lsl #27
    2558:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    255c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2560:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2564:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2568:	strtmi	r4, [r2], -fp, lsr #12
    256c:			; <UNDEFINED> instruction: 0xf7fe4479
    2570:	stmdbmi	lr, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    2574:	strtmi	r4, [r2], -fp, lsr #12
    2578:			; <UNDEFINED> instruction: 0xf7fe4479
    257c:	bmi	33da64 <strspn@plt+0x33c9b8>
    2580:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2584:	ldrdeq	lr, [r0, -sp]
    2588:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    258c:	subsmi	r9, sl, r3, lsl #22
    2590:	andlt	sp, r5, r1, lsl #2
    2594:			; <UNDEFINED> instruction: 0xf7febd30
    2598:	svclt	0x0000ec7a
    259c:	andeq	r1, r1, r8, ror r9
    25a0:	andeq	r0, r0, r4, lsr #2
    25a4:	andeq	r1, r1, r6, lsr #21
    25a8:	andeq	r1, r0, r4, asr #5
    25ac:			; <UNDEFINED> instruction: 0x000012b8
    25b0:	andeq	r1, r1, r2, lsr r9
    25b4:			; <UNDEFINED> instruction: 0x460cb510
    25b8:			; <UNDEFINED> instruction: 0xf7ff4611
    25bc:	ldc	14, cr15, [pc, #780]	; 28d0 <strspn@plt+0x1824>
    25c0:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    25c4:	vcvt.f64.s32	d7, s0
    25c8:	vstr	d21, [r4, #924]	; 0x39c
    25cc:	vadd.f32	s14, s0, s0
    25d0:	vnmul.f64	d0, d0, d5
    25d4:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    25d8:	vstr	d0, [r4, #768]	; 0x300
    25dc:	vldrlt	s0, [r0, #-4]
    25e0:	andeq	r0, r0, r0
    25e4:	smlawbmi	lr, r0, r4, r8
    25e8:	rsbsmi	pc, r0, #0, 8
    25ec:			; <UNDEFINED> instruction: 0xf5b24603
    25f0:			; <UNDEFINED> instruction: 0xf1014f80
    25f4:	push	{r2, sl, fp}
    25f8:	svclt	0x00044ff0
    25fc:			; <UNDEFINED> instruction: 0xf04f460a
    2600:			; <UNDEFINED> instruction: 0xf1010a64
    2604:			; <UNDEFINED> instruction: 0xf1010901
    2608:			; <UNDEFINED> instruction: 0xf1010802
    260c:			; <UNDEFINED> instruction: 0xf1010e03
    2610:			; <UNDEFINED> instruction: 0xf1010705
    2614:			; <UNDEFINED> instruction: 0xf1010606
    2618:			; <UNDEFINED> instruction: 0xf1010507
    261c:			; <UNDEFINED> instruction: 0xf1010408
    2620:	svclt	0x00080009
    2624:	blge	2c0634 <strspn@plt+0x2bf588>
    2628:			; <UNDEFINED> instruction: 0xf5b2d03f
    262c:	svclt	0x00024f20
    2630:			; <UNDEFINED> instruction: 0xf04f460a
    2634:			; <UNDEFINED> instruction: 0xf8020a6c
    2638:	eorsle	sl, r6, sl, lsl #22
    263c:	svcpl	0x0000f5b2
    2640:	strmi	fp, [sl], -r2, lsl #30
    2644:	beq	18fe788 <strspn@plt+0x18fd6dc>
    2648:	blge	2c0658 <strspn@plt+0x2bf5ac>
    264c:			; <UNDEFINED> instruction: 0xf5b2d02d
    2650:	svclt	0x00024fc0
    2654:			; <UNDEFINED> instruction: 0xf04f460a
    2658:			; <UNDEFINED> instruction: 0xf8020a62
    265c:	eorle	sl, r4, sl, lsl #22
    2660:	svcmi	0x0040f5b2
    2664:	strmi	fp, [sl], -r2, lsl #30
    2668:	beq	1cfe7ac <strspn@plt+0x1cfd700>
    266c:	blge	2c067c <strspn@plt+0x2bf5d0>
    2670:			; <UNDEFINED> instruction: 0xf5b2d01b
    2674:	svclt	0x00025f80
    2678:			; <UNDEFINED> instruction: 0xf04f460a
    267c:			; <UNDEFINED> instruction: 0xf8020a70
    2680:	andsle	sl, r2, sl, lsl #22
    2684:	svcmi	0x0000f5b2
    2688:	strmi	fp, [sl], -r2, lsl #30
    268c:	beq	b7e7d0 <strspn@plt+0xb7d724>
    2690:	blge	2c06a0 <strspn@plt+0x2bf5f4>
    2694:	strmi	sp, [r2], -r9
    2698:	strtmi	r4, [ip], -r0, lsr #12
    269c:			; <UNDEFINED> instruction: 0x463e4635
    26a0:	ldrbtmi	r4, [r4], r7, ror #12
    26a4:	strbmi	r4, [r8], r6, asr #13
    26a8:			; <UNDEFINED> instruction: 0xf4134689
    26ac:			; <UNDEFINED> instruction: 0xf0037f80
    26b0:	svclt	0x00140a40
    26b4:	bleq	1cbe7f8 <strspn@plt+0x1cbd74c>
    26b8:	bleq	b7e7fc <strspn@plt+0xb7d750>
    26bc:	svceq	0x0080f013
    26c0:	andlt	pc, r0, r9, lsl #17
    26c4:			; <UNDEFINED> instruction: 0xf04fbf14
    26c8:			; <UNDEFINED> instruction: 0xf04f0977
    26cc:			; <UNDEFINED> instruction: 0xf413092d
    26d0:			; <UNDEFINED> instruction: 0xf8886f00
    26d4:	eorsle	r9, pc, r0
    26d8:	svceq	0x0000f1ba
    26dc:			; <UNDEFINED> instruction: 0xf04fbf14
    26e0:			; <UNDEFINED> instruction: 0xf04f0873
    26e4:			; <UNDEFINED> instruction: 0xf0130853
    26e8:			; <UNDEFINED> instruction: 0xf88e0f20
    26ec:	svclt	0x00148000
    26f0:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    26f4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    26f8:	svceq	0x0010f013
    26fc:	and	pc, r0, ip, lsl #17
    2700:	stceq	0, cr15, [r8], {3}
    2704:			; <UNDEFINED> instruction: 0xf04fbf14
    2708:			; <UNDEFINED> instruction: 0xf04f0e77
    270c:			; <UNDEFINED> instruction: 0xf4130e2d
    2710:			; <UNDEFINED> instruction: 0xf8876f80
    2714:	eorsle	lr, r1, r0
    2718:	svceq	0x0000f1bc
    271c:			; <UNDEFINED> instruction: 0x2773bf14
    2720:			; <UNDEFINED> instruction: 0xf0132753
    2724:	eorsvc	r0, r7, r4, lsl #30
    2728:	uhadd16cs	fp, r2, r4
    272c:			; <UNDEFINED> instruction: 0xf013262d
    2730:	eorvc	r0, lr, r2, lsl #30
    2734:	streq	pc, [r1, #-3]
    2738:	uhadd16cs	fp, r7, r4
    273c:	eorvc	r2, r6, sp, lsr #12
    2740:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2744:	svclt	0x00142d00
    2748:	cmpcs	r4, #116, 6	; 0xd0000001
    274c:	movwcs	r7, #3
    2750:	andsvc	r4, r3, r8, lsl #12
    2754:	svchi	0x00f0e8bd
    2758:	svceq	0x0000f1ba
    275c:			; <UNDEFINED> instruction: 0xf04fbf14
    2760:			; <UNDEFINED> instruction: 0xf04f0878
    2764:	ldr	r0, [lr, sp, lsr #16]!
    2768:	svclt	0x00142d00
    276c:			; <UNDEFINED> instruction: 0x232d2378
    2770:	movwcs	r7, #3
    2774:	andsvc	r4, r3, r8, lsl #12
    2778:	svchi	0x00f0e8bd
    277c:	svceq	0x0000f1bc
    2780:			; <UNDEFINED> instruction: 0x2778bf14
    2784:	strb	r2, [ip, sp, lsr #14]
    2788:	svcmi	0x00f0e92d
    278c:			; <UNDEFINED> instruction: 0xf04fb097
    2790:	stmib	sp, {r0, sl, fp}^
    2794:	bmi	1f8b3bc <strspn@plt+0x1f8a310>
    2798:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    279c:			; <UNDEFINED> instruction: 0x078258d3
    27a0:			; <UNDEFINED> instruction: 0xf10dbf54
    27a4:			; <UNDEFINED> instruction: 0xf10d082c
    27a8:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    27ac:			; <UNDEFINED> instruction: 0xf04f9315
    27b0:	svclt	0x00450300
    27b4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    27b8:	strbmi	r2, [r6], r0, lsr #6
    27bc:	eorcc	pc, ip, sp, lsl #17
    27c0:			; <UNDEFINED> instruction: 0xf1a3230a
    27c4:			; <UNDEFINED> instruction: 0xf1c30120
    27c8:	blx	b03050 <strspn@plt+0xb01fa4>
    27cc:	blx	33efdc <strspn@plt+0x33df30>
    27d0:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    27d4:	andne	lr, r8, #3620864	; 0x374000
    27d8:	vst1.8	{d15-d16}, [r3], ip
    27dc:	svclt	0x000842aa
    27e0:			; <UNDEFINED> instruction: 0xf0c042a1
    27e4:	movwcc	r8, #41099	; 0xa08b
    27e8:	mvnle	r2, r6, asr #22
    27ec:			; <UNDEFINED> instruction: 0xf64c223c
    27f0:			; <UNDEFINED> instruction: 0xf6cc45cd
    27f4:			; <UNDEFINED> instruction: 0xf04f45cc
    27f8:			; <UNDEFINED> instruction: 0xf1a231ff
    27fc:	blx	fe944c86 <strspn@plt+0xfe943bda>
    2800:	blx	5bc10 <strspn@plt+0x5ab64>
    2804:	blx	81814 <strspn@plt+0x80768>
    2808:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    280c:			; <UNDEFINED> instruction: 0x0c09ea4c
    2810:			; <UNDEFINED> instruction: 0xf1c24c61
    2814:	svcls	0x00090920
    2818:			; <UNDEFINED> instruction: 0xf909fa21
    281c:	b	1313a14 <strspn@plt+0x1312968>
    2820:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2824:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2828:	blx	192a74 <strspn@plt+0x1919c8>
    282c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2830:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2834:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2838:	streq	lr, [r1], #-2598	; 0xfffff5da
    283c:			; <UNDEFINED> instruction: 0xf1ba40d6
    2840:	svclt	0x000c0f42
    2844:			; <UNDEFINED> instruction: 0xf0002100
    2848:	bcc	802c54 <strspn@plt+0x801ba8>
    284c:	streq	lr, [r9], -r6, asr #20
    2850:	vpmax.s8	d15, d2, d23
    2854:	andge	pc, r0, lr, lsl #17
    2858:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    285c:	addhi	pc, r4, r0
    2860:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2864:			; <UNDEFINED> instruction: 0xf88e2269
    2868:	subcs	r2, r2, #1
    286c:	andcs	pc, r2, lr, lsl #17
    2870:	andvc	r2, sl, r0, lsl #4
    2874:	andeq	lr, r5, #84, 20	; 0x54000
    2878:			; <UNDEFINED> instruction: 0xf1a3d04a
    287c:			; <UNDEFINED> instruction: 0xf1c30114
    2880:	blx	904558 <strspn@plt+0x9034ac>
    2884:	blx	17f090 <strspn@plt+0x17dfe4>
    2888:	blcc	d404ac <strspn@plt+0xd3f400>
    288c:	blx	95357c <strspn@plt+0x9524d0>
    2890:	blx	97f4a4 <strspn@plt+0x97e3f8>
    2894:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2898:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    289c:			; <UNDEFINED> instruction: 0xf04f1d50
    28a0:			; <UNDEFINED> instruction: 0xf1410300
    28a4:	andcs	r0, sl, #0, 2
    28a8:	stc2	0, cr15, [r6, #-0]
    28ac:	movwcs	r2, #522	; 0x20a
    28b0:	strmi	r4, [fp], r2, lsl #13
    28b4:	stc2	0, cr15, [r0, #-0]
    28b8:	subsle	r4, r8, r3, lsl r3
    28bc:	movweq	lr, #47706	; 0xba5a
    28c0:			; <UNDEFINED> instruction: 0xf7fed026
    28c4:	stmdacs	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    28c8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    28cc:	subsle	r2, r7, r0, lsl #20
    28d0:	mulcc	r0, r2, r9
    28d4:	bmi	c70d08 <strspn@plt+0xc6fc5c>
    28d8:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    28dc:			; <UNDEFINED> instruction: 0x23204d30
    28e0:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    28e4:	ldrmi	r4, [r9], -r0, lsr #12
    28e8:			; <UNDEFINED> instruction: 0xf8cd2201
    28ec:	stmib	sp, {r3, r4, pc}^
    28f0:	strls	sl, [r1], -r4, lsl #22
    28f4:			; <UNDEFINED> instruction: 0xf7fe9500
    28f8:			; <UNDEFINED> instruction: 0xe015ebd4
    28fc:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2900:	svcge	0x0075f47f
    2904:	movtcs	r9, #11784	; 0x2e08
    2908:	andcs	pc, r1, lr, lsl #17
    290c:	andcc	pc, r0, lr, lsl #17
    2910:			; <UNDEFINED> instruction: 0xac0d4a24
    2914:	stmib	sp, {r5, r8, r9, sp}^
    2918:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    291c:	andls	r4, r0, #32, 12	; 0x2000000
    2920:	andcs	r4, r1, #26214400	; 0x1900000
    2924:	bl	fef40924 <strspn@plt+0xfef3f878>
    2928:			; <UNDEFINED> instruction: 0xf7fe4620
    292c:	bmi	7bd3dc <strspn@plt+0x7bc330>
    2930:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2934:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2938:	subsmi	r9, sl, r5, lsl fp
    293c:	andslt	sp, r7, r6, lsr #2
    2940:	svchi	0x00f0e8bd
    2944:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2948:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    294c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2950:			; <UNDEFINED> instruction: 0xf0002264
    2954:	stmdbcs	r0, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    2958:	svclt	0x00084682
    295c:	strmi	r2, [fp], sl, lsl #16
    2960:	strcc	fp, [r1], -r8, lsl #30
    2964:	ldrb	sp, [r3, sl, lsr #3]
    2968:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    296c:	ldrbmi	lr, [r0], -r0, lsl #15
    2970:	andcs	r4, sl, #93323264	; 0x5900000
    2974:			; <UNDEFINED> instruction: 0xf0002300
    2978:			; <UNDEFINED> instruction: 0x4682fcbf
    297c:	ldr	r4, [sp, fp, lsl #13]
    2980:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2984:	bmi	2bc830 <strspn@plt+0x2bb784>
    2988:			; <UNDEFINED> instruction: 0xe7a6447a
    298c:	b	1fc098c <strspn@plt+0x1fbf8e0>
    2990:	andeq	r1, r1, sl, lsl r7
    2994:	andeq	r0, r0, r4, lsr #2
    2998:	andeq	r1, r0, ip, lsr r0
    299c:	andeq	r0, r0, ip, ror pc
    29a0:	andeq	r0, r0, lr, ror pc
    29a4:	andeq	r0, r0, r2, asr pc
    29a8:	andeq	r1, r1, r2, lsl #11
    29ac:	ldrdeq	r0, [r0], -r2
    29b0:	andeq	r0, r0, ip, asr #29
    29b4:	suble	r2, r5, r0, lsl #16
    29b8:	mvnsmi	lr, #737280	; 0xb4000
    29bc:			; <UNDEFINED> instruction: 0xf9904698
    29c0:	orrlt	r3, r3, #0
    29c4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    29c8:	ldrmi	r4, [r7], -r9, lsl #13
    29cc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    29d0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    29d4:	svceq	0x0000f1b8
    29d8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    29dc:			; <UNDEFINED> instruction: 0x4605bb1c
    29e0:	strtmi	r2, [lr], -ip, lsr #22
    29e4:	svccs	0x0001f915
    29e8:	bllt	b6a50 <strspn@plt+0xb59a4>
    29ec:	adcsmi	r4, r0, #48234496	; 0x2e00000
    29f0:	bne	c7725c <strspn@plt+0xc761b0>
    29f4:	mcrrne	7, 12, r4, r3, cr0
    29f8:			; <UNDEFINED> instruction: 0xf849d015
    29fc:	strcc	r0, [r1], #-36	; 0xffffffdc
    2a00:	mulcc	r0, r6, r9
    2a04:			; <UNDEFINED> instruction: 0xf995b1bb
    2a08:			; <UNDEFINED> instruction: 0xb1a33000
    2a0c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2a10:	strtmi	r2, [r8], -ip, lsr #22
    2a14:			; <UNDEFINED> instruction: 0xf915462e
    2a18:	mvnle	r2, r1, lsl #30
    2a1c:	svclt	0x00082a00
    2a20:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2a24:			; <UNDEFINED> instruction: 0xf04fd3e5
    2a28:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2a2c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2a30:	ldrmi	sp, [r3], -r4, lsl #18
    2a34:			; <UNDEFINED> instruction: 0x4620e7d4
    2a38:	mvnshi	lr, #12386304	; 0xbd0000
    2a3c:	andeq	pc, r1, pc, rrx
    2a40:	mvnshi	lr, #12386304	; 0xbd0000
    2a44:	rscscc	pc, pc, pc, asr #32
    2a48:	svclt	0x00004770
    2a4c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2a50:			; <UNDEFINED> instruction: 0xf990461c
    2a54:	blx	fed56a5c <strspn@plt+0xfed559b0>
    2a58:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2a5c:	svclt	0x00082c00
    2a60:	ldmiblt	r3, {r0, r8, r9, sp}
    2a64:	addsmi	r6, r6, #2490368	; 0x260000
    2a68:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2a6c:	eorvs	fp, r3, r1, lsl pc
    2a70:	bl	4ea7c <strspn@plt+0x4d9d0>
    2a74:	blne	fe483094 <strspn@plt+0xfe481fe8>
    2a78:			; <UNDEFINED> instruction: 0xf7ff9b04
    2a7c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2a80:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2a84:	eorvs	r4, r3, r3, lsl #8
    2a88:			; <UNDEFINED> instruction: 0xf04fbd70
    2a8c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2a90:	rscscc	pc, pc, pc, asr #32
    2a94:	svclt	0x00004770
    2a98:	mvnsmi	lr, #737280	; 0xb4000
    2a9c:			; <UNDEFINED> instruction: 0xf381fab1
    2aa0:	bcs	5014 <strspn@plt+0x3f68>
    2aa4:	movwcs	fp, #7944	; 0x1f08
    2aa8:	svclt	0x00082800
    2aac:	blcs	b6b8 <strspn@plt+0xa60c>
    2ab0:			; <UNDEFINED> instruction: 0xf990d13d
    2ab4:	strmi	r3, [r0], r0
    2ab8:	pkhbtmi	r4, r9, r6, lsl #12
    2abc:	strcs	r4, [r1, -r4, lsl #12]
    2ac0:			; <UNDEFINED> instruction: 0x4625b31b
    2ac4:			; <UNDEFINED> instruction: 0xf1042b2c
    2ac8:	strbmi	r0, [r0], -r1, lsl #8
    2acc:	mulcs	r0, r4, r9
    2ad0:	eorle	r4, r1, r0, lsr #13
    2ad4:	strtmi	fp, [r5], -r2, ror #19
    2ad8:	bl	fe953580 <strspn@plt+0xfe9524d4>
    2adc:	eorle	r0, r2, #0, 2
    2ae0:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2ae4:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2ae8:	rsceq	lr, r0, #323584	; 0x4f000
    2aec:	vpmax.u8	d15, d3, d7
    2af0:			; <UNDEFINED> instruction: 0xf819db0c
    2af4:	movwmi	r1, #45058	; 0xb002
    2af8:	andcc	pc, r2, r9, lsl #16
    2afc:	mulcc	r0, r5, r9
    2b00:			; <UNDEFINED> instruction: 0xf994b11b
    2b04:	blcs	eb0c <strspn@plt+0xda60>
    2b08:	ldrdcs	sp, [r0], -fp
    2b0c:	mvnshi	lr, #12386304	; 0xbd0000
    2b10:	ldrmi	r1, [r3], -ip, ror #24
    2b14:	ldrb	r4, [r4, r0, lsl #13]
    2b18:	svclt	0x00082a00
    2b1c:	adcmi	r4, r8, #38797312	; 0x2500000
    2b20:	smlatbeq	r0, r5, fp, lr
    2b24:			; <UNDEFINED> instruction: 0xf04fd3dc
    2b28:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2b2c:			; <UNDEFINED> instruction: 0xf06f83f8
    2b30:			; <UNDEFINED> instruction: 0xe7eb0015
    2b34:			; <UNDEFINED> instruction: 0xf381fab1
    2b38:	bcs	50ac <strspn@plt+0x4000>
    2b3c:	movwcs	fp, #7944	; 0x1f08
    2b40:	svclt	0x00082800
    2b44:	bllt	ff0cb750 <strspn@plt+0xff0ca6a4>
    2b48:	mvnsmi	lr, sp, lsr #18
    2b4c:			; <UNDEFINED> instruction: 0xf9904606
    2b50:	ldrmi	r3, [r7], -r0
    2b54:	strmi	r4, [r4], -r8, lsl #13
    2b58:	strtmi	fp, [r5], -fp, ror #3
    2b5c:			; <UNDEFINED> instruction: 0xf1042b2c
    2b60:	ldrtmi	r0, [r0], -r1, lsl #8
    2b64:	mulcs	r0, r4, r9
    2b68:	andsle	r4, fp, r6, lsr #12
    2b6c:			; <UNDEFINED> instruction: 0x4625b9b2
    2b70:	bl	fe953618 <strspn@plt+0xfe95256c>
    2b74:	andsle	r0, ip, #0, 2
    2b78:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2b7c:			; <UNDEFINED> instruction: 0xf8d8db0c
    2b80:	tstmi	r8, #0
    2b84:	andeq	pc, r0, r8, asr #17
    2b88:	mulcc	r0, r5, r9
    2b8c:			; <UNDEFINED> instruction: 0xf994b11b
    2b90:	blcs	eb98 <strspn@plt+0xdaec>
    2b94:	andcs	sp, r0, r1, ror #3
    2b98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2b9c:	ldrmi	r1, [r3], -ip, ror #24
    2ba0:	ldrb	r4, [sl, r6, lsl #12]
    2ba4:	svclt	0x00082a00
    2ba8:	adcmi	r4, r8, #38797312	; 0x2500000
    2bac:	smlatbeq	r0, r5, fp, lr
    2bb0:			; <UNDEFINED> instruction: 0xf04fd3e2
    2bb4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2bb8:			; <UNDEFINED> instruction: 0xf06f81f0
    2bbc:			; <UNDEFINED> instruction: 0x47700015
    2bc0:	mvnsmi	lr, #737280	; 0xb4000
    2bc4:	bmi	f54420 <strspn@plt+0xf53374>
    2bc8:	blmi	f54448 <strspn@plt+0xf5339c>
    2bcc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2bd0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2bd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bd8:			; <UNDEFINED> instruction: 0xf04f9303
    2bdc:			; <UNDEFINED> instruction: 0xf8cd0300
    2be0:	tstlt	r8, #8
    2be4:	strmi	r6, [r4], -lr
    2be8:	strmi	r6, [r8], lr, lsr #32
    2bec:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bf0:	andls	pc, r0, r0, asr #17
    2bf4:			; <UNDEFINED> instruction: 0xf9944607
    2bf8:	blcs	e8ec00 <strspn@plt+0xe8db54>
    2bfc:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2c00:	strtmi	r2, [r0], -sl, lsl #4
    2c04:			; <UNDEFINED> instruction: 0xf7fe9101
    2c08:			; <UNDEFINED> instruction: 0xf8c8e8dc
    2c0c:	eorvs	r0, r8, r0
    2c10:	bllt	1a1ccf8 <strspn@plt+0x1a1bc4c>
    2c14:	blcs	29824 <strspn@plt+0x28778>
    2c18:	adcmi	fp, r3, #24, 30	; 0x60
    2c1c:			; <UNDEFINED> instruction: 0xf993d028
    2c20:	stmdbls	r1, {sp}
    2c24:	eorle	r2, r6, sl, lsr sl
    2c28:	eorle	r2, r9, sp, lsr #20
    2c2c:	bmi	94ac34 <strspn@plt+0x949b88>
    2c30:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2c34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c38:	subsmi	r9, sl, r3, lsl #22
    2c3c:	andlt	sp, r5, fp, lsr r1
    2c40:	mvnshi	lr, #12386304	; 0xbd0000
    2c44:	stmdbge	r2, {r0, sl, ip, sp}
    2c48:	strtmi	r2, [r0], -sl, lsl #4
    2c4c:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c50:	ldmdavs	fp!, {r3, r5, sp, lr}
    2c54:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2c58:			; <UNDEFINED> instruction: 0xf990b150
    2c5c:	blne	ec64 <strspn@plt+0xdbb8>
    2c60:			; <UNDEFINED> instruction: 0xf080fab0
    2c64:	blcs	516c <strspn@plt+0x40c0>
    2c68:	andcs	fp, r1, r8, lsl pc
    2c6c:	sbcsle	r2, sp, r0, lsl #16
    2c70:	rscscc	pc, pc, pc, asr #32
    2c74:			; <UNDEFINED> instruction: 0xf993e7db
    2c78:	stmdblt	sl, {r0, sp}
    2c7c:	ldrb	r6, [r6, lr, lsr #32]
    2c80:	andcs	r1, sl, #92, 24	; 0x5c00
    2c84:	eorsvs	r2, fp, r0, lsl #6
    2c88:	movwls	r4, #9760	; 0x2620
    2c8c:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c90:	ldmdavs	fp!, {r3, r5, sp, lr}
    2c94:	mvnle	r2, r0, lsl #22
    2c98:	blcs	298a8 <strspn@plt+0x287fc>
    2c9c:			; <UNDEFINED> instruction: 0xf993d0e8
    2ca0:	blne	6caca8 <strspn@plt+0x6c9bfc>
    2ca4:			; <UNDEFINED> instruction: 0xf383fab3
    2ca8:	bcs	521c <strspn@plt+0x4170>
    2cac:	movwcs	fp, #7960	; 0x1f18
    2cb0:	adcsle	r2, fp, r0, lsl #22
    2cb4:			; <UNDEFINED> instruction: 0xf7fee7dc
    2cb8:	svclt	0x0000e8ea
    2cbc:	andeq	r1, r1, r6, ror #5
    2cc0:	andeq	r0, r0, r4, lsr #2
    2cc4:	andeq	r1, r1, r2, lsl #5
    2cc8:	mvnsmi	lr, #737280	; 0xb4000
    2ccc:	stcmi	14, cr1, [sl], #-12
    2cd0:	bmi	aaeeec <strspn@plt+0xaade40>
    2cd4:	movwcs	fp, #7960	; 0x1f18
    2cd8:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2cdc:	movwcs	fp, #3848	; 0xf08
    2ce0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2ce4:			; <UNDEFINED> instruction: 0xf04f9203
    2ce8:	blcs	34f0 <strspn@plt+0x2444>
    2cec:	svcge	0x0001d03f
    2cf0:	strmi	sl, [sp], -r2, lsl #28
    2cf4:	blx	fed7ad48 <strspn@plt+0xfed79c9c>
    2cf8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2cfc:	svclt	0x00082c00
    2d00:	strbmi	r2, [r1, #769]	; 0x301
    2d04:			; <UNDEFINED> instruction: 0xf043bf18
    2d08:	bllt	8c3914 <strspn@plt+0x8c2868>
    2d0c:	strtmi	r4, [r9], -sl, asr #12
    2d10:			; <UNDEFINED> instruction: 0xf7fe4620
    2d14:	ldmiblt	r0!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    2d18:	andeq	lr, r9, r4, lsl #22
    2d1c:	ldrtmi	r4, [r9], -r5, asr #8
    2d20:	mrc2	7, 2, pc, cr14, cr14, {7}
    2d24:			; <UNDEFINED> instruction: 0x46044631
    2d28:			; <UNDEFINED> instruction: 0xf7fe4628
    2d2c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2d30:	bl	668d3c <strspn@plt+0x667c90>
    2d34:	strmi	r0, [r5], -r8, lsl #6
    2d38:	blcs	76d6c <strspn@plt+0x75cc0>
    2d3c:			; <UNDEFINED> instruction: 0xb11cd1db
    2d40:	mulcc	r0, r4, r9
    2d44:	andle	r2, r4, pc, lsr #22
    2d48:			; <UNDEFINED> instruction: 0xf995b12d
    2d4c:	blcs	bced54 <strspn@plt+0xbcdca8>
    2d50:	ldrdcs	sp, [r1], -r1
    2d54:	andcs	lr, r0, r0
    2d58:	blmi	215584 <strspn@plt+0x2144d8>
    2d5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d60:	blls	dcdd0 <strspn@plt+0xdbd24>
    2d64:	qaddle	r4, sl, r4
    2d68:	pop	{r0, r2, ip, sp, pc}
    2d6c:			; <UNDEFINED> instruction: 0x461883f0
    2d70:			; <UNDEFINED> instruction: 0xf7fee7f2
    2d74:	svclt	0x0000e88c
    2d78:	ldrdeq	r1, [r1], -ip
    2d7c:	andeq	r0, r0, r4, lsr #2
    2d80:	andeq	r1, r1, r8, asr r1
    2d84:	mvnsmi	lr, #737280	; 0xb4000
    2d88:	movweq	lr, #6736	; 0x1a50
    2d8c:	strmi	sp, [ip], -r5, lsr #32
    2d90:			; <UNDEFINED> instruction: 0x46054616
    2d94:	cmnlt	r1, #56, 6	; 0xe0000000
    2d98:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d9c:	addsmi	r4, lr, #201326595	; 0xc000003
    2da0:	svclt	0x00884607
    2da4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2da8:	bl	1b8e00 <strspn@plt+0x1b7d54>
    2dac:			; <UNDEFINED> instruction: 0xf1090900
    2db0:			; <UNDEFINED> instruction: 0xf7fe0001
    2db4:	pkhbtmi	lr, r0, r0, lsl #17
    2db8:	strtmi	fp, [r9], -r0, ror #2
    2dbc:			; <UNDEFINED> instruction: 0xf7fe463a
    2dc0:	bl	23cec0 <strspn@plt+0x23be14>
    2dc4:	ldrtmi	r0, [r2], -r7
    2dc8:			; <UNDEFINED> instruction: 0xf7fe4621
    2dcc:	movwcs	lr, #2104	; 0x838
    2dd0:	andcc	pc, r9, r8, lsl #16
    2dd4:	pop	{r6, r9, sl, lr}
    2dd8:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    2ddc:	mvnsmi	lr, #12386304	; 0xbd0000
    2de0:			; <UNDEFINED> instruction: 0xf7fe4478
    2de4:	strtmi	fp, [r0], -fp, asr #16
    2de8:	pop	{r0, r4, r9, sl, lr}
    2dec:			; <UNDEFINED> instruction: 0xf7fe43f8
    2df0:	pop	{r0, r1, r2, r4, fp, ip, sp, pc}
    2df4:			; <UNDEFINED> instruction: 0xf7fe43f8
    2df8:	svclt	0x0000b841
    2dfc:	andeq	r0, r0, r0, lsl #17
    2e00:			; <UNDEFINED> instruction: 0x460ab538
    2e04:	strmi	r4, [ip], -r5, lsl #12
    2e08:			; <UNDEFINED> instruction: 0x4608b119
    2e0c:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e10:	strtmi	r4, [r1], -r2, lsl #12
    2e14:	pop	{r3, r5, r9, sl, lr}
    2e18:			; <UNDEFINED> instruction: 0xf7ff4038
    2e1c:	svclt	0x0000bfb3
    2e20:	tstcs	r1, lr, lsl #8
    2e24:	addlt	fp, r5, r0, lsl r5
    2e28:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2e2c:			; <UNDEFINED> instruction: 0xf8dfab07
    2e30:	strmi	ip, [r4], -r0, rrx
    2e34:			; <UNDEFINED> instruction: 0xf85344fe
    2e38:	stmdage	r2, {r2, r8, r9, fp, sp}
    2e3c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2e40:	ldrdgt	pc, [r0], -ip
    2e44:	andgt	pc, ip, sp, asr #17
    2e48:	stceq	0, cr15, [r0], {79}	; 0x4f
    2e4c:			; <UNDEFINED> instruction: 0xf7fe9301
    2e50:	mcrne	8, 0, lr, cr2, cr8, {4}
    2e54:	strcs	fp, [r0], #-4024	; 0xfffff048
    2e58:	strtmi	sp, [r0], -r7, lsl #22
    2e5c:			; <UNDEFINED> instruction: 0xf7ff9902
    2e60:			; <UNDEFINED> instruction: 0x4604ff91
    2e64:			; <UNDEFINED> instruction: 0xf7fd9802
    2e68:	bmi	2bed98 <strspn@plt+0x2bdcec>
    2e6c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2e70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e74:	subsmi	r9, sl, r3, lsl #22
    2e78:	strtmi	sp, [r0], -r5, lsl #2
    2e7c:	pop	{r0, r2, ip, sp, pc}
    2e80:	andlt	r4, r3, r0, lsl r0
    2e84:			; <UNDEFINED> instruction: 0xf7fe4770
    2e88:	svclt	0x0000e802
    2e8c:	andeq	r1, r1, r0, lsl #1
    2e90:	andeq	r0, r0, r4, lsr #2
    2e94:	andeq	r1, r1, r6, asr #32
    2e98:	mvnsmi	lr, #737280	; 0xb4000
    2e9c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    2ea0:	bmi	d5490c <strspn@plt+0xd53860>
    2ea4:	blmi	d6f0b8 <strspn@plt+0xd6e00c>
    2ea8:			; <UNDEFINED> instruction: 0xf996447a
    2eac:	ldmpl	r3, {lr}^
    2eb0:	movwls	r6, #6171	; 0x181b
    2eb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2eb8:	eorsle	r2, r4, r0, lsl #24
    2ebc:	strmi	r4, [r8], r5, lsl #12
    2ec0:			; <UNDEFINED> instruction: 0x46394630
    2ec4:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ec8:			; <UNDEFINED> instruction: 0x56361834
    2ecc:	suble	r2, ip, r0, lsl #28
    2ed0:	svceq	0x0000f1b9
    2ed4:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    2ed8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2edc:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ee0:	eorsle	r2, r5, r0, lsl #16
    2ee4:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    2ee8:	movwcs	r4, #1641	; 0x669
    2eec:	andvs	pc, r0, sp, lsl #17
    2ef0:			; <UNDEFINED> instruction: 0xf88d4648
    2ef4:			; <UNDEFINED> instruction: 0xf7fe3001
    2ef8:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2efc:	andeq	pc, r0, r8, asr #17
    2f00:	mulcc	r1, r3, r9
    2f04:	svclt	0x00181af6
    2f08:	blcs	c714 <strspn@plt+0xb668>
    2f0c:	strcs	fp, [r1], -r8, lsl #30
    2f10:	andcc	fp, r2, lr, asr fp
    2f14:	strtpl	r1, [r1], -r6, lsr #16
    2f18:			; <UNDEFINED> instruction: 0x4638b119
    2f1c:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f20:			; <UNDEFINED> instruction: 0x464cb318
    2f24:	bmi	5dafe4 <strspn@plt+0x5d9f38>
    2f28:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2f2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f30:	subsmi	r9, sl, r1, lsl #22
    2f34:			; <UNDEFINED> instruction: 0x4620d11e
    2f38:	pop	{r0, r1, ip, sp, pc}
    2f3c:			; <UNDEFINED> instruction: 0x463983f0
    2f40:			; <UNDEFINED> instruction: 0xf7fd4620
    2f44:			; <UNDEFINED> instruction: 0xf8c8ef4a
    2f48:	strtmi	r0, [r0], #-0
    2f4c:	strb	r6, [sl, r8, lsr #32]!
    2f50:			; <UNDEFINED> instruction: 0x46204639
    2f54:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2f58:	andeq	pc, r0, r8, asr #17
    2f5c:	strtpl	r1, [r1], -r6, lsr #16
    2f60:			; <UNDEFINED> instruction: 0x4638b131
    2f64:	svc	0x00f2f7fd
    2f68:	eorvs	fp, ip, r0, lsl r9
    2f6c:	ldrb	r2, [sl, r0, lsl #8]
    2f70:	ldrb	r6, [r8, lr, lsr #32]
    2f74:	svc	0x008af7fd
    2f78:	andeq	r1, r1, ip
    2f7c:	andeq	r0, r0, r4, lsr #2
    2f80:	muleq	r0, sl, r9
    2f84:	andeq	r0, r1, sl, lsl #31
    2f88:			; <UNDEFINED> instruction: 0x4604b510
    2f8c:	stmdacs	sl, {r0, sp, lr, pc}
    2f90:	strtmi	sp, [r0], -r6
    2f94:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f98:	mvnsle	r1, r3, asr #24
    2f9c:	ldclt	0, cr2, [r0, #-4]
    2fa0:	ldclt	0, cr2, [r0, #-0]
    2fa4:	andeq	r0, r0, r0
    2fa8:			; <UNDEFINED> instruction: 0xf0002900
    2fac:	b	fe0234ac <strspn@plt+0xfe022400>
    2fb0:	svclt	0x00480c01
    2fb4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    2fb8:	tsthi	pc, r0	; <UNPREDICTABLE>
    2fbc:	svclt	0x00480003
    2fc0:	addmi	r4, fp, #805306372	; 0x30000004
    2fc4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    2fc8:			; <UNDEFINED> instruction: 0xf0004211
    2fcc:	blx	fece3460 <strspn@plt+0xfece23b4>
    2fd0:	blx	fec7f9e4 <strspn@plt+0xfec7e938>
    2fd4:	bl	fe83f1e0 <strspn@plt+0xfe83e134>
    2fd8:			; <UNDEFINED> instruction: 0xf1c20202
    2fdc:	andge	r0, r4, pc, lsl r2
    2fe0:	andne	lr, r2, #0, 22
    2fe4:	andeq	pc, r0, pc, asr #32
    2fe8:	svclt	0x00004697
    2fec:	andhi	pc, r0, pc, lsr #7
    2ff0:	svcvc	0x00c1ebb3
    2ff4:	bl	1032bfc <strspn@plt+0x1031b50>
    2ff8:	svclt	0x00280000
    2ffc:	bicvc	lr, r1, #166912	; 0x28c00
    3000:	svcvc	0x0081ebb3
    3004:	bl	1032c0c <strspn@plt+0x1031b60>
    3008:	svclt	0x00280000
    300c:	orrvc	lr, r1, #166912	; 0x28c00
    3010:	svcvc	0x0041ebb3
    3014:	bl	1032c1c <strspn@plt+0x1031b70>
    3018:	svclt	0x00280000
    301c:	movtvc	lr, #7075	; 0x1ba3
    3020:	svcvc	0x0001ebb3
    3024:	bl	1032c2c <strspn@plt+0x1031b80>
    3028:	svclt	0x00280000
    302c:	movwvc	lr, #7075	; 0x1ba3
    3030:	svcvs	0x00c1ebb3
    3034:	bl	1032c3c <strspn@plt+0x1031b90>
    3038:	svclt	0x00280000
    303c:	bicvs	lr, r1, #166912	; 0x28c00
    3040:	svcvs	0x0081ebb3
    3044:	bl	1032c4c <strspn@plt+0x1031ba0>
    3048:	svclt	0x00280000
    304c:	orrvs	lr, r1, #166912	; 0x28c00
    3050:	svcvs	0x0041ebb3
    3054:	bl	1032c5c <strspn@plt+0x1031bb0>
    3058:	svclt	0x00280000
    305c:	movtvs	lr, #7075	; 0x1ba3
    3060:	svcvs	0x0001ebb3
    3064:	bl	1032c6c <strspn@plt+0x1031bc0>
    3068:	svclt	0x00280000
    306c:	movwvs	lr, #7075	; 0x1ba3
    3070:	svcpl	0x00c1ebb3
    3074:	bl	1032c7c <strspn@plt+0x1031bd0>
    3078:	svclt	0x00280000
    307c:	bicpl	lr, r1, #166912	; 0x28c00
    3080:	svcpl	0x0081ebb3
    3084:	bl	1032c8c <strspn@plt+0x1031be0>
    3088:	svclt	0x00280000
    308c:	orrpl	lr, r1, #166912	; 0x28c00
    3090:	svcpl	0x0041ebb3
    3094:	bl	1032c9c <strspn@plt+0x1031bf0>
    3098:	svclt	0x00280000
    309c:	movtpl	lr, #7075	; 0x1ba3
    30a0:	svcpl	0x0001ebb3
    30a4:	bl	1032cac <strspn@plt+0x1031c00>
    30a8:	svclt	0x00280000
    30ac:	movwpl	lr, #7075	; 0x1ba3
    30b0:	svcmi	0x00c1ebb3
    30b4:	bl	1032cbc <strspn@plt+0x1031c10>
    30b8:	svclt	0x00280000
    30bc:	bicmi	lr, r1, #166912	; 0x28c00
    30c0:	svcmi	0x0081ebb3
    30c4:	bl	1032ccc <strspn@plt+0x1031c20>
    30c8:	svclt	0x00280000
    30cc:	orrmi	lr, r1, #166912	; 0x28c00
    30d0:	svcmi	0x0041ebb3
    30d4:	bl	1032cdc <strspn@plt+0x1031c30>
    30d8:	svclt	0x00280000
    30dc:	movtmi	lr, #7075	; 0x1ba3
    30e0:	svcmi	0x0001ebb3
    30e4:	bl	1032cec <strspn@plt+0x1031c40>
    30e8:	svclt	0x00280000
    30ec:	movwmi	lr, #7075	; 0x1ba3
    30f0:	svccc	0x00c1ebb3
    30f4:	bl	1032cfc <strspn@plt+0x1031c50>
    30f8:	svclt	0x00280000
    30fc:	biccc	lr, r1, #166912	; 0x28c00
    3100:	svccc	0x0081ebb3
    3104:	bl	1032d0c <strspn@plt+0x1031c60>
    3108:	svclt	0x00280000
    310c:	orrcc	lr, r1, #166912	; 0x28c00
    3110:	svccc	0x0041ebb3
    3114:	bl	1032d1c <strspn@plt+0x1031c70>
    3118:	svclt	0x00280000
    311c:	movtcc	lr, #7075	; 0x1ba3
    3120:	svccc	0x0001ebb3
    3124:	bl	1032d2c <strspn@plt+0x1031c80>
    3128:	svclt	0x00280000
    312c:	movwcc	lr, #7075	; 0x1ba3
    3130:	svccs	0x00c1ebb3
    3134:	bl	1032d3c <strspn@plt+0x1031c90>
    3138:	svclt	0x00280000
    313c:	biccs	lr, r1, #166912	; 0x28c00
    3140:	svccs	0x0081ebb3
    3144:	bl	1032d4c <strspn@plt+0x1031ca0>
    3148:	svclt	0x00280000
    314c:	orrcs	lr, r1, #166912	; 0x28c00
    3150:	svccs	0x0041ebb3
    3154:	bl	1032d5c <strspn@plt+0x1031cb0>
    3158:	svclt	0x00280000
    315c:	movtcs	lr, #7075	; 0x1ba3
    3160:	svccs	0x0001ebb3
    3164:	bl	1032d6c <strspn@plt+0x1031cc0>
    3168:	svclt	0x00280000
    316c:	movwcs	lr, #7075	; 0x1ba3
    3170:	svcne	0x00c1ebb3
    3174:	bl	1032d7c <strspn@plt+0x1031cd0>
    3178:	svclt	0x00280000
    317c:	bicne	lr, r1, #166912	; 0x28c00
    3180:	svcne	0x0081ebb3
    3184:	bl	1032d8c <strspn@plt+0x1031ce0>
    3188:	svclt	0x00280000
    318c:	orrne	lr, r1, #166912	; 0x28c00
    3190:	svcne	0x0041ebb3
    3194:	bl	1032d9c <strspn@plt+0x1031cf0>
    3198:	svclt	0x00280000
    319c:	movtne	lr, #7075	; 0x1ba3
    31a0:	svcne	0x0001ebb3
    31a4:	bl	1032dac <strspn@plt+0x1031d00>
    31a8:	svclt	0x00280000
    31ac:	movwne	lr, #7075	; 0x1ba3
    31b0:	svceq	0x00c1ebb3
    31b4:	bl	1032dbc <strspn@plt+0x1031d10>
    31b8:	svclt	0x00280000
    31bc:	biceq	lr, r1, #166912	; 0x28c00
    31c0:	svceq	0x0081ebb3
    31c4:	bl	1032dcc <strspn@plt+0x1031d20>
    31c8:	svclt	0x00280000
    31cc:	orreq	lr, r1, #166912	; 0x28c00
    31d0:	svceq	0x0041ebb3
    31d4:	bl	1032ddc <strspn@plt+0x1031d30>
    31d8:	svclt	0x00280000
    31dc:	movteq	lr, #7075	; 0x1ba3
    31e0:	svceq	0x0001ebb3
    31e4:	bl	1032dec <strspn@plt+0x1031d40>
    31e8:	svclt	0x00280000
    31ec:	movweq	lr, #7075	; 0x1ba3
    31f0:	svceq	0x0000f1bc
    31f4:	submi	fp, r0, #72, 30	; 0x120
    31f8:	b	fe714fc0 <strspn@plt+0xfe713f14>
    31fc:	svclt	0x00480f00
    3200:	ldrbmi	r4, [r0, -r0, asr #4]!
    3204:	andcs	fp, r0, r8, lsr pc
    3208:	b	13f2e20 <strspn@plt+0x13f1d74>
    320c:			; <UNDEFINED> instruction: 0xf04070ec
    3210:	ldrbmi	r0, [r0, -r1]!
    3214:			; <UNDEFINED> instruction: 0xf281fab1
    3218:	andseq	pc, pc, #-2147483600	; 0x80000030
    321c:	svceq	0x0000f1bc
    3220:			; <UNDEFINED> instruction: 0xf002fa23
    3224:	submi	fp, r0, #72, 30	; 0x120
    3228:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    322c:			; <UNDEFINED> instruction: 0xf06fbfc8
    3230:	svclt	0x00b84000
    3234:	andmi	pc, r0, pc, asr #32
    3238:	ldmdalt	r6!, {ip, sp, lr, pc}^
    323c:	rscsle	r2, r4, r0, lsl #18
    3240:	andmi	lr, r3, sp, lsr #18
    3244:	mrc2	7, 5, pc, cr3, cr15, {7}
    3248:			; <UNDEFINED> instruction: 0x4006e8bd
    324c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3250:	smlatbeq	r3, r1, fp, lr
    3254:	svclt	0x00004770
    3258:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    325c:	svclt	0x00be2900
    3260:			; <UNDEFINED> instruction: 0xf04f2000
    3264:	and	r4, r6, r0, lsl #2
    3268:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    326c:			; <UNDEFINED> instruction: 0xf06fbf1c
    3270:			; <UNDEFINED> instruction: 0xf04f4100
    3274:			; <UNDEFINED> instruction: 0xf00030ff
    3278:			; <UNDEFINED> instruction: 0xf1adb857
    327c:	stmdb	sp!, {r3, sl, fp}^
    3280:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3284:	blcs	39eb0 <strspn@plt+0x38e04>
    3288:			; <UNDEFINED> instruction: 0xf000db1a
    328c:			; <UNDEFINED> instruction: 0xf8ddf853
    3290:	ldmib	sp, {r2, sp, lr, pc}^
    3294:	andlt	r2, r4, r2, lsl #6
    3298:	submi	r4, r0, #112, 14	; 0x1c00000
    329c:	cmpeq	r1, r1, ror #22
    32a0:	blle	6cdea8 <strspn@plt+0x6ccdfc>
    32a4:			; <UNDEFINED> instruction: 0xf846f000
    32a8:	ldrd	pc, [r4], -sp
    32ac:	movwcs	lr, #10717	; 0x29dd
    32b0:	submi	fp, r0, #4
    32b4:	cmpeq	r1, r1, ror #22
    32b8:	bl	18d3c08 <strspn@plt+0x18d2b5c>
    32bc:	ldrbmi	r0, [r0, -r3, asr #6]!
    32c0:	bl	18d3c10 <strspn@plt+0x18d2b64>
    32c4:			; <UNDEFINED> instruction: 0xf0000343
    32c8:			; <UNDEFINED> instruction: 0xf8ddf835
    32cc:	ldmib	sp, {r2, sp, lr, pc}^
    32d0:	andlt	r2, r4, r2, lsl #6
    32d4:	bl	1853bdc <strspn@plt+0x1852b30>
    32d8:	ldrbmi	r0, [r0, -r1, asr #2]!
    32dc:	bl	18d3c2c <strspn@plt+0x18d2b80>
    32e0:			; <UNDEFINED> instruction: 0xf0000343
    32e4:			; <UNDEFINED> instruction: 0xf8ddf827
    32e8:	ldmib	sp, {r2, sp, lr, pc}^
    32ec:	andlt	r2, r4, r2, lsl #6
    32f0:	bl	18d3c40 <strspn@plt+0x18d2b94>
    32f4:	ldrbmi	r0, [r0, -r3, asr #6]!
    32f8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    32fc:	svclt	0x00082900
    3300:	svclt	0x001c2800
    3304:	mvnscc	pc, pc, asr #32
    3308:	rscscc	pc, pc, pc, asr #32
    330c:	stmdalt	ip, {ip, sp, lr, pc}
    3310:	stfeqd	f7, [r8], {173}	; 0xad
    3314:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3318:			; <UNDEFINED> instruction: 0xf80cf000
    331c:	ldrd	pc, [r4], -sp
    3320:	movwcs	lr, #10717	; 0x29dd
    3324:	ldrbmi	fp, [r0, -r4]!
    3328:			; <UNDEFINED> instruction: 0xf04fb502
    332c:			; <UNDEFINED> instruction: 0xf7fd0008
    3330:	stclt	13, cr14, [r2, #-216]	; 0xffffff28
    3334:	svclt	0x00084299
    3338:	push	{r4, r7, r9, lr}
    333c:			; <UNDEFINED> instruction: 0x46044ff0
    3340:	andcs	fp, r0, r8, lsr pc
    3344:			; <UNDEFINED> instruction: 0xf8dd460d
    3348:	svclt	0x0038c024
    334c:	cmnle	fp, #1048576	; 0x100000
    3350:			; <UNDEFINED> instruction: 0x46994690
    3354:			; <UNDEFINED> instruction: 0xf283fab3
    3358:	rsbsle	r2, r0, r0, lsl #22
    335c:			; <UNDEFINED> instruction: 0xf385fab5
    3360:	rsble	r2, r8, r0, lsl #26
    3364:			; <UNDEFINED> instruction: 0xf1a21ad2
    3368:	blx	246bf0 <strspn@plt+0x245b44>
    336c:	blx	241f7c <strspn@plt+0x240ed0>
    3370:			; <UNDEFINED> instruction: 0xf1c2f30e
    3374:	b	12c4ffc <strspn@plt+0x12c3f50>
    3378:	blx	a05f8c <strspn@plt+0xa04ee0>
    337c:	b	12fffa0 <strspn@plt+0x12feef4>
    3380:	blx	205f94 <strspn@plt+0x204ee8>
    3384:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3388:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    338c:	andcs	fp, r0, ip, lsr pc
    3390:	movwle	r4, #42497	; 0xa601
    3394:	bl	fed0b3a0 <strspn@plt+0xfed0a2f4>
    3398:	blx	43c8 <strspn@plt+0x331c>
    339c:	blx	83f7dc <strspn@plt+0x83e730>
    33a0:	bl	197ffc4 <strspn@plt+0x197ef18>
    33a4:	tstmi	r9, #46137344	; 0x2c00000
    33a8:	bcs	135f0 <strspn@plt+0x12544>
    33ac:	b	13f74a4 <strspn@plt+0x13f63f8>
    33b0:	b	13c5520 <strspn@plt+0x13c4474>
    33b4:	b	1205928 <strspn@plt+0x120487c>
    33b8:	ldrmi	r7, [r6], -fp, asr #17
    33bc:	bl	fed3b3f0 <strspn@plt+0xfed3a344>
    33c0:	bl	1943fe8 <strspn@plt+0x1942f3c>
    33c4:	ldmne	fp, {r0, r3, r9, fp}^
    33c8:	beq	2be0f8 <strspn@plt+0x2bd04c>
    33cc:			; <UNDEFINED> instruction: 0xf14a1c5c
    33d0:	cfsh32cc	mvfx0, mvfx1, #0
    33d4:	strbmi	sp, [sp, #-7]
    33d8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    33dc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    33e0:	adfccsz	f4, f1, #5.0
    33e4:	blx	177bc8 <strspn@plt+0x176b1c>
    33e8:	blx	94100c <strspn@plt+0x93ff60>
    33ec:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    33f0:	vseleq.f32	s30, s28, s11
    33f4:	blx	9497fc <strspn@plt+0x948750>
    33f8:	b	1101408 <strspn@plt+0x110035c>
    33fc:			; <UNDEFINED> instruction: 0xf1a2040e
    3400:			; <UNDEFINED> instruction: 0xf1c20720
    3404:	blx	204c8c <strspn@plt+0x203be0>
    3408:	blx	140018 <strspn@plt+0x13ef6c>
    340c:	blx	141030 <strspn@plt+0x13ff84>
    3410:	b	10ffc20 <strspn@plt+0x10feb74>
    3414:	blx	904038 <strspn@plt+0x902f8c>
    3418:	bl	1180c38 <strspn@plt+0x117fb8c>
    341c:	teqmi	r3, #1073741824	; 0x40000000
    3420:	strbmi	r1, [r5], -r0, lsl #21
    3424:	tsteq	r3, r1, ror #22
    3428:	svceq	0x0000f1bc
    342c:	stmib	ip, {r0, ip, lr, pc}^
    3430:	pop	{r8, sl, lr}
    3434:	blx	fed273fc <strspn@plt+0xfed26350>
    3438:	msrcc	CPSR_, #132, 6	; 0x10000002
    343c:	blx	fee3d28c <strspn@plt+0xfee3c1e0>
    3440:	blx	fed7fe68 <strspn@plt+0xfed7edbc>
    3444:	eorcc	pc, r0, #335544322	; 0x14000002
    3448:	orrle	r2, fp, r0, lsl #26
    344c:	svclt	0x0000e7f3
    3450:	mvnsmi	lr, #737280	; 0xb4000
    3454:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3458:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    345c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3460:	stc	7, cr15, [ip], {253}	; 0xfd
    3464:	blne	1d94660 <strspn@plt+0x1d935b4>
    3468:	strhle	r1, [sl], -r6
    346c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3470:	svccc	0x0004f855
    3474:	strbmi	r3, [sl], -r1, lsl #8
    3478:	ldrtmi	r4, [r8], -r1, asr #12
    347c:	adcmi	r4, r6, #152, 14	; 0x2600000
    3480:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3484:	svclt	0x000083f8
    3488:	andeq	r0, r1, r2, ror #17
    348c:	ldrdeq	r0, [r1], -r8
    3490:	svclt	0x00004770
    3494:	tstcs	r0, r2, lsl #22
    3498:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    349c:	stcllt	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    34a0:	andeq	r0, r1, r8, ror #22

Disassembly of section .fini:

000034a4 <.fini>:
    34a4:	push	{r3, lr}
    34a8:	pop	{r3, pc}
