#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x600476d568d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x600476d428d0 .scope module, "writeback_test" "writeback_test" 3 6;
 .timescale -9 -12;
P_0x600476d405e0 .param/l "CLK_PERIOD" 1 3 9, +C4<00000000000000000000000000001010>;
v0x600476d7f2f0_0 .var "abort_address", 31 0;
v0x600476d7f3d0_0 .var "alignment_fault", 0 0;
v0x600476d7f4a0_0 .var "alu_carry", 0 0;
v0x600476d7f5a0_0 .var "alu_negative", 0 0;
v0x600476d7f670_0 .var "alu_overflow", 0 0;
v0x600476d7f710_0 .var "alu_result", 31 0;
v0x600476d7f7e0_0 .var "alu_zero", 0 0;
v0x600476d7f8b0_0 .var "branch_link", 0 0;
v0x600476d7f980_0 .var "branch_taken", 0 0;
v0x600476d7fa50_0 .var "branch_target", 31 0;
v0x600476d7fb20_0 .var "clk", 0 0;
v0x600476d7fbf0_0 .var "cpsr_new", 31 0;
v0x600476d7fcc0_0 .var "cpsr_update", 0 0;
v0x600476d7fd90_0 .net "current_cpsr", 31 0, L_0x600476d83f30;  1 drivers
v0x600476d7fe60_0 .net "current_mode", 4 0, L_0x600476d840b0;  1 drivers
v0x600476d7ff30_0 .var "data_abort", 0 0;
v0x600476d80000_0 .net "exception_taken", 0 0, L_0x600476d83510;  1 drivers
v0x600476d800d0_0 .net "exception_vector", 31 0, L_0x600476d83400;  1 drivers
v0x600476d801a0_0 .net "fiq_disabled", 0 0, L_0x600476d84410;  1 drivers
v0x600476d80270_0 .var "fiq_request", 0 0;
v0x600476d80340_0 .var "flush", 0 0;
v0x600476d80410_0 .net "forward_reg_addr", 3 0, L_0x600476d83b50;  1 drivers
v0x600476d804e0_0 .net "forward_reg_data", 31 0, L_0x600476d83c60;  1 drivers
v0x600476d805b0_0 .net "forward_valid", 0 0, L_0x600476d83e20;  1 drivers
v0x600476d80680_0 .net "instr_retire", 0 0, L_0x600476d83740;  1 drivers
v0x600476d80750_0 .var "instr_type", 3 0;
v0x600476d80820_0 .net "irq_disabled", 0 0, L_0x600476d84350;  1 drivers
v0x600476d808f0_0 .var "irq_request", 0 0;
v0x600476d809c0_0 .var "load_data", 31 0;
v0x600476d80a90_0 .var "memory_complete", 0 0;
v0x600476d80b60_0 .var "memory_valid", 0 0;
v0x600476d80c30_0 .var "pc_in", 31 0;
v0x600476d80d00_0 .net "pipeline_flush", 0 0, L_0x600476d83230;  1 drivers
L_0x778152db7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600476d80dd0_0 .net "pipeline_stall", 0 0, L_0x778152db7018;  1 drivers
v0x600476d80ea0_0 .var "psr_data", 31 0;
v0x600476d80f70_0 .var "psr_from_reg", 0 0;
v0x600476d81040_0 .var "psr_spsr", 0 0;
v0x600476d81110_0 .var "psr_to_reg", 0 0;
v0x600476d811e0_0 .var "reg_write_addr", 3 0;
v0x600476d812b0_0 .var "reg_write_data", 31 0;
v0x600476d81380_0 .var "reg_write_enable", 0 0;
v0x600476d81450_0 .net "retire_instr_count", 31 0, L_0x600476d839f0;  1 drivers
v0x600476d81520_0 .net "retire_pc", 31 0, L_0x600476d83930;  1 drivers
v0x600476d815f0_0 .net "rf_cpsr_new", 31 0, L_0x600476d2e9f0;  1 drivers
v0x600476d816c0_0 .net "rf_cpsr_write", 0 0, L_0x600476d2b360;  1 drivers
v0x600476d81790_0 .net "rf_mode_change", 0 0, L_0x600476d83050;  1 drivers
v0x600476d81860_0 .net "rf_mode_new", 4 0, L_0x600476d82c00;  1 drivers
v0x600476d81930_0 .net "rf_pc_new", 31 0, L_0x600476d825a0;  1 drivers
v0x600476d81a00_0 .net "rf_pc_write", 0 0, L_0x600476d2e7d0;  1 drivers
v0x600476d81ad0_0 .net "rf_spsr_new", 31 0, L_0x600476d82960;  1 drivers
v0x600476d81ba0_0 .net "rf_spsr_write", 0 0, L_0x600476d82a50;  1 drivers
v0x600476d81c70_0 .net "rf_write_addr", 3 0, L_0x600476d32590;  1 drivers
v0x600476d81d40_0 .net "rf_write_data", 31 0, L_0x600476d34c40;  1 drivers
v0x600476d81e10_0 .net "rf_write_enable", 0 0, L_0x600476d31260;  1 drivers
v0x600476d81ee0_0 .var "rst_n", 0 0;
v0x600476d81fb0_0 .var "set_flags", 0 0;
v0x600476d82080_0 .var "stall", 0 0;
v0x600476d82150_0 .var "swi_exception", 0 0;
v0x600476d82220_0 .var/2s "test_count", 31 0;
v0x600476d822c0_0 .var/2s "test_passed", 31 0;
v0x600476d82360_0 .net "thumb_state", 0 0, L_0x600476d841c0;  1 drivers
v0x600476d82430_0 .var "undefined_instr", 0 0;
S_0x600476d3a300 .scope task, "test_branch_control" "test_branch_control" 3 232, 3 232 0, S_0x600476d428d0;
 .timescale -9 -12;
v0x600476d34b80_0 .var "link", 0 0;
v0x600476d34d60_0 .var "taken", 0 0;
v0x600476d31380_0 .var "target", 31 0;
v0x600476d31560_0 .var/str "test_name";
E_0x600476d0b620 .event posedge, v0x600476d7ae30_0;
TD_writeback_test.test_branch_control ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d82220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %load/vec4 v0x600476d34d60_0;
    %store/vec4 v0x600476d7f980_0, 0, 1;
    %load/vec4 v0x600476d31380_0;
    %store/vec4 v0x600476d7fa50_0, 0, 32;
    %load/vec4 v0x600476d34b80_0;
    %store/vec4 v0x600476d7f8b0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600476d80750_0, 0, 4;
    %wait E_0x600476d0b620;
    %wait E_0x600476d0b620;
    %vpi_call/w 3 249 "$display", "Test %d: %s", v0x600476d82220_0, v0x600476d31560_0 {0 0 0};
    %vpi_call/w 3 250 "$display", "  Branch: taken=%b target=0x%08x link=%b", v0x600476d34d60_0, v0x600476d31380_0, v0x600476d34b80_0 {0 0 0};
    %vpi_call/w 3 251 "$display", "  PC Write: %b (new PC: 0x%08x)", v0x600476d81a00_0, v0x600476d81930_0 {0 0 0};
    %vpi_call/w 3 252 "$display", "  Pipeline Flush: %b", v0x600476d80d00_0 {0 0 0};
    %load/vec4 v0x600476d81a00_0;
    %load/vec4 v0x600476d34d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600476d80d00_0;
    %load/vec4 v0x600476d34d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d822c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %vpi_call/w 3 256 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 258 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 260 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f8b0_0, 0, 1;
    %end;
S_0x600476d3f1d0 .scope task, "test_cpsr_flag_update" "test_cpsr_flag_update" 3 195, 3 195 0, S_0x600476d428d0;
 .timescale -9 -12;
v0x600476d2e930_0 .var "c", 0 0;
v0x600476d2eb10_0 .var "n", 0 0;
v0x600476d2b4c0_0 .var "should_update", 0 0;
v0x600476d76fa0_0 .var/str "test_name";
v0x600476d77060_0 .var "v", 0 0;
v0x600476d77170_0 .var "z", 0 0;
TD_writeback_test.test_cpsr_flag_update ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d82220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %load/vec4 v0x600476d2eb10_0;
    %store/vec4 v0x600476d7f5a0_0, 0, 1;
    %load/vec4 v0x600476d77170_0;
    %store/vec4 v0x600476d7f7e0_0, 0, 1;
    %load/vec4 v0x600476d2e930_0;
    %store/vec4 v0x600476d7f4a0_0, 0, 1;
    %load/vec4 v0x600476d77060_0;
    %store/vec4 v0x600476d7f670_0, 0, 1;
    %load/vec4 v0x600476d2b4c0_0;
    %store/vec4 v0x600476d81fb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600476d80750_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7fcc0_0, 0, 1;
    %wait E_0x600476d0b620;
    %wait E_0x600476d0b620;
    %vpi_call/w 3 214 "$display", "Test %d: %s", v0x600476d82220_0, v0x600476d76fa0_0 {0 0 0};
    %vpi_call/w 3 215 "$display", "  Flags: N=%b Z=%b C=%b V=%b (update: %b)", v0x600476d2eb10_0, v0x600476d77170_0, v0x600476d2e930_0, v0x600476d77060_0, v0x600476d2b4c0_0 {0 0 0};
    %vpi_call/w 3 216 "$display", "  CPSR Before: 0x%08x", 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 217 "$display", "  CPSR After:  0x%08x", v0x600476d7fd90_0 {0 0 0};
    %vpi_call/w 3 218 "$display", "  CPSR Write: %b", v0x600476d816c0_0 {0 0 0};
    %load/vec4 v0x600476d816c0_0;
    %load/vec4 v0x600476d2b4c0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d822c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %vpi_call/w 3 222 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 224 "$display", "  \342\235\214 FAIL" {0 0 0};
T_1.3 ;
    %vpi_call/w 3 226 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d81fb0_0, 0, 1;
    %end;
S_0x600476d3f510 .scope task, "test_exception_handling" "test_exception_handling" 3 267, 3 267 0, S_0x600476d428d0;
 .timescale -9 -12;
v0x600476d77280_0 .var "abort", 0 0;
v0x600476d77340_0 .var "expected_vector", 31 0;
v0x600476d77420_0 .var "swi", 0 0;
v0x600476d774c0_0 .var/str "test_name";
v0x600476d77580_0 .var "undef", 0 0;
TD_writeback_test.test_exception_handling ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d82220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %load/vec4 v0x600476d77280_0;
    %store/vec4 v0x600476d7ff30_0, 0, 1;
    %load/vec4 v0x600476d77580_0;
    %store/vec4 v0x600476d82430_0, 0, 1;
    %load/vec4 v0x600476d77420_0;
    %store/vec4 v0x600476d82150_0, 0, 1;
    %wait E_0x600476d0b620;
    %wait E_0x600476d0b620;
    %vpi_call/w 3 284 "$display", "Test %d: %s", v0x600476d82220_0, v0x600476d774c0_0 {0 0 0};
    %vpi_call/w 3 285 "$display", "  Exceptions: abort=%b undef=%b swi=%b", v0x600476d77280_0, v0x600476d77580_0, v0x600476d77420_0 {0 0 0};
    %vpi_call/w 3 286 "$display", "  Exception Taken: %b", v0x600476d80000_0 {0 0 0};
    %vpi_call/w 3 287 "$display", "  Exception Vector: 0x%08x (expected: 0x%08x)", v0x600476d800d0_0, v0x600476d77340_0 {0 0 0};
    %vpi_call/w 3 288 "$display", "  Pipeline Flush: %b", v0x600476d80d00_0 {0 0 0};
    %vpi_call/w 3 289 "$display", "  Mode Change: %b (new mode: %d)", v0x600476d81790_0, v0x600476d81860_0 {0 0 0};
    %load/vec4 v0x600476d80000_0;
    %load/vec4 v0x600476d800d0_0;
    %load/vec4 v0x600476d77340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600476d80d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d822c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %vpi_call/w 3 293 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 295 "$display", "  \342\235\214 FAIL" {0 0 0};
T_2.5 ;
    %vpi_call/w 3 297 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7ff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d82430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d82150_0, 0, 1;
    %end;
S_0x600476d41070 .scope task, "test_load_writeback" "test_load_writeback" 3 305, 3 305 0, S_0x600476d428d0;
 .timescale -9 -12;
v0x600476d776e0_0 .var "loaded_data", 31 0;
v0x600476d777e0_0 .var/str "test_name";
TD_writeback_test.test_load_writeback ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d82220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600476d80750_0, 0, 4;
    %load/vec4 v0x600476d776e0_0;
    %store/vec4 v0x600476d809c0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600476d811e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d81380_0, 0, 1;
    %wait E_0x600476d0b620;
    %wait E_0x600476d0b620;
    %vpi_call/w 3 320 "$display", "Test %d: %s", v0x600476d82220_0, v0x600476d777e0_0 {0 0 0};
    %vpi_call/w 3 321 "$display", "  Load Data: 0x%08x", v0x600476d776e0_0 {0 0 0};
    %vpi_call/w 3 322 "$display", "  Writeback: R%d = 0x%08x (enable: %b)", v0x600476d81c70_0, v0x600476d81d40_0, v0x600476d81e10_0 {0 0 0};
    %load/vec4 v0x600476d81e10_0;
    %load/vec4 v0x600476d81d40_0;
    %load/vec4 v0x600476d776e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d822c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %vpi_call/w 3 326 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 3 328 "$display", "  \342\235\214 FAIL" {0 0 0};
T_3.7 ;
    %vpi_call/w 3 330 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600476d80750_0, 0, 4;
    %end;
S_0x600476d778a0 .scope task, "test_register_writeback" "test_register_writeback" 3 160, 3 160 0, S_0x600476d428d0;
 .timescale -9 -12;
v0x600476d77ad0_0 .var "addr", 3 0;
v0x600476d77bd0_0 .var "data", 31 0;
v0x600476d77cb0_0 .var "enable", 0 0;
v0x600476d77d50_0 .var/str "test_name";
TD_writeback_test.test_register_writeback ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d82220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %load/vec4 v0x600476d77ad0_0;
    %store/vec4 v0x600476d811e0_0, 0, 4;
    %load/vec4 v0x600476d77bd0_0;
    %store/vec4 v0x600476d812b0_0, 0, 32;
    %load/vec4 v0x600476d77cb0_0;
    %store/vec4 v0x600476d81380_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600476d80750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d80b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d80a90_0, 0, 1;
    %wait E_0x600476d0b620;
    %wait E_0x600476d0b620;
    %vpi_call/w 3 179 "$display", "Test %d: %s", v0x600476d82220_0, v0x600476d77d50_0 {0 0 0};
    %vpi_call/w 3 180 "$display", "  Input: R%d = 0x%08x (enable: %b)", v0x600476d77ad0_0, v0x600476d77bd0_0, v0x600476d77cb0_0 {0 0 0};
    %vpi_call/w 3 181 "$display", "  Output: R%d = 0x%08x (enable: %b)", v0x600476d81c70_0, v0x600476d81d40_0, v0x600476d81e10_0 {0 0 0};
    %vpi_call/w 3 182 "$display", "  Forward: R%d = 0x%08x (valid: %b)", v0x600476d80410_0, v0x600476d804e0_0, v0x600476d805b0_0 {0 0 0};
    %vpi_call/w 3 183 "$display", "  Retire: %b (PC: 0x%08x)", v0x600476d80680_0, v0x600476d81520_0 {0 0 0};
    %load/vec4 v0x600476d81e10_0;
    %load/vec4 v0x600476d77cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600476d81c70_0;
    %load/vec4 v0x600476d77ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600476d805b0_0;
    %load/vec4 v0x600476d77cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600476d80680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d822c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %vpi_call/w 3 188 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call/w 3 190 "$display", "  \342\235\214 FAIL" {0 0 0};
T_4.9 ;
    %vpi_call/w 3 192 "$display", "\000" {0 0 0};
    %end;
S_0x600476d77e10 .scope module, "u_writeback" "arm7tdmi_writeback" 3 97, 4 5 0, S_0x600476d428d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "instr_type";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "load_data";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 1 "memory_valid";
    .port_info 7 /INPUT 1 "memory_complete";
    .port_info 8 /INPUT 4 "reg_write_addr";
    .port_info 9 /INPUT 32 "reg_write_data";
    .port_info 10 /INPUT 1 "reg_write_enable";
    .port_info 11 /INPUT 32 "cpsr_new";
    .port_info 12 /INPUT 1 "cpsr_update";
    .port_info 13 /INPUT 1 "set_flags";
    .port_info 14 /INPUT 1 "alu_negative";
    .port_info 15 /INPUT 1 "alu_zero";
    .port_info 16 /INPUT 1 "alu_carry";
    .port_info 17 /INPUT 1 "alu_overflow";
    .port_info 18 /INPUT 1 "branch_taken";
    .port_info 19 /INPUT 32 "branch_target";
    .port_info 20 /INPUT 1 "branch_link";
    .port_info 21 /INPUT 1 "data_abort";
    .port_info 22 /INPUT 32 "abort_address";
    .port_info 23 /INPUT 1 "alignment_fault";
    .port_info 24 /INPUT 1 "undefined_instr";
    .port_info 25 /INPUT 1 "swi_exception";
    .port_info 26 /INPUT 1 "irq_request";
    .port_info 27 /INPUT 1 "fiq_request";
    .port_info 28 /INPUT 1 "psr_to_reg";
    .port_info 29 /INPUT 1 "psr_spsr";
    .port_info 30 /INPUT 1 "psr_from_reg";
    .port_info 31 /INPUT 32 "psr_data";
    .port_info 32 /OUTPUT 4 "rf_write_addr";
    .port_info 33 /OUTPUT 32 "rf_write_data";
    .port_info 34 /OUTPUT 1 "rf_write_enable";
    .port_info 35 /OUTPUT 32 "rf_pc_new";
    .port_info 36 /OUTPUT 1 "rf_pc_write";
    .port_info 37 /OUTPUT 32 "rf_cpsr_new";
    .port_info 38 /OUTPUT 1 "rf_cpsr_write";
    .port_info 39 /OUTPUT 32 "rf_spsr_new";
    .port_info 40 /OUTPUT 1 "rf_spsr_write";
    .port_info 41 /OUTPUT 5 "rf_mode_new";
    .port_info 42 /OUTPUT 1 "rf_mode_change";
    .port_info 43 /OUTPUT 1 "pipeline_flush";
    .port_info 44 /OUTPUT 1 "pipeline_stall";
    .port_info 45 /OUTPUT 32 "exception_vector";
    .port_info 46 /OUTPUT 1 "exception_taken";
    .port_info 47 /OUTPUT 1 "instr_retire";
    .port_info 48 /OUTPUT 32 "retire_pc";
    .port_info 49 /OUTPUT 32 "retire_instr_count";
    .port_info 50 /OUTPUT 4 "forward_reg_addr";
    .port_info 51 /OUTPUT 32 "forward_reg_data";
    .port_info 52 /OUTPUT 1 "forward_valid";
    .port_info 53 /OUTPUT 32 "current_cpsr";
    .port_info 54 /OUTPUT 5 "current_mode";
    .port_info 55 /OUTPUT 1 "thumb_state";
    .port_info 56 /OUTPUT 1 "irq_disabled";
    .port_info 57 /OUTPUT 1 "fiq_disabled";
    .port_info 58 /INPUT 1 "stall";
    .port_info 59 /INPUT 1 "flush";
P_0x600476d77ff0 .param/l "CPSR_C_BIT" 1 4 119, +C4<00000000000000000000000000011101>;
P_0x600476d78030 .param/l "CPSR_F_BIT" 1 4 122, +C4<00000000000000000000000000000110>;
P_0x600476d78070 .param/l "CPSR_I_BIT" 1 4 121, +C4<00000000000000000000000000000111>;
P_0x600476d780b0 .param/l "CPSR_N_BIT" 1 4 117, +C4<00000000000000000000000000011111>;
P_0x600476d780f0 .param/l "CPSR_T_BIT" 1 4 123, +C4<00000000000000000000000000000101>;
P_0x600476d78130 .param/l "CPSR_V_BIT" 1 4 120, +C4<00000000000000000000000000011100>;
P_0x600476d78170 .param/l "CPSR_Z_BIT" 1 4 118, +C4<00000000000000000000000000011110>;
P_0x600476d781b0 .param/l "INSTR_BLOCK_DT" 1 4 101, C4<1000>;
P_0x600476d781f0 .param/l "INSTR_BRANCH" 1 4 102, C4<1001>;
P_0x600476d78230 .param/l "INSTR_BRANCH_EX" 1 4 97, C4<0100>;
P_0x600476d78270 .param/l "INSTR_COPROCESSOR" 1 4 103, C4<1010>;
P_0x600476d782b0 .param/l "INSTR_DATA_PROC" 1 4 93, C4<0000>;
P_0x600476d782f0 .param/l "INSTR_HALFWORD_DT" 1 4 98, C4<0101>;
P_0x600476d78330 .param/l "INSTR_MUL" 1 4 94, C4<0001>;
P_0x600476d78370 .param/l "INSTR_MUL_LONG" 1 4 95, C4<0010>;
P_0x600476d783b0 .param/l "INSTR_PSR_TRANSFER" 1 4 105, C4<1100>;
P_0x600476d783f0 .param/l "INSTR_SINGLE_DT" 1 4 99, C4<0110>;
P_0x600476d78430 .param/l "INSTR_SINGLE_SWAP" 1 4 96, C4<0011>;
P_0x600476d78470 .param/l "INSTR_SWI" 1 4 104, C4<1011>;
P_0x600476d784b0 .param/l "INSTR_UNDEFINED" 1 4 100, C4<0111>;
P_0x600476d784f0 .param/l "MODE_ABORT" 1 4 112, C4<10111>;
P_0x600476d78530 .param/l "MODE_FIQ" 1 4 109, C4<10001>;
P_0x600476d78570 .param/l "MODE_IRQ" 1 4 110, C4<10010>;
P_0x600476d785b0 .param/l "MODE_SUPERVISOR" 1 4 111, C4<10011>;
P_0x600476d785f0 .param/l "MODE_SYSTEM" 1 4 114, C4<11111>;
P_0x600476d78630 .param/l "MODE_UNDEFINED" 1 4 113, C4<11011>;
P_0x600476d78670 .param/l "MODE_USER" 1 4 108, C4<10000>;
P_0x600476d786b0 .param/l "VEC_DATA_ABORT" 1 4 130, C4<00000000000000000000000000010000>;
P_0x600476d786f0 .param/l "VEC_FIQ" 1 4 132, C4<00000000000000000000000000011100>;
P_0x600476d78730 .param/l "VEC_IRQ" 1 4 131, C4<00000000000000000000000000011000>;
P_0x600476d78770 .param/l "VEC_PREFETCH" 1 4 129, C4<00000000000000000000000000001100>;
P_0x600476d787b0 .param/l "VEC_RESET" 1 4 126, C4<00000000000000000000000000000000>;
P_0x600476d787f0 .param/l "VEC_SWI" 1 4 128, C4<00000000000000000000000000001000>;
P_0x600476d78830 .param/l "VEC_UNDEFINED" 1 4 127, C4<00000000000000000000000000000100>;
L_0x600476d32590 .functor BUFZ 4, v0x600476d7e6b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600476d34c40 .functor BUFZ 32, v0x600476d7e790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d31260 .functor BUFZ 1, v0x600476d7e870_0, C4<0>, C4<0>, C4<0>;
L_0x600476d31440 .functor AND 1, v0x600476d7f980_0, v0x600476d7e5f0_0, C4<1>, C4<1>;
L_0x600476d2e7d0 .functor OR 1, v0x600476d7b590_0, L_0x600476d31440, C4<0>, C4<0>;
L_0x600476d2e9f0 .functor BUFZ 32, v0x600476d7b170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d2b360 .functor BUFZ 1, v0x600476d7b250_0, C4<0>, C4<0>, C4<0>;
L_0x600476d82a50 .functor OR 1, v0x600476d7b590_0, v0x600476d7e170_0, C4<0>, C4<0>;
L_0x600476d82f40 .functor AND 1, v0x600476d7b250_0, L_0x600476d82e10, C4<1>, C4<1>;
L_0x600476d83050 .functor OR 1, v0x600476d7b590_0, L_0x600476d82f40, C4<0>, C4<0>;
L_0x600476d831c0 .functor AND 1, v0x600476d7f980_0, v0x600476d7e5f0_0, C4<1>, C4<1>;
L_0x600476d83230 .functor OR 1, v0x600476d7b590_0, L_0x600476d831c0, C4<0>, C4<0>;
L_0x600476d83400 .functor BUFZ 32, v0x600476d7ba90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d83510 .functor BUFZ 1, v0x600476d7b590_0, C4<0>, C4<0>, C4<0>;
L_0x600476d83340 .functor AND 1, v0x600476d7e5f0_0, v0x600476d80a90_0, C4<1>, C4<1>;
L_0x600476d83740 .functor AND 1, L_0x600476d83340, L_0x600476d836a0, C4<1>, C4<1>;
L_0x600476d83930 .functor BUFZ 32, v0x600476d7cc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d839f0 .functor BUFZ 32, v0x600476d7c510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d83b50 .functor BUFZ 4, v0x600476d7e6b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600476d83c60 .functor BUFZ 32, v0x600476d7e790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d83e20 .functor BUFZ 1, v0x600476d7e870_0, C4<0>, C4<0>, C4<0>;
L_0x600476d83f30 .functor BUFZ 32, v0x600476d7aef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600476d840b0 .functor BUFZ 5, v0x600476d7ca90_0, C4<00000>, C4<00000>, C4<00000>;
L_0x600476d841c0 .functor BUFZ 1, v0x600476d7e3b0_0, C4<0>, C4<0>, C4<0>;
L_0x600476d84350 .functor BUFZ 1, v0x600476d7c5f0_0, C4<0>, C4<0>, C4<0>;
L_0x600476d84410 .functor BUFZ 1, v0x600476d7bb70_0, C4<0>, C4<0>, C4<0>;
v0x600476d79fb0_0 .net *"_ivl_21", 4 0, L_0x600476d82b60;  1 drivers
v0x600476d7a090_0 .net *"_ivl_25", 4 0, L_0x600476d82d70;  1 drivers
v0x600476d7a170_0 .net *"_ivl_26", 0 0, L_0x600476d82e10;  1 drivers
v0x600476d7a240_0 .net *"_ivl_29", 0 0, L_0x600476d82f40;  1 drivers
v0x600476d7a300_0 .net *"_ivl_33", 0 0, L_0x600476d831c0;  1 drivers
v0x600476d7a410_0 .net *"_ivl_43", 0 0, L_0x600476d83340;  1 drivers
v0x600476d7a4d0_0 .net *"_ivl_45", 0 0, L_0x600476d836a0;  1 drivers
v0x600476d7a590_0 .net *"_ivl_9", 0 0, L_0x600476d31440;  1 drivers
v0x600476d7a650_0 .net "abort_address", 31 0, v0x600476d7f2f0_0;  1 drivers
v0x600476d7a730_0 .net "alignment_fault", 0 0, v0x600476d7f3d0_0;  1 drivers
v0x600476d7a7f0_0 .net "alu_carry", 0 0, v0x600476d7f4a0_0;  1 drivers
v0x600476d7a8b0_0 .net "alu_negative", 0 0, v0x600476d7f5a0_0;  1 drivers
v0x600476d7a970_0 .net "alu_overflow", 0 0, v0x600476d7f670_0;  1 drivers
v0x600476d7aa30_0 .net "alu_result", 31 0, v0x600476d7f710_0;  1 drivers
v0x600476d7ab10_0 .net "alu_zero", 0 0, v0x600476d7f7e0_0;  1 drivers
v0x600476d7abd0_0 .net "branch_link", 0 0, v0x600476d7f8b0_0;  1 drivers
v0x600476d7ac90_0 .net "branch_taken", 0 0, v0x600476d7f980_0;  1 drivers
v0x600476d7ad50_0 .net "branch_target", 31 0, v0x600476d7fa50_0;  1 drivers
v0x600476d7ae30_0 .net "clk", 0 0, v0x600476d7fb20_0;  1 drivers
v0x600476d7aef0_0 .var "cpsr_current", 31 0;
v0x600476d7afd0_0 .net "cpsr_new", 31 0, v0x600476d7fbf0_0;  1 drivers
v0x600476d7b0b0_0 .net "cpsr_update", 0 0, v0x600476d7fcc0_0;  1 drivers
v0x600476d7b170_0 .var "cpsr_updated", 31 0;
v0x600476d7b250_0 .var "cpsr_write_enable", 0 0;
v0x600476d7b310_0 .net "current_cpsr", 31 0, L_0x600476d83f30;  alias, 1 drivers
v0x600476d7b3f0_0 .net "current_mode", 4 0, L_0x600476d840b0;  alias, 1 drivers
v0x600476d7b4d0_0 .net "data_abort", 0 0, v0x600476d7ff30_0;  1 drivers
v0x600476d7b590_0 .var "exception_pending", 0 0;
v0x600476d7b650_0 .var "exception_return_addr", 31 0;
v0x600476d7b730_0 .var "exception_spsr", 31 0;
v0x600476d7b810_0 .net "exception_taken", 0 0, L_0x600476d83510;  alias, 1 drivers
v0x600476d7b8d0_0 .var "exception_target_mode", 4 0;
v0x600476d7b9b0_0 .net "exception_vector", 31 0, L_0x600476d83400;  alias, 1 drivers
v0x600476d7ba90_0 .var "exception_vector_addr", 31 0;
v0x600476d7bb70_0 .var "fiq_disable_current", 0 0;
v0x600476d7bc30_0 .net "fiq_disabled", 0 0, L_0x600476d84410;  alias, 1 drivers
v0x600476d7bcf0_0 .net "fiq_request", 0 0, v0x600476d80270_0;  1 drivers
v0x600476d7bdb0_0 .net "flush", 0 0, v0x600476d80340_0;  1 drivers
v0x600476d7be70_0 .net "forward_reg_addr", 3 0, L_0x600476d83b50;  alias, 1 drivers
v0x600476d7bf50_0 .net "forward_reg_data", 31 0, L_0x600476d83c60;  alias, 1 drivers
v0x600476d7c030_0 .net "forward_valid", 0 0, L_0x600476d83e20;  alias, 1 drivers
v0x600476d7c0f0_0 .var "highest_priority_exception", 0 0;
v0x600476d7c1b0_0 .var "highest_priority_mode", 4 0;
v0x600476d7c290_0 .var "highest_priority_vector", 31 0;
v0x600476d7c370_0 .net "instr_retire", 0 0, L_0x600476d83740;  alias, 1 drivers
v0x600476d7c430_0 .net "instr_type", 3 0, v0x600476d80750_0;  1 drivers
v0x600476d7c510_0 .var "instruction_count", 31 0;
v0x600476d7c5f0_0 .var "irq_disable_current", 0 0;
v0x600476d7c6b0_0 .net "irq_disabled", 0 0, L_0x600476d84350;  alias, 1 drivers
v0x600476d7c770_0 .net "irq_request", 0 0, v0x600476d808f0_0;  1 drivers
v0x600476d7c830_0 .net "load_data", 31 0, v0x600476d809c0_0;  1 drivers
v0x600476d7c910_0 .net "memory_complete", 0 0, v0x600476d80a90_0;  1 drivers
v0x600476d7c9d0_0 .net "memory_valid", 0 0, v0x600476d80b60_0;  1 drivers
v0x600476d7ca90_0 .var "mode_current", 4 0;
v0x600476d7cb70_0 .net "pc_in", 31 0, v0x600476d80c30_0;  1 drivers
v0x600476d7cc50_0 .var "pc_reg", 31 0;
v0x600476d7cd30_0 .net "pipeline_flush", 0 0, L_0x600476d83230;  alias, 1 drivers
v0x600476d7cdf0_0 .net "pipeline_stall", 0 0, L_0x778152db7018;  alias, 1 drivers
v0x600476d7ceb0_0 .net "psr_data", 31 0, v0x600476d80ea0_0;  1 drivers
v0x600476d7cf90_0 .net "psr_from_reg", 0 0, v0x600476d80f70_0;  1 drivers
v0x600476d7d050_0 .net "psr_spsr", 0 0, v0x600476d81040_0;  1 drivers
v0x600476d7d110_0 .net "psr_to_reg", 0 0, v0x600476d81110_0;  1 drivers
v0x600476d7d1d0_0 .net "reg_write_addr", 3 0, v0x600476d811e0_0;  1 drivers
v0x600476d7d2b0_0 .net "reg_write_data", 31 0, v0x600476d812b0_0;  1 drivers
v0x600476d7d390_0 .net "reg_write_enable", 0 0, v0x600476d81380_0;  1 drivers
v0x600476d7d450_0 .net "retire_instr_count", 31 0, L_0x600476d839f0;  alias, 1 drivers
v0x600476d7d530_0 .net "retire_pc", 31 0, L_0x600476d83930;  alias, 1 drivers
v0x600476d7d610_0 .net "rf_cpsr_new", 31 0, L_0x600476d2e9f0;  alias, 1 drivers
v0x600476d7d6f0_0 .net "rf_cpsr_write", 0 0, L_0x600476d2b360;  alias, 1 drivers
v0x600476d7d7b0_0 .net "rf_mode_change", 0 0, L_0x600476d83050;  alias, 1 drivers
v0x600476d7d870_0 .net "rf_mode_new", 4 0, L_0x600476d82c00;  alias, 1 drivers
v0x600476d7d950_0 .net "rf_pc_new", 31 0, L_0x600476d825a0;  alias, 1 drivers
v0x600476d7da30_0 .net "rf_pc_write", 0 0, L_0x600476d2e7d0;  alias, 1 drivers
v0x600476d7daf0_0 .net "rf_spsr_new", 31 0, L_0x600476d82960;  alias, 1 drivers
v0x600476d7dbd0_0 .net "rf_spsr_write", 0 0, L_0x600476d82a50;  alias, 1 drivers
v0x600476d7dc90_0 .net "rf_write_addr", 3 0, L_0x600476d32590;  alias, 1 drivers
v0x600476d7dd70_0 .net "rf_write_data", 31 0, L_0x600476d34c40;  alias, 1 drivers
v0x600476d7de50_0 .net "rf_write_enable", 0 0, L_0x600476d31260;  alias, 1 drivers
v0x600476d7df10_0 .net "rst_n", 0 0, v0x600476d81ee0_0;  1 drivers
v0x600476d7dfd0_0 .net "set_flags", 0 0, v0x600476d81fb0_0;  1 drivers
v0x600476d7e090_0 .var "spsr_data", 31 0;
v0x600476d7e170_0 .var "spsr_write_enable", 0 0;
v0x600476d7e230_0 .net "stall", 0 0, v0x600476d82080_0;  1 drivers
v0x600476d7e2f0_0 .net "swi_exception", 0 0, v0x600476d82150_0;  1 drivers
v0x600476d7e3b0_0 .var "thumb_current", 0 0;
v0x600476d7e470_0 .net "thumb_state", 0 0, L_0x600476d841c0;  alias, 1 drivers
v0x600476d7e530_0 .net "undefined_instr", 0 0, v0x600476d82430_0;  1 drivers
v0x600476d7e5f0_0 .var "valid_reg", 0 0;
v0x600476d7e6b0_0 .var "writeback_addr", 3 0;
v0x600476d7e790_0 .var "writeback_data", 31 0;
v0x600476d7e870_0 .var "writeback_enable", 0 0;
v0x600476d7e930_0 .var "writeback_is_alu", 0 0;
v0x600476d7e9f0_0 .var "writeback_is_load", 0 0;
v0x600476d7eab0_0 .var "writeback_is_pc", 0 0;
E_0x600476d0bbb0/0 .event edge, v0x600476d7aef0_0, v0x600476d7e5f0_0, v0x600476d7b590_0, v0x600476d7b0b0_0;
E_0x600476d0bbb0/1 .event edge, v0x600476d7afd0_0, v0x600476d7dfd0_0, v0x600476d7c430_0, v0x600476d7a8b0_0;
E_0x600476d0bbb0/2 .event edge, v0x600476d7ab10_0, v0x600476d7a7f0_0, v0x600476d7a970_0, v0x600476d7cf90_0;
E_0x600476d0bbb0/3 .event edge, v0x600476d7d050_0, v0x600476d7ceb0_0;
E_0x600476d0bbb0 .event/or E_0x600476d0bbb0/0, E_0x600476d0bbb0/1, E_0x600476d0bbb0/2, E_0x600476d0bbb0/3;
E_0x600476d0bf50/0 .event edge, v0x600476d7c430_0, v0x600476d7c910_0, v0x600476d7abd0_0, v0x600476d7c830_0;
E_0x600476d0bf50/1 .event edge, v0x600476d7aa30_0, v0x600476d7cc50_0, v0x600476d7e3b0_0, v0x600476d7d110_0;
E_0x600476d0bf50/2 .event edge, v0x600476d7d050_0, v0x600476d7daf0_0, v0x600476d7aef0_0, v0x600476d7d2b0_0;
E_0x600476d0bf50/3 .event edge, v0x600476d7d1d0_0, v0x600476d7d390_0, v0x600476d7e5f0_0, v0x600476d7b590_0;
E_0x600476d0bf50 .event/or E_0x600476d0bf50/0, E_0x600476d0bf50/1, E_0x600476d0bf50/2, E_0x600476d0bf50/3;
E_0x600476d0bd80/0 .event edge, v0x600476d7c0f0_0, v0x600476d7e5f0_0, v0x600476d7c290_0, v0x600476d7c1b0_0;
E_0x600476d0bd80/1 .event edge, v0x600476d7b4d0_0, v0x600476d7a730_0, v0x600476d7cc50_0, v0x600476d7e3b0_0;
E_0x600476d0bd80/2 .event edge, v0x600476d7aef0_0;
E_0x600476d0bd80 .event/or E_0x600476d0bd80/0, E_0x600476d0bd80/1, E_0x600476d0bd80/2;
E_0x600476d0c120/0 .event edge, v0x600476d7bcf0_0, v0x600476d7bb70_0, v0x600476d7c770_0, v0x600476d7c5f0_0;
E_0x600476d0c120/1 .event edge, v0x600476d7b4d0_0, v0x600476d7a730_0, v0x600476d7e530_0, v0x600476d7e2f0_0;
E_0x600476d0c120 .event/or E_0x600476d0c120/0, E_0x600476d0c120/1;
E_0x600476cb61d0/0 .event negedge, v0x600476d7df10_0;
E_0x600476cb61d0/1 .event posedge, v0x600476d7ae30_0;
E_0x600476cb61d0 .event/or E_0x600476cb61d0/0, E_0x600476cb61d0/1;
L_0x600476d825a0 .functor MUXZ 32, v0x600476d7fa50_0, v0x600476d7ba90_0, v0x600476d7b590_0, C4<>;
L_0x600476d82960 .functor MUXZ 32, v0x600476d7e090_0, v0x600476d7b730_0, v0x600476d7b590_0, C4<>;
L_0x600476d82b60 .part v0x600476d7b170_0, 0, 5;
L_0x600476d82c00 .functor MUXZ 5, L_0x600476d82b60, v0x600476d7b8d0_0, v0x600476d7b590_0, C4<>;
L_0x600476d82d70 .part v0x600476d7b170_0, 0, 5;
L_0x600476d82e10 .cmp/ne 5, L_0x600476d82d70, v0x600476d7ca90_0;
L_0x600476d836a0 .reduce/nor v0x600476d7b590_0;
    .scope S_0x600476d77e10;
T_5 ;
    %wait E_0x600476cb61d0;
    %load/vec4 v0x600476d7df10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600476d7cc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600476d7e5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600476d7c510_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x600476d7aef0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x600476d7ca90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600476d7e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600476d7c5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600476d7bb70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600476d7bdb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x600476d7b810_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600476d7e5f0_0, 0;
    %load/vec4 v0x600476d7b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x600476d7b730_0;
    %assign/vec4 v0x600476d7aef0_0, 0;
    %load/vec4 v0x600476d7b8d0_0;
    %assign/vec4 v0x600476d7ca90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600476d7e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600476d7c5f0_0, 0;
    %load/vec4 v0x600476d7b8d0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0x600476d7c5f0_0;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %assign/vec4 v0x600476d7bb70_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600476d7e230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x600476d7cb70_0;
    %assign/vec4 v0x600476d7cc50_0, 0;
    %load/vec4 v0x600476d7c9d0_0;
    %assign/vec4 v0x600476d7e5f0_0, 0;
    %load/vec4 v0x600476d7e5f0_0;
    %load/vec4 v0x600476d7c370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x600476d7c510_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600476d7c510_0, 0;
T_5.10 ;
    %load/vec4 v0x600476d7b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x600476d7b170_0;
    %assign/vec4 v0x600476d7aef0_0, 0;
    %load/vec4 v0x600476d7b170_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x600476d7ca90_0, 0;
    %load/vec4 v0x600476d7b170_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x600476d7e3b0_0, 0;
    %load/vec4 v0x600476d7b170_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x600476d7c5f0_0, 0;
    %load/vec4 v0x600476d7b170_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x600476d7bb70_0, 0;
T_5.12 ;
T_5.8 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x600476d77e10;
T_6 ;
Ewait_0 .event/or E_0x600476d0c120, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600476d7c290_0, 0, 32;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x600476d7c1b0_0, 0, 5;
    %load/vec4 v0x600476d7bcf0_0;
    %load/vec4 v0x600476d7bb70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7c0f0_0, 0, 1;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x600476d7c290_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x600476d7c1b0_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600476d7c770_0;
    %load/vec4 v0x600476d7c5f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7c0f0_0, 0, 1;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x600476d7c290_0, 0, 32;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x600476d7c1b0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x600476d7b4d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x600476d7a730_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.4, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7c0f0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x600476d7c290_0, 0, 32;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x600476d7c1b0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x600476d7e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7c0f0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600476d7c290_0, 0, 32;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x600476d7c1b0_0, 0, 5;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x600476d7e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7c0f0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600476d7c290_0, 0, 32;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x600476d7c1b0_0, 0, 5;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x600476d77e10;
T_7 ;
Ewait_1 .event/or E_0x600476d0bd80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x600476d7c0f0_0;
    %load/vec4 v0x600476d7e5f0_0;
    %and;
    %store/vec4 v0x600476d7b590_0, 0, 1;
    %load/vec4 v0x600476d7c290_0;
    %store/vec4 v0x600476d7ba90_0, 0, 32;
    %load/vec4 v0x600476d7c1b0_0;
    %store/vec4 v0x600476d7b8d0_0, 0, 5;
    %load/vec4 v0x600476d7b4d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x600476d7a730_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %load/vec4 v0x600476d7cc50_0;
    %store/vec4 v0x600476d7b650_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600476d7cc50_0;
    %load/vec4 v0x600476d7e3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %add;
    %store/vec4 v0x600476d7b650_0, 0, 32;
T_7.1 ;
    %load/vec4 v0x600476d7aef0_0;
    %store/vec4 v0x600476d7b730_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x600476d77e10;
T_8 ;
Ewait_2 .event/or E_0x600476d0bf50, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600476d7c910_0;
    %and;
    %store/vec4 v0x600476d7e9f0_0, 0, 1;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x600476d7e930_0, 0, 1;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600476d7abd0_0;
    %and;
    %store/vec4 v0x600476d7eab0_0, 0, 1;
    %load/vec4 v0x600476d7e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600476d7c830_0;
    %store/vec4 v0x600476d7e790_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600476d7e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600476d7aa30_0;
    %store/vec4 v0x600476d7e790_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x600476d7eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600476d7cc50_0;
    %load/vec4 v0x600476d7e3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %add;
    %store/vec4 v0x600476d7e790_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x600476d7d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x600476d7d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x600476d7daf0_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x600476d7aef0_0;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x600476d7e790_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x600476d7d2b0_0;
    %store/vec4 v0x600476d7e790_0, 0, 32;
T_8.9 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x600476d7d1d0_0;
    %store/vec4 v0x600476d7e6b0_0, 0, 4;
    %load/vec4 v0x600476d7d390_0;
    %load/vec4 v0x600476d7e5f0_0;
    %and;
    %load/vec4 v0x600476d7b590_0;
    %nor/r;
    %and;
    %store/vec4 v0x600476d7e870_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x600476d77e10;
T_9 ;
Ewait_3 .event/or E_0x600476d0bbb0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x600476d7aef0_0;
    %store/vec4 v0x600476d7b170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7e170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600476d7e090_0, 0, 32;
    %load/vec4 v0x600476d7e5f0_0;
    %load/vec4 v0x600476d7b590_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600476d7b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600476d7afd0_0;
    %store/vec4 v0x600476d7b170_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7b250_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x600476d7dfd0_0;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600476d7a8b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600476d7b170_0, 4, 1;
    %load/vec4 v0x600476d7ab10_0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600476d7b170_0, 4, 1;
    %load/vec4 v0x600476d7a7f0_0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600476d7b170_0, 4, 1;
    %load/vec4 v0x600476d7a970_0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600476d7b170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7b250_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x600476d7cf90_0;
    %load/vec4 v0x600476d7c430_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600476d7d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x600476d7ceb0_0;
    %store/vec4 v0x600476d7e090_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7e170_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x600476d7ceb0_0;
    %store/vec4 v0x600476d7b170_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7b250_0, 0, 1;
T_9.9 ;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x600476d428d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7fb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d81ee0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600476d80750_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x600476d7f710_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x600476d809c0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x600476d80c30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d80b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d80a90_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600476d811e0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x600476d812b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d81380_0, 0, 1;
    %pushi/vec4 1610612752, 0, 32;
    %store/vec4 v0x600476d7fbf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7fcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d81fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d7f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f980_0, 0, 1;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x600476d7fa50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7ff30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600476d7f2f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d7f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d82430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d82150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d808f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d80270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d81110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d81040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d80f70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600476d80ea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d82080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d80340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x600476d428d0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x600476d7fb20_0;
    %inv;
    %store/vec4 v0x600476d7fb20_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x600476d428d0;
T_12 ;
    %vpi_call/w 3 338 "$dumpfile", "writeback_test.vcd" {0 0 0};
    %vpi_call/w 3 339 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x600476d428d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d81ee0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600476d0b620;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d81ee0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600476d0b620;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 347 "$display", "=== ARM7TDMI Writeback Unit Test ===\012" {0 0 0};
    %vpi_call/w 3 350 "$display", "=== Register Writeback Tests ===" {0 0 0};
    %pushi/str "Write R2 = 0x12345678";
    %store/str v0x600476d77d50_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600476d77ad0_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x600476d77bd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77cb0_0, 0, 1;
    %fork TD_writeback_test.test_register_writeback, S_0x600476d778a0;
    %join;
    %pushi/str "Write R5 = 0xDEADBEEF";
    %store/str v0x600476d77d50_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600476d77ad0_0, 0, 4;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x600476d77bd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77cb0_0, 0, 1;
    %fork TD_writeback_test.test_register_writeback, S_0x600476d778a0;
    %join;
    %pushi/str "Disabled write";
    %store/str v0x600476d77d50_0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600476d77ad0_0, 0, 4;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x600476d77bd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77cb0_0, 0, 1;
    %fork TD_writeback_test.test_register_writeback, S_0x600476d778a0;
    %join;
    %vpi_call/w 3 356 "$display", "=== CPSR Flag Update Tests ===" {0 0 0};
    %pushi/str "Set carry flag";
    %store/str v0x600476d76fa0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d2eb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d2e930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d2b4c0_0, 0, 1;
    %fork TD_writeback_test.test_cpsr_flag_update, S_0x600476d3f1d0;
    %join;
    %pushi/str "Set zero flag";
    %store/str v0x600476d76fa0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d2eb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d2e930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d2b4c0_0, 0, 1;
    %fork TD_writeback_test.test_cpsr_flag_update, S_0x600476d3f1d0;
    %join;
    %pushi/str "No flag update";
    %store/str v0x600476d76fa0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d2eb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d2e930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d2b4c0_0, 0, 1;
    %fork TD_writeback_test.test_cpsr_flag_update, S_0x600476d3f1d0;
    %join;
    %vpi_call/w 3 362 "$display", "=== Branch Control Tests ===" {0 0 0};
    %pushi/str "Branch taken";
    %store/str v0x600476d31560_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d34d60_0, 0, 1;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x600476d31380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d34b80_0, 0, 1;
    %fork TD_writeback_test.test_branch_control, S_0x600476d3a300;
    %join;
    %pushi/str "Branch with link";
    %store/str v0x600476d31560_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d34d60_0, 0, 1;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x600476d31380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d34b80_0, 0, 1;
    %fork TD_writeback_test.test_branch_control, S_0x600476d3a300;
    %join;
    %pushi/str "Branch not taken";
    %store/str v0x600476d31560_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d34d60_0, 0, 1;
    %pushi/vec4 16384, 0, 32;
    %store/vec4 v0x600476d31380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d34b80_0, 0, 1;
    %fork TD_writeback_test.test_branch_control, S_0x600476d3a300;
    %join;
    %vpi_call/w 3 368 "$display", "=== Exception Handling Tests ===" {0 0 0};
    %pushi/str "Data abort";
    %store/str v0x600476d774c0_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77420_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x600476d77340_0, 0, 32;
    %fork TD_writeback_test.test_exception_handling, S_0x600476d3f510;
    %join;
    %pushi/str "Undefined instruction";
    %store/str v0x600476d774c0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77420_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600476d77340_0, 0, 32;
    %fork TD_writeback_test.test_exception_handling, S_0x600476d3f510;
    %join;
    %pushi/str "Software interrupt";
    %store/str v0x600476d774c0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600476d77580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600476d77420_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600476d77340_0, 0, 32;
    %fork TD_writeback_test.test_exception_handling, S_0x600476d3f510;
    %join;
    %vpi_call/w 3 374 "$display", "=== Load Data Writeback Tests ===" {0 0 0};
    %pushi/str "Load word data";
    %store/str v0x600476d777e0_0;
    %pushi/vec4 4277009102, 0, 32;
    %store/vec4 v0x600476d776e0_0, 0, 32;
    %fork TD_writeback_test.test_load_writeback, S_0x600476d41070;
    %join;
    %vpi_call/w 3 378 "$display", "=== Processor State Test ===" {0 0 0};
    %vpi_call/w 3 379 "$display", "Current Mode: %d (expected: 19 = Supervisor)", v0x600476d7fe60_0 {0 0 0};
    %vpi_call/w 3 380 "$display", "Thumb State: %b", v0x600476d82360_0 {0 0 0};
    %vpi_call/w 3 381 "$display", "IRQ Disabled: %b", v0x600476d80820_0 {0 0 0};
    %vpi_call/w 3 382 "$display", "FIQ Disabled: %b", v0x600476d801a0_0 {0 0 0};
    %vpi_call/w 3 383 "$display", "Instruction Count: %d", v0x600476d81450_0 {0 0 0};
    %load/vec4 v0x600476d7fe60_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600476d82360_0;
    %nor/r;
    %and;
    %load/vec4 v0x600476d80820_0;
    %and;
    %load/vec4 v0x600476d801a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d822c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d822c0_0, 0, 32;
    %vpi_call/w 3 387 "$display", "\342\234\205 PASS - Processor state correct" {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 389 "$display", "\342\235\214 FAIL - Processor state incorrect" {0 0 0};
T_12.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600476d82220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600476d82220_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600476d0b620;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 395 "$display", "=== Test Results ===" {0 0 0};
    %vpi_call/w 3 396 "$display", "Tests Run: %d", v0x600476d82220_0 {0 0 0};
    %vpi_call/w 3 397 "$display", "Tests Passed: %d", v0x600476d822c0_0 {0 0 0};
    %load/vec4 v0x600476d822c0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x600476d82220_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 398 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x600476d822c0_0;
    %load/vec4 v0x600476d82220_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %vpi_call/w 3 401 "$display", "\342\234\205 ALL WRITEBACK TESTS PASSED!" {0 0 0};
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 403 "$display", "\342\235\214 SOME WRITEBACK TESTS FAILED" {0 0 0};
T_12.9 ;
    %vpi_call/w 3 406 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x600476d428d0;
T_13 ;
    %delay 100000000, 0;
    %vpi_call/w 3 412 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 413 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "writeback_test.sv";
    "../rtl/arm7tdmi_writeback.sv";
