#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Oct 08 10:55:51 2016
# Process ID: 4964
# Current directory: D:/vivado_project/kc705/udp_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4852 D:\vivado_project\kc705\udp_ip\udp_ip.xpr
# Log file: D:/vivado_project/kc705/udp_ip/vivado.log
# Journal file: D:/vivado_project/kc705/udp_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_project/kc705/udp_ip/udp_ip.xpr
INFO: [Project 1-313] Project file moved from 'F:/FPGA_project/vivado/kc705/udp_ip' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_recv.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_recv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:1]
[Sat Oct 08 15:37:21 2016] Launched synth_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_recv.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_recv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:1]
[Sat Oct 08 15:38:02 2016] Launched synth_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_check.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/CRC32_generation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/IP_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/MAC_Send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_recv.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_recv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/RGMII_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/arp_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_process.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/icmp_packet_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_header_checksum_check.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/ip_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_control_frame_process.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/mac_send_flow_control.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/receive_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/send_buffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/common/tri_mode_ethernet_mac_0_reset_sync.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_ip_protocol_stack.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_layer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_receive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_send.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v" into library work [D:/vivado_project/kc705/udp_ip/udp_ip.srcs/sources_1/imports/UDP_IP/udp_transmit_test.v:1]
[Sat Oct 08 15:44:22 2016] Launched synth_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Oct 08 15:49:00 2016] Launched impl_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_early.xdc]
Finished Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_early.xdc]
Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test.xdc]
Finished Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test.xdc]
Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_late.xdc]
Finished Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1129.398 ; gain = 3.973
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1129.398 ; gain = 3.973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1271.402 ; gain = 349.238
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Oct 08 16:40:19 2016] Launched impl_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Oct 08 16:40:32 2016] Launched synth_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/synth_1/runme.log
[Sat Oct 08 16:40:32 2016] Launched impl_1...
Run output will be captured here: D:/vivado_project/kc705/udp_ip/udp_ip.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_early.xdc]
Finished Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_early.xdc]
Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test.xdc]
Finished Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test.xdc]
Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_late.xdc]
Finished Parsing XDC File [D:/vivado_project/kc705/udp_ip/.Xil/Vivado-4964-201607062058-PC/dcp/udp_transmit_test_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1955.074 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1955.074 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 08 17:29:48 2016...
