E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2   -part GW1N_1  -package QFN48  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -overilog "test.vm" -summaryfile C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\synlog\report\test_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  test  -implementation  rev_2  -flow mapping  -multisrs  -ovm  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\test.vm   -freq 24.000   -tcl  C:\Projects\hdl\chine-fpga\test\src\test.sdc  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\synwork\test_prem.srd  -sap  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\test.sap  -otap  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\test.tap  -omap  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\test.map  -devicelib  E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\syntmp\test.plg  -osyn  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\test.srm  -prjdir  C:\Projects\hdl\chine-fpga\test\impl\synthesize\  -prjname  test  -log  C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\synlog\test_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_2 -part GW1N_1 -package QFN48 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -overilog "test.vm" -summaryfile ..\synlog\report\test_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module test -implementation rev_2 -flow mapping -multisrs -ovm ..\test.vm -freq 24.000 -tcl ..\..\..\..\src\test.sdc ..\synwork\test_prem.srd -sap ..\test.sap -otap ..\test.tap -omap ..\test.map -devicelib E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw1n.v -ologparam test.plg -osyn ..\test.srm -prjdir ..\..\ -prjname test -log ..\synlog\test_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\test.vm|io:o|time:1575900500|size:61558|exec:0|csum:
file:..\..\..\..\src\test.sdc|io:i|time:1575130909|size:367|exec:0|csum:14D2D3EA74BC870EF6BB272379461D04
file:..\synwork\test_prem.srd|io:i|time:1575900494|size:19607|exec:0|csum:ABF5916CE872BA5B437C2EFBAE473663
file:..\test.sap|io:o|time:1575900495|size:2062|exec:0|csum:
file:..\test.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\test.map|io:o|time:1575900501|size:28|exec:0|csum:
file:E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1569433952|size:120208|exec:0|csum:6A30DD570B0F44118E5DE3BFDC7E191D
file:test.plg|io:o|time:1575900501|size:627|exec:0|csum:
file:..\test.srm|io:o|time:1575900498|size:18936|exec:0|csum:
file:..\synlog\test_fpga_mapper.srr|io:o|time:1575900501|size:21985|exec:0|csum:
file:E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1569429982|size:39923200|exec:1|csum:D32AC8F00088465E04798584717DB37D
