Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 01:36:11 2024
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clockControler_timing_summary_routed.rpt -pb clockControler_timing_summary_routed.pb -rpx clockControler_timing_summary_routed.rpx -warn_on_violation
| Design       : clockControler
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.785        0.000                      0                   91        0.190        0.000                      0                   91        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.785        0.000                      0                   91        0.190        0.000                      0                   91        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 3.317ns (63.648%)  route 1.894ns (36.352%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  countCyclesRegister_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    countCyclesRegister_reg[24]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.370 r  countCyclesRegister_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.370    countCyclesRegister_reg[28]_i_1_n_6
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[29]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    countCyclesRegister_reg[29]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 3.296ns (63.501%)  route 1.894ns (36.499%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  countCyclesRegister_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    countCyclesRegister_reg[24]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.349 r  countCyclesRegister_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.349    countCyclesRegister_reg[28]_i_1_n_4
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[31]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    countCyclesRegister_reg[31]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 3.222ns (62.973%)  route 1.894ns (37.026%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  countCyclesRegister_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    countCyclesRegister_reg[24]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.275 r  countCyclesRegister_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.275    countCyclesRegister_reg[28]_i_1_n_5
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[30]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    countCyclesRegister_reg[30]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 3.206ns (62.857%)  route 1.894ns (37.143%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  countCyclesRegister_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    countCyclesRegister_reg[24]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.259 r  countCyclesRegister_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.259    countCyclesRegister_reg[28]_i_1_n_7
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  countCyclesRegister_reg[28]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    countCyclesRegister_reg[28]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 3.203ns (62.835%)  route 1.894ns (37.165%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.256 r  countCyclesRegister_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.256    countCyclesRegister_reg[24]_i_1_n_6
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    countCyclesRegister_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 3.182ns (62.682%)  route 1.894ns (37.318%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.235 r  countCyclesRegister_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.235    countCyclesRegister_reg[24]_i_1_n_4
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    countCyclesRegister_reg[27]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 3.108ns (62.130%)  route 1.894ns (37.870%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.161 r  countCyclesRegister_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.161    countCyclesRegister_reg[24]_i_1_n_5
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    countCyclesRegister_reg[26]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 3.092ns (62.008%)  route 1.894ns (37.992%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  countCyclesRegister_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    countCyclesRegister_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.145 r  countCyclesRegister_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.145    countCyclesRegister_reg[24]_i_1_n_7
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  countCyclesRegister_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.062    15.156    countCyclesRegister_reg[24]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 3.089ns (61.985%)  route 1.894ns (38.015%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  countCyclesRegister_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.142    countCyclesRegister_reg[20]_i_1_n_6
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    countCyclesRegister_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 countCyclesRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 3.068ns (61.824%)  route 1.894ns (38.176%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  countCyclesRegister_reg[2]/Q
                         net (fo=2, routed)           0.961     6.576    countCyclesRegister_reg[2]
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.700 r  alteredClkRegister_i_16/O
                         net (fo=1, routed)           0.000     6.700    alteredClkRegister_i_16_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.213 r  alteredClkRegister_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.213    alteredClkRegister_reg_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.330 r  alteredClkRegister_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.330    alteredClkRegister_reg_i_4_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.559 f  alteredClkRegister_reg_i_3/CO[2]
                         net (fo=34, routed)          0.933     8.492    alteredClkRegister_reg_i_3_n_1
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.310     8.802 r  countCyclesRegister[0]_i_6/O
                         net (fo=1, routed)           0.000     8.802    countCyclesRegister[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.352 r  countCyclesRegister_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.352    countCyclesRegister_reg[0]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.466 r  countCyclesRegister_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.466    countCyclesRegister_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  countCyclesRegister_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    countCyclesRegister_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  countCyclesRegister_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    countCyclesRegister_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  countCyclesRegister_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    countCyclesRegister_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  countCyclesRegister_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.121    countCyclesRegister_reg[20]_i_1_n_4
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)        0.062    15.156    countCyclesRegister_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 buttonDown_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonStable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  buttonDown_reg/Q
                         net (fo=24, routed)          0.138     1.753    buttonDown
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  buttonStable_i_1/O
                         net (fo=1, routed)           0.000     1.798    buttonStable_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  buttonStable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  buttonStable_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.121     1.608    buttonStable_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttonDown_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.135%)  route 0.196ns (50.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  buttonDown_reg/Q
                         net (fo=24, routed)          0.196     1.811    buttonDown
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.048     1.859 r  debounceCount[17]_i_1/O
                         net (fo=1, routed)           0.000     1.859    p_0_in[17]
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[17]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131     1.620    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 buttonDown_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.629%)  route 0.200ns (51.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  buttonDown_reg/Q
                         net (fo=24, routed)          0.200     1.815    buttonDown
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.048     1.863 r  debounceCount[19]_i_2/O
                         net (fo=1, routed)           0.000     1.863    p_0_in[19]
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[19]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.131     1.620    debounceCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 buttonDown_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.735%)  route 0.196ns (51.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  buttonDown_reg/Q
                         net (fo=24, routed)          0.196     1.811    buttonDown
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  debounceCount[14]_i_1/O
                         net (fo=1, routed)           0.000     1.856    p_0_in[14]
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[14]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.120     1.609    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 buttonDown_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.229%)  route 0.200ns (51.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  buttonDown_reg/Q
                         net (fo=24, routed)          0.200     1.815    buttonDown
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.860 r  debounceCount[18]_i_1/O
                         net (fo=1, routed)           0.000     1.860    p_0_in[18]
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.121     1.610    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 testCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testCounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.102%)  route 0.171ns (47.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  testCounter_reg[1]/Q
                         net (fo=7, routed)           0.171     1.786    LED_OBUF[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  testCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    plusOp__0[5]
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.092     1.566    testCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 buttonStable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonDown_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.076%)  route 0.170ns (44.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  buttonStable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  buttonStable_reg/Q
                         net (fo=24, routed)          0.170     1.809    buttonStable_reg_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  buttonDown_i_1/O
                         net (fo=1, routed)           0.000     1.854    buttonDown_i_1_n_0
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  buttonDown_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.578    buttonDown_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 testCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  testCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  testCounter_reg[0]/Q
                         net (fo=8, routed)           0.199     1.817    LED_OBUF[0]
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  testCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    plusOp__0[0]
    SLICE_X0Y9           FDCE                                         r  testCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  testCounter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.091     1.568    testCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 testCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.624%)  route 0.176ns (43.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.128     1.605 r  testCounter_reg[7]/Q
                         net (fo=2, routed)           0.176     1.781    LED_OBUF[7]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.102     1.883 r  testCounter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.883    plusOp__0[7]
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.107     1.584    testCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 countCyclesRegister_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countCyclesRegister_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  countCyclesRegister_reg[11]/Q
                         net (fo=2, routed)           0.170     1.787    countCyclesRegister_reg[11]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  countCyclesRegister[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    countCyclesRegister[8]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  countCyclesRegister_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    countCyclesRegister_reg[8]_i_1_n_4
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    countCyclesRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    alteredClkRegister_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    buttonDown_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    buttonStable_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     countCyclesRegister_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    countCyclesRegister_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    countCyclesRegister_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    countCyclesRegister_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    countCyclesRegister_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    countCyclesRegister_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    alteredClkRegister_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    alteredClkRegister_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    buttonDown_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    buttonDown_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    buttonStable_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    buttonStable_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     countCyclesRegister_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     countCyclesRegister_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    countCyclesRegister_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    countCyclesRegister_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    alteredClkRegister_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    alteredClkRegister_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    buttonDown_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    buttonDown_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    buttonStable_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    buttonStable_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     countCyclesRegister_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     countCyclesRegister_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    countCyclesRegister_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    countCyclesRegister_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.986ns (61.922%)  route 2.451ns (38.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  testCounter_reg[1]/Q
                         net (fo=7, routed)           2.451     8.061    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.591 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.591    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 3.970ns (65.510%)  route 2.090ns (34.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  testCounter_reg[5]/Q
                         net (fo=3, routed)           2.090     7.701    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.215 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.215    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 4.095ns (68.088%)  route 1.919ns (31.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  testCounter_reg[2]/Q
                         net (fo=6, routed)           1.919     7.493    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    11.169 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.169    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.006ns  (logic 4.100ns (68.255%)  route 1.907ns (31.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  testCounter_reg[4]/Q
                         net (fo=4, routed)           1.907     7.480    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681    11.161 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.161    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.095ns (68.377%)  route 1.894ns (31.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.419     5.577 r  testCounter_reg[7]/Q
                         net (fo=2, routed)           1.894     7.471    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676    11.147 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.147    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 3.962ns (67.617%)  route 1.898ns (32.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.614 r  testCounter_reg[6]/Q
                         net (fo=3, routed)           1.898     7.512    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.018 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.018    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 3.961ns (69.221%)  route 1.761ns (30.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  testCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  testCounter_reg[0]/Q
                         net (fo=8, routed)           1.761     7.374    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.879 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.879    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.965ns (69.390%)  route 1.749ns (30.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  testCounter_reg[3]/Q
                         net (fo=5, routed)           1.749     7.359    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.868 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.868    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.351ns (77.642%)  route 0.389ns (22.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  testCounter_reg[3]/Q
                         net (fo=5, routed)           0.389     2.004    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.214 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.214    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.347ns (77.318%)  route 0.395ns (22.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  testCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  testCounter_reg[0]/Q
                         net (fo=8, routed)           0.395     2.013    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.219 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.219    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.348ns (75.080%)  route 0.448ns (24.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  testCounter_reg[6]/Q
                         net (fo=3, routed)           0.448     2.066    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.273 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.273    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.384ns (76.222%)  route 0.432ns (23.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  testCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.128     1.605 r  testCounter_reg[7]/Q
                         net (fo=2, routed)           0.432     2.037    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.256     3.293 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.293    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.391ns (75.076%)  route 0.462ns (24.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  testCounter_reg[4]/Q
                         net (fo=4, routed)           0.462     2.064    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     3.327 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.327    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.384ns (74.639%)  route 0.470ns (25.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  testCounter_reg[2]/Q
                         net (fo=6, routed)           0.470     2.072    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     3.329 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.329    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.357ns (72.623%)  route 0.511ns (27.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  testCounter_reg[5]/Q
                         net (fo=3, routed)           0.511     2.127    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.342 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.342    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.372ns (67.747%)  route 0.653ns (32.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  testCounter_reg[1]/Q
                         net (fo=7, routed)           0.653     2.268    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.499 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.499    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.065ns  (logic 1.611ns (22.807%)  route 5.453ns (77.193%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.254     7.065    countCyclesRegister
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[0]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.065ns  (logic 1.611ns (22.807%)  route 5.453ns (77.193%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.254     7.065    countCyclesRegister
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[1]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.065ns  (logic 1.611ns (22.807%)  route 5.453ns (77.193%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.254     7.065    countCyclesRegister
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[2]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.065ns  (logic 1.611ns (22.807%)  route 5.453ns (77.193%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.254     7.065    countCyclesRegister
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  countCyclesRegister_reg[3]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.611ns (23.267%)  route 5.314ns (76.733%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.114     6.925    countCyclesRegister
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[4]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.611ns (23.267%)  route 5.314ns (76.733%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.114     6.925    countCyclesRegister
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[5]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.611ns (23.267%)  route 5.314ns (76.733%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.114     6.925    countCyclesRegister
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[6]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.611ns (23.267%)  route 5.314ns (76.733%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          1.114     6.925    countCyclesRegister
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  countCyclesRegister_reg[7]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.611ns (23.782%)  route 5.164ns (76.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          0.964     6.775    countCyclesRegister
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[10]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            countCyclesRegister_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.611ns (23.782%)  route 5.164ns (76.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  manualClocking_IBUF_inst/O
                         net (fo=5, routed)           4.200     5.655    manualClocking_IBUF
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.156     5.811 r  countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          0.964     6.775    countCyclesRegister
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  countCyclesRegister_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countCyclesRegister_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.210ns (35.524%)  route 0.380ns (64.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.380     0.590    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  countCyclesRegister_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countCyclesRegister_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.210ns (35.524%)  route 0.380ns (64.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.380     0.590    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  countCyclesRegister_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countCyclesRegister_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.210ns (35.524%)  route 0.380ns (64.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.380     0.590    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  countCyclesRegister_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countCyclesRegister_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.210ns (35.524%)  route 0.380ns (64.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.380     0.590    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  countCyclesRegister_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  countCyclesRegister_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            testCounter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.385     0.594    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  testCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            testCounter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.385     0.594    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  testCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            testCounter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.385     0.594    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  testCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            testCounter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.385     0.594    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  testCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            testCounter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.385     0.594    reset_IBUF
    SLICE_X0Y13          FDCE                                         f  testCounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  testCounter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countCyclesRegister_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.210ns (33.319%)  route 0.419ns (66.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=63, routed)          0.419     0.629    reset_IBUF
    SLICE_X1Y12          FDCE                                         f  countCyclesRegister_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  countCyclesRegister_reg[16]/C





