// Seed: 3338178585
module module_0 (
    id_1,
    id_2[1 :-1],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  output tri id_1;
  wire id_8;
  ;
  wire id_9;
  wire id_10;
  assign id_1 = 1;
  parameter id_11 = 1;
endmodule
program module_1 #(
    parameter id_15 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout reg id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7
  );
  output wire id_2;
  inout wire id_1;
  wire id_14;
  ;
  logic _id_15 = id_14;
  parameter id_16 = -1'b0;
  assign id_8 = id_6;
  always if (1 < -1) id_5 <= id_13.id_1 - 1;
endprogram
