* TechReport
BLOCK: adder
ICV_RUNSET_REPORT_FILE: /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_4/synopsys_custom/adder.icv.lvs/pex_runset_report
CASE_SENSITIVE: YES
HIERARCHICAL_SEPARATOR: |
BUS_BIT: []
MAGNIFY_DEVICE_PARAMS: YES
AUTO_RUNSET: YES
ENHANCED_CCP_FLOW: NO
TCAD_GRD_FILE: /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/StarRC/v12_1_1/xt018_xx43_MET4_METMID_METTHK_typ.nxtgrd
EXTRACTION: RC
REDUCTION: NO
KEEP_VIA_NODES: NO
REDUCTION_MAX_DELAY_ERROR: 1e-12
COUPLE_TO_GROUND: NO
COUPLING_MULTIPLIER: 1
EXTRACT_VIA_CAPS: YES
IGNORE_CAPACITANCE: ALL
COUPLE_TO_PCELL_PINS: NO
SKIP_PCELL_LAYERS_FILE: /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/StarRC/v12_1_1/skip_pcells
EXTRA_GEOMETRY_INFO: NONE
DENSITY_BASED_THICKNESS: YES
MOS_GATE_DELTA_RESISTANCE: NO
TARGET_ANALYSIS: NONE
STAR_DIRECTORY: star
REMOVE_FLOATING_NETS: NO
REMOVE_DANGLING_NETS: NO
POWER_NETS: vdd! gnd!
POWER_EXTRACT: NO
SKIP_CELLS: !*
SHORT_PINS: YES
HN_NETLIST_MODEL_NAME: p_dnw5mva dnw5mva
HN_NETLIST_MODEL_NAME: p_dn dn
HN_NETLIST_MODEL_NAME: p_dnn dnn
HN_NETLIST_MODEL_NAME: p_dnw dnw
HN_NETLIST_MODEL_NAME: p_dp dp
HN_NETLIST_MODEL_NAME: p_dn5 dn5
HN_NETLIST_MODEL_NAME: p_dnn5 dnn5
HN_NETLIST_MODEL_NAME: p_dp5 dp5
HN_NETLIST_MODEL_NAME: p_dnw5 dnw5
HN_NETLIST_MODEL_NAME: p_dn5ps dn5ps
HN_NETLIST_MODEL_NAME: dn DN
HN_NETLIST_MODEL_NAME: dnn DNN
HN_NETLIST_MODEL_NAME: dnw DNW
HN_NETLIST_MODEL_NAME: dp DP
HN_NETLIST_MODEL_NAME: dn5 DN5
HN_NETLIST_MODEL_NAME: dnn5 DNN5
HN_NETLIST_MODEL_NAME: dp5 DP5
HN_NETLIST_MODEL_NAME: dnw5 DNW5
HN_NETLIST_MODEL_NAME: dn5ps DN5PS
MODEL_TYPE: LAYOUT
TRANSLATE_RETAIN_BULK_LAYERS: YES
DPT: NO
XTOR_GPD: YES
NETLIST_FORMAT: OA
NETLIST_CONNECT_OPENS: *
NETLIST_INSTANCE_SECTION: SELECTED
NETLIST_TAIL_COMMENTS: YES
NETLIST_GROUND_NODE_NAME: gnd
NETLIST_COUPLE_UNSELECTED_NETS: NO
NETLIST_PASSIVE_PARAMS: YES
NETLIST_MINCAP_THRESHOLD: 0
NETLIST_TOTALCAP_THRESHOLD: 0
NETLIST_MINRES_THRESHOLD: 0
NETLIST_PARASITIC_RESISTOR_MODEL: NO
OA_LIB_DEF: /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_4/synopsys_custom/adder.starrc.lpe/lib.defs
OA_LIB_NAME: tarea4
OA_VIEW_NAME: starrc_RC
OA_DEVICE_MAPPING_FILE: /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xt018/synopsys/v12_1/StarRC/v12_1_1/OA_DEVICE_MAP
OA_LAYER_MAPPING_FILE: /mnt/vol_NFS_rh003/Est_VLSI_II_2024/sfallas/EL5807/Tarea_4/synopsys_custom/adder.icv.lvs/OA_LAYER_MAP
OA_MARKER_SIZE: 0.1
OA_CELL_NAME: adder
COUPLING_REPORT_FILE: /mnt/vol_NFS_rh003/profesores/jjmontero/2023/tutorial_analog/synopsys_custom/inverter.starrc.lpe/COUPLE_REPORT_file.txt
COUPLING_ABS_THRESHOLD: 3e-15
COUPLING_REL_THRESHOLD: 0.03
COUPLING_THRESHOLD_OPERATION: AND
COUPLING_REPORT_NUMBER: 10000
XREF: NO
CELL_TYPE: LAYOUT
NET_TYPE: LAYOUT

