-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Mon Jun 30 13:15:38 2025
-- Host        : ipn070 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ OpenNTT_BD_ComputeCoreWrapper_0_0_sim_netlist.vhdl
-- Design      : OpenNTT_BD_ComputeCoreWrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \high[0][0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \high[0][17]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \high[0][18]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \high[0][19]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \high[0][1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \high[0][20]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \high[0][21]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \high[0][22]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \high[0][23]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \high[0][24]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \high[0][2]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \high[0][3]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \high[0][4]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \high[0][5]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \high[0][6]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \high[0][7]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \high[0][8]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \high[0][9]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \high[1][10]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \high[1][18]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \high[1][19]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \high[1][1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \high[1][20]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \high[1][21]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \high[1][22]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \high[1][23]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \high[1][24]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \high[1][25]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \high[1][2]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \high[1][3]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \high[1][4]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \high[1][5]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \high[1][6]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \high[1][7]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \high[1][8]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \high[1][9]_i_1\ : label is "soft_lutpair361";
begin
\high[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(0),
      I1 => \high_reg[0][17]\(0),
      I2 => P(1),
      I3 => \high_reg[0][17]\(1),
      I4 => \high_reg[1][9]\(0),
      O => D(0)
    );
\high[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(0),
      I1 => P(10),
      I2 => \high_reg[0][17]\(10),
      I3 => P(11),
      I4 => \high_reg[0][17]\(11),
      I5 => \high_reg[1][25]\(1),
      O => D(10)
    );
\high[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(1),
      I1 => P(11),
      I2 => \high_reg[0][17]\(11),
      I3 => P(12),
      I4 => \high_reg[0][17]\(12),
      I5 => \high_reg[1][25]\(2),
      O => D(11)
    );
\high[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(2),
      I1 => P(12),
      I2 => \high_reg[0][17]\(12),
      I3 => P(13),
      I4 => \high_reg[0][17]\(13),
      I5 => \high_reg[1][25]\(3),
      O => D(12)
    );
\high[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(3),
      I1 => P(13),
      I2 => \high_reg[0][17]\(13),
      I3 => P(14),
      I4 => \high_reg[0][17]\(14),
      I5 => \high_reg[1][25]\(4),
      O => D(13)
    );
\high[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(4),
      I1 => P(14),
      I2 => \high_reg[0][17]\(14),
      I3 => P(15),
      I4 => \high_reg[0][17]\(15),
      I5 => \high_reg[1][25]\(5),
      O => D(14)
    );
\high[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(5),
      I1 => P(15),
      I2 => \high_reg[0][17]\(15),
      I3 => P(16),
      I4 => \high_reg[0][17]\(16),
      I5 => \high_reg[1][25]\(6),
      O => D(15)
    );
\high[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(6),
      I1 => P(16),
      I2 => \high_reg[0][17]\(16),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      I5 => \high_reg[1][25]\(7),
      O => D(16)
    );
\high[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(7),
      I1 => P(17),
      I2 => \high_reg[0][17]\(17),
      I3 => P(18),
      I4 => \high_reg[1][25]\(8),
      O => D(17)
    );
\high[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(8),
      I1 => P(18),
      I2 => P(19),
      I3 => \high_reg[1][25]\(9),
      O => D(18)
    );
\high[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(9),
      I1 => P(19),
      I2 => P(20),
      I3 => \high_reg[1][25]\(10),
      O => D(19)
    );
\high[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(1),
      I1 => \high_reg[0][17]\(1),
      I2 => P(2),
      I3 => \high_reg[0][17]\(2),
      I4 => \high_reg[1][9]\(1),
      O => D(1)
    );
\high[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(10),
      I1 => P(20),
      I2 => P(21),
      I3 => \high_reg[1][25]\(11),
      O => D(20)
    );
\high[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(11),
      I1 => P(21),
      I2 => P(22),
      I3 => \high_reg[1][25]\(12),
      O => D(21)
    );
\high[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(12),
      I1 => P(22),
      I2 => P(23),
      I3 => \high_reg[1][25]\(13),
      O => D(22)
    );
\high[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(13),
      I1 => P(23),
      I2 => P(24),
      I3 => \high_reg[1][25]\(14),
      O => D(23)
    );
\high[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \high_reg[1][25]\(14),
      I1 => P(24),
      I2 => \high_reg[1][25]\(15),
      O => D(24)
    );
\high[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(2),
      I1 => \high_reg[0][17]\(2),
      I2 => P(3),
      I3 => \high_reg[0][17]\(3),
      I4 => \high_reg[1][9]\(2),
      O => D(2)
    );
\high[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(3),
      I1 => \high_reg[0][17]\(3),
      I2 => P(4),
      I3 => \high_reg[0][17]\(4),
      I4 => \high_reg[1][9]\(3),
      O => D(3)
    );
\high[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(4),
      I1 => \high_reg[0][17]\(4),
      I2 => P(5),
      I3 => \high_reg[0][17]\(5),
      I4 => \high_reg[1][9]\(4),
      O => D(4)
    );
\high[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(5),
      I1 => \high_reg[0][17]\(5),
      I2 => P(6),
      I3 => \high_reg[0][17]\(6),
      I4 => \high_reg[1][9]\(5),
      O => D(5)
    );
\high[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(6),
      I1 => \high_reg[0][17]\(6),
      I2 => P(7),
      I3 => \high_reg[0][17]\(7),
      I4 => \high_reg[1][9]\(6),
      O => D(6)
    );
\high[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(7),
      I1 => \high_reg[0][17]\(7),
      I2 => P(8),
      I3 => \high_reg[0][17]\(8),
      I4 => \high_reg[1][9]\(7),
      O => D(7)
    );
\high[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(8),
      I1 => \high_reg[0][17]\(8),
      I2 => P(9),
      I3 => \high_reg[0][17]\(9),
      I4 => \high_reg[1][9]\(8),
      O => D(8)
    );
\high[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(9),
      I1 => \high_reg[0][17]\(9),
      I2 => P(10),
      I3 => \high_reg[0][17]\(10),
      I4 => \high_reg[1][25]\(0),
      O => D(9)
    );
\high[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => P(10),
      I1 => \high_reg[0][17]\(10),
      I2 => \high_reg[1][25]\(0),
      I3 => P(9),
      I4 => \high_reg[0][17]\(9),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(9)
    );
\high[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(11),
      I1 => \high_reg[0][17]\(11),
      I2 => \high_reg[1][25]\(1),
      I3 => \high_reg[1][25]\(0),
      I4 => P(10),
      I5 => \high_reg[0][17]\(10),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(10)
    );
\high[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(12),
      I1 => \high_reg[0][17]\(12),
      I2 => \high_reg[1][25]\(2),
      I3 => \high_reg[1][25]\(1),
      I4 => P(11),
      I5 => \high_reg[0][17]\(11),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(11)
    );
\high[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(13),
      I1 => \high_reg[0][17]\(13),
      I2 => \high_reg[1][25]\(3),
      I3 => \high_reg[1][25]\(2),
      I4 => P(12),
      I5 => \high_reg[0][17]\(12),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(12)
    );
\high[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(14),
      I1 => \high_reg[0][17]\(14),
      I2 => \high_reg[1][25]\(4),
      I3 => \high_reg[1][25]\(3),
      I4 => P(13),
      I5 => \high_reg[0][17]\(13),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(13)
    );
\high[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(15),
      I1 => \high_reg[0][17]\(15),
      I2 => \high_reg[1][25]\(5),
      I3 => \high_reg[1][25]\(4),
      I4 => P(14),
      I5 => \high_reg[0][17]\(14),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(14)
    );
\high[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(16),
      I1 => \high_reg[0][17]\(16),
      I2 => \high_reg[1][25]\(6),
      I3 => \high_reg[1][25]\(5),
      I4 => P(15),
      I5 => \high_reg[0][17]\(15),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(15)
    );
\high[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(17),
      I1 => \high_reg[0][17]\(17),
      I2 => \high_reg[1][25]\(7),
      I3 => \high_reg[1][25]\(6),
      I4 => P(16),
      I5 => \high_reg[0][17]\(16),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(16)
    );
\high[1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => P(18),
      I1 => \high_reg[1][25]\(8),
      I2 => \high_reg[1][25]\(7),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(17)
    );
\high[1][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(19),
      I1 => \high_reg[1][25]\(9),
      I2 => \high_reg[1][25]\(8),
      I3 => P(18),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(18)
    );
\high[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(1),
      I1 => P(1),
      I2 => \high_reg[1][9]\(0),
      I3 => P(0),
      I4 => \high_reg[0][17]\(0),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(0)
    );
\high[1][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(20),
      I1 => \high_reg[1][25]\(10),
      I2 => \high_reg[1][25]\(9),
      I3 => P(19),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(19)
    );
\high[1][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(21),
      I1 => \high_reg[1][25]\(11),
      I2 => \high_reg[1][25]\(10),
      I3 => P(20),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(20)
    );
\high[1][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(22),
      I1 => \high_reg[1][25]\(12),
      I2 => \high_reg[1][25]\(11),
      I3 => P(21),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(21)
    );
\high[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(23),
      I1 => \high_reg[1][25]\(13),
      I2 => \high_reg[1][25]\(12),
      I3 => P(22),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(22)
    );
\high[1][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(24),
      I1 => \high_reg[1][25]\(14),
      I2 => \high_reg[1][25]\(13),
      I3 => P(23),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(23)
    );
\high[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \high_reg[1][25]\(15),
      I1 => \high_reg[1][25]\(14),
      I2 => P(24),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(24)
    );
\high[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(2),
      I1 => P(2),
      I2 => \high_reg[1][9]\(1),
      I3 => P(1),
      I4 => \high_reg[0][17]\(1),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(1)
    );
\high[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(3),
      I1 => P(3),
      I2 => \high_reg[1][9]\(2),
      I3 => P(2),
      I4 => \high_reg[0][17]\(2),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(2)
    );
\high[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(4),
      I1 => P(4),
      I2 => \high_reg[1][9]\(3),
      I3 => P(3),
      I4 => \high_reg[0][17]\(3),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(3)
    );
\high[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(5),
      I1 => P(5),
      I2 => \high_reg[1][9]\(4),
      I3 => P(4),
      I4 => \high_reg[0][17]\(4),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(4)
    );
\high[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(6),
      I1 => P(6),
      I2 => \high_reg[1][9]\(5),
      I3 => P(5),
      I4 => \high_reg[0][17]\(5),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(5)
    );
\high[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(7),
      I1 => P(7),
      I2 => \high_reg[1][9]\(6),
      I3 => P(6),
      I4 => \high_reg[0][17]\(6),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(6)
    );
\high[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(8),
      I1 => P(8),
      I2 => \high_reg[1][9]\(7),
      I3 => P(7),
      I4 => \high_reg[0][17]\(7),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(7)
    );
\high[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(9),
      I1 => P(9),
      I2 => \high_reg[1][9]\(8),
      I3 => P(8),
      I4 => \high_reg[0][17]\(8),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18 : entity is "csa_3to2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \high[0][0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \high[0][17]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \high[0][18]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \high[0][19]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \high[0][1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \high[0][20]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \high[0][21]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \high[0][22]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \high[0][23]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \high[0][24]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \high[0][2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \high[0][3]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \high[0][4]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \high[0][5]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \high[0][6]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \high[0][7]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \high[0][8]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \high[0][9]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \high[1][10]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \high[1][18]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \high[1][19]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \high[1][1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \high[1][20]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \high[1][21]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \high[1][22]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \high[1][23]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \high[1][24]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \high[1][25]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \high[1][2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \high[1][3]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \high[1][4]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \high[1][5]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \high[1][6]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \high[1][7]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \high[1][8]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \high[1][9]_i_1\ : label is "soft_lutpair327";
begin
\high[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(0),
      I1 => \high_reg[0][17]\(0),
      I2 => P(1),
      I3 => \high_reg[0][17]\(1),
      I4 => \high_reg[1][9]\(0),
      O => D(0)
    );
\high[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(0),
      I1 => P(10),
      I2 => \high_reg[0][17]\(10),
      I3 => P(11),
      I4 => \high_reg[0][17]\(11),
      I5 => \high_reg[1][25]\(1),
      O => D(10)
    );
\high[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(1),
      I1 => P(11),
      I2 => \high_reg[0][17]\(11),
      I3 => P(12),
      I4 => \high_reg[0][17]\(12),
      I5 => \high_reg[1][25]\(2),
      O => D(11)
    );
\high[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(2),
      I1 => P(12),
      I2 => \high_reg[0][17]\(12),
      I3 => P(13),
      I4 => \high_reg[0][17]\(13),
      I5 => \high_reg[1][25]\(3),
      O => D(12)
    );
\high[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(3),
      I1 => P(13),
      I2 => \high_reg[0][17]\(13),
      I3 => P(14),
      I4 => \high_reg[0][17]\(14),
      I5 => \high_reg[1][25]\(4),
      O => D(13)
    );
\high[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(4),
      I1 => P(14),
      I2 => \high_reg[0][17]\(14),
      I3 => P(15),
      I4 => \high_reg[0][17]\(15),
      I5 => \high_reg[1][25]\(5),
      O => D(14)
    );
\high[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(5),
      I1 => P(15),
      I2 => \high_reg[0][17]\(15),
      I3 => P(16),
      I4 => \high_reg[0][17]\(16),
      I5 => \high_reg[1][25]\(6),
      O => D(15)
    );
\high[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(6),
      I1 => P(16),
      I2 => \high_reg[0][17]\(16),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      I5 => \high_reg[1][25]\(7),
      O => D(16)
    );
\high[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(7),
      I1 => P(17),
      I2 => \high_reg[0][17]\(17),
      I3 => P(18),
      I4 => \high_reg[1][25]\(8),
      O => D(17)
    );
\high[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(8),
      I1 => P(18),
      I2 => P(19),
      I3 => \high_reg[1][25]\(9),
      O => D(18)
    );
\high[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(9),
      I1 => P(19),
      I2 => P(20),
      I3 => \high_reg[1][25]\(10),
      O => D(19)
    );
\high[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(1),
      I1 => \high_reg[0][17]\(1),
      I2 => P(2),
      I3 => \high_reg[0][17]\(2),
      I4 => \high_reg[1][9]\(1),
      O => D(1)
    );
\high[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(10),
      I1 => P(20),
      I2 => P(21),
      I3 => \high_reg[1][25]\(11),
      O => D(20)
    );
\high[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(11),
      I1 => P(21),
      I2 => P(22),
      I3 => \high_reg[1][25]\(12),
      O => D(21)
    );
\high[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(12),
      I1 => P(22),
      I2 => P(23),
      I3 => \high_reg[1][25]\(13),
      O => D(22)
    );
\high[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(13),
      I1 => P(23),
      I2 => P(24),
      I3 => \high_reg[1][25]\(14),
      O => D(23)
    );
\high[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \high_reg[1][25]\(14),
      I1 => P(24),
      I2 => \high_reg[1][25]\(15),
      O => D(24)
    );
\high[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(2),
      I1 => \high_reg[0][17]\(2),
      I2 => P(3),
      I3 => \high_reg[0][17]\(3),
      I4 => \high_reg[1][9]\(2),
      O => D(2)
    );
\high[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(3),
      I1 => \high_reg[0][17]\(3),
      I2 => P(4),
      I3 => \high_reg[0][17]\(4),
      I4 => \high_reg[1][9]\(3),
      O => D(3)
    );
\high[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(4),
      I1 => \high_reg[0][17]\(4),
      I2 => P(5),
      I3 => \high_reg[0][17]\(5),
      I4 => \high_reg[1][9]\(4),
      O => D(4)
    );
\high[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(5),
      I1 => \high_reg[0][17]\(5),
      I2 => P(6),
      I3 => \high_reg[0][17]\(6),
      I4 => \high_reg[1][9]\(5),
      O => D(5)
    );
\high[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(6),
      I1 => \high_reg[0][17]\(6),
      I2 => P(7),
      I3 => \high_reg[0][17]\(7),
      I4 => \high_reg[1][9]\(6),
      O => D(6)
    );
\high[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(7),
      I1 => \high_reg[0][17]\(7),
      I2 => P(8),
      I3 => \high_reg[0][17]\(8),
      I4 => \high_reg[1][9]\(7),
      O => D(7)
    );
\high[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(8),
      I1 => \high_reg[0][17]\(8),
      I2 => P(9),
      I3 => \high_reg[0][17]\(9),
      I4 => \high_reg[1][9]\(8),
      O => D(8)
    );
\high[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(9),
      I1 => \high_reg[0][17]\(9),
      I2 => P(10),
      I3 => \high_reg[0][17]\(10),
      I4 => \high_reg[1][25]\(0),
      O => D(9)
    );
\high[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => P(10),
      I1 => \high_reg[0][17]\(10),
      I2 => \high_reg[1][25]\(0),
      I3 => P(9),
      I4 => \high_reg[0][17]\(9),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(9)
    );
\high[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(11),
      I1 => \high_reg[0][17]\(11),
      I2 => \high_reg[1][25]\(1),
      I3 => \high_reg[1][25]\(0),
      I4 => P(10),
      I5 => \high_reg[0][17]\(10),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(10)
    );
\high[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(12),
      I1 => \high_reg[0][17]\(12),
      I2 => \high_reg[1][25]\(2),
      I3 => \high_reg[1][25]\(1),
      I4 => P(11),
      I5 => \high_reg[0][17]\(11),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(11)
    );
\high[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(13),
      I1 => \high_reg[0][17]\(13),
      I2 => \high_reg[1][25]\(3),
      I3 => \high_reg[1][25]\(2),
      I4 => P(12),
      I5 => \high_reg[0][17]\(12),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(12)
    );
\high[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(14),
      I1 => \high_reg[0][17]\(14),
      I2 => \high_reg[1][25]\(4),
      I3 => \high_reg[1][25]\(3),
      I4 => P(13),
      I5 => \high_reg[0][17]\(13),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(13)
    );
\high[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(15),
      I1 => \high_reg[0][17]\(15),
      I2 => \high_reg[1][25]\(5),
      I3 => \high_reg[1][25]\(4),
      I4 => P(14),
      I5 => \high_reg[0][17]\(14),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(14)
    );
\high[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(16),
      I1 => \high_reg[0][17]\(16),
      I2 => \high_reg[1][25]\(6),
      I3 => \high_reg[1][25]\(5),
      I4 => P(15),
      I5 => \high_reg[0][17]\(15),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(15)
    );
\high[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(17),
      I1 => \high_reg[0][17]\(17),
      I2 => \high_reg[1][25]\(7),
      I3 => \high_reg[1][25]\(6),
      I4 => P(16),
      I5 => \high_reg[0][17]\(16),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(16)
    );
\high[1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => P(18),
      I1 => \high_reg[1][25]\(8),
      I2 => \high_reg[1][25]\(7),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(17)
    );
\high[1][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(19),
      I1 => \high_reg[1][25]\(9),
      I2 => \high_reg[1][25]\(8),
      I3 => P(18),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(18)
    );
\high[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(1),
      I1 => P(1),
      I2 => \high_reg[1][9]\(0),
      I3 => P(0),
      I4 => \high_reg[0][17]\(0),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(0)
    );
\high[1][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(20),
      I1 => \high_reg[1][25]\(10),
      I2 => \high_reg[1][25]\(9),
      I3 => P(19),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(19)
    );
\high[1][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(21),
      I1 => \high_reg[1][25]\(11),
      I2 => \high_reg[1][25]\(10),
      I3 => P(20),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(20)
    );
\high[1][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(22),
      I1 => \high_reg[1][25]\(12),
      I2 => \high_reg[1][25]\(11),
      I3 => P(21),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(21)
    );
\high[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(23),
      I1 => \high_reg[1][25]\(13),
      I2 => \high_reg[1][25]\(12),
      I3 => P(22),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(22)
    );
\high[1][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(24),
      I1 => \high_reg[1][25]\(14),
      I2 => \high_reg[1][25]\(13),
      I3 => P(23),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(23)
    );
\high[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \high_reg[1][25]\(15),
      I1 => \high_reg[1][25]\(14),
      I2 => P(24),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(24)
    );
\high[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(2),
      I1 => P(2),
      I2 => \high_reg[1][9]\(1),
      I3 => P(1),
      I4 => \high_reg[0][17]\(1),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(1)
    );
\high[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(3),
      I1 => P(3),
      I2 => \high_reg[1][9]\(2),
      I3 => P(2),
      I4 => \high_reg[0][17]\(2),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(2)
    );
\high[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(4),
      I1 => P(4),
      I2 => \high_reg[1][9]\(3),
      I3 => P(3),
      I4 => \high_reg[0][17]\(3),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(3)
    );
\high[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(5),
      I1 => P(5),
      I2 => \high_reg[1][9]\(4),
      I3 => P(4),
      I4 => \high_reg[0][17]\(4),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(4)
    );
\high[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(6),
      I1 => P(6),
      I2 => \high_reg[1][9]\(5),
      I3 => P(5),
      I4 => \high_reg[0][17]\(5),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(5)
    );
\high[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(7),
      I1 => P(7),
      I2 => \high_reg[1][9]\(6),
      I3 => P(6),
      I4 => \high_reg[0][17]\(6),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(6)
    );
\high[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(8),
      I1 => P(8),
      I2 => \high_reg[1][9]\(7),
      I3 => P(7),
      I4 => \high_reg[0][17]\(7),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(7)
    );
\high[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(9),
      I1 => P(9),
      I2 => \high_reg[1][9]\(8),
      I3 => P(8),
      I4 => \high_reg[0][17]\(8),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42 : entity is "csa_3to2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \high[0][0]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \high[0][17]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \high[0][18]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \high[0][19]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \high[0][1]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \high[0][20]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \high[0][21]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \high[0][22]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \high[0][23]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \high[0][24]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \high[0][2]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \high[0][3]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \high[0][4]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \high[0][5]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \high[0][6]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \high[0][7]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \high[0][8]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \high[0][9]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \high[1][10]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \high[1][18]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \high[1][19]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \high[1][1]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \high[1][20]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \high[1][21]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \high[1][22]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \high[1][23]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \high[1][24]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \high[1][25]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \high[1][2]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \high[1][3]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \high[1][4]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \high[1][5]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \high[1][6]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \high[1][7]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \high[1][8]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \high[1][9]_i_1__0\ : label is "soft_lutpair244";
begin
\high[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(0),
      I1 => \high_reg[0][17]\(0),
      I2 => P(1),
      I3 => \high_reg[0][17]\(1),
      I4 => \high_reg[1][9]\(0),
      O => D(0)
    );
\high[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(0),
      I1 => P(10),
      I2 => \high_reg[0][17]\(10),
      I3 => P(11),
      I4 => \high_reg[0][17]\(11),
      I5 => \high_reg[1][25]\(1),
      O => D(10)
    );
\high[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(1),
      I1 => P(11),
      I2 => \high_reg[0][17]\(11),
      I3 => P(12),
      I4 => \high_reg[0][17]\(12),
      I5 => \high_reg[1][25]\(2),
      O => D(11)
    );
\high[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(2),
      I1 => P(12),
      I2 => \high_reg[0][17]\(12),
      I3 => P(13),
      I4 => \high_reg[0][17]\(13),
      I5 => \high_reg[1][25]\(3),
      O => D(12)
    );
\high[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(3),
      I1 => P(13),
      I2 => \high_reg[0][17]\(13),
      I3 => P(14),
      I4 => \high_reg[0][17]\(14),
      I5 => \high_reg[1][25]\(4),
      O => D(13)
    );
\high[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(4),
      I1 => P(14),
      I2 => \high_reg[0][17]\(14),
      I3 => P(15),
      I4 => \high_reg[0][17]\(15),
      I5 => \high_reg[1][25]\(5),
      O => D(14)
    );
\high[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(5),
      I1 => P(15),
      I2 => \high_reg[0][17]\(15),
      I3 => P(16),
      I4 => \high_reg[0][17]\(16),
      I5 => \high_reg[1][25]\(6),
      O => D(15)
    );
\high[0][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(6),
      I1 => P(16),
      I2 => \high_reg[0][17]\(16),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      I5 => \high_reg[1][25]\(7),
      O => D(16)
    );
\high[0][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(7),
      I1 => P(17),
      I2 => \high_reg[0][17]\(17),
      I3 => P(18),
      I4 => \high_reg[1][25]\(8),
      O => D(17)
    );
\high[0][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(8),
      I1 => P(18),
      I2 => P(19),
      I3 => \high_reg[1][25]\(9),
      O => D(18)
    );
\high[0][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(9),
      I1 => P(19),
      I2 => P(20),
      I3 => \high_reg[1][25]\(10),
      O => D(19)
    );
\high[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(1),
      I1 => \high_reg[0][17]\(1),
      I2 => P(2),
      I3 => \high_reg[0][17]\(2),
      I4 => \high_reg[1][9]\(1),
      O => D(1)
    );
\high[0][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(10),
      I1 => P(20),
      I2 => P(21),
      I3 => \high_reg[1][25]\(11),
      O => D(20)
    );
\high[0][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(11),
      I1 => P(21),
      I2 => P(22),
      I3 => \high_reg[1][25]\(12),
      O => D(21)
    );
\high[0][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(12),
      I1 => P(22),
      I2 => P(23),
      I3 => \high_reg[1][25]\(13),
      O => D(22)
    );
\high[0][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(13),
      I1 => P(23),
      I2 => P(24),
      I3 => \high_reg[1][25]\(14),
      O => D(23)
    );
\high[0][24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \high_reg[1][25]\(14),
      I1 => P(24),
      I2 => \high_reg[1][25]\(15),
      O => D(24)
    );
\high[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(2),
      I1 => \high_reg[0][17]\(2),
      I2 => P(3),
      I3 => \high_reg[0][17]\(3),
      I4 => \high_reg[1][9]\(2),
      O => D(2)
    );
\high[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(3),
      I1 => \high_reg[0][17]\(3),
      I2 => P(4),
      I3 => \high_reg[0][17]\(4),
      I4 => \high_reg[1][9]\(3),
      O => D(3)
    );
\high[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(4),
      I1 => \high_reg[0][17]\(4),
      I2 => P(5),
      I3 => \high_reg[0][17]\(5),
      I4 => \high_reg[1][9]\(4),
      O => D(4)
    );
\high[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(5),
      I1 => \high_reg[0][17]\(5),
      I2 => P(6),
      I3 => \high_reg[0][17]\(6),
      I4 => \high_reg[1][9]\(5),
      O => D(5)
    );
\high[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(6),
      I1 => \high_reg[0][17]\(6),
      I2 => P(7),
      I3 => \high_reg[0][17]\(7),
      I4 => \high_reg[1][9]\(6),
      O => D(6)
    );
\high[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(7),
      I1 => \high_reg[0][17]\(7),
      I2 => P(8),
      I3 => \high_reg[0][17]\(8),
      I4 => \high_reg[1][9]\(7),
      O => D(7)
    );
\high[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(8),
      I1 => \high_reg[0][17]\(8),
      I2 => P(9),
      I3 => \high_reg[0][17]\(9),
      I4 => \high_reg[1][9]\(8),
      O => D(8)
    );
\high[0][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(9),
      I1 => \high_reg[0][17]\(9),
      I2 => P(10),
      I3 => \high_reg[0][17]\(10),
      I4 => \high_reg[1][25]\(0),
      O => D(9)
    );
\high[1][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => P(10),
      I1 => \high_reg[0][17]\(10),
      I2 => \high_reg[1][25]\(0),
      I3 => P(9),
      I4 => \high_reg[0][17]\(9),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(9)
    );
\high[1][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(11),
      I1 => \high_reg[0][17]\(11),
      I2 => \high_reg[1][25]\(1),
      I3 => \high_reg[1][25]\(0),
      I4 => P(10),
      I5 => \high_reg[0][17]\(10),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(10)
    );
\high[1][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(12),
      I1 => \high_reg[0][17]\(12),
      I2 => \high_reg[1][25]\(2),
      I3 => \high_reg[1][25]\(1),
      I4 => P(11),
      I5 => \high_reg[0][17]\(11),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(11)
    );
\high[1][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(13),
      I1 => \high_reg[0][17]\(13),
      I2 => \high_reg[1][25]\(3),
      I3 => \high_reg[1][25]\(2),
      I4 => P(12),
      I5 => \high_reg[0][17]\(12),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(12)
    );
\high[1][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(14),
      I1 => \high_reg[0][17]\(14),
      I2 => \high_reg[1][25]\(4),
      I3 => \high_reg[1][25]\(3),
      I4 => P(13),
      I5 => \high_reg[0][17]\(13),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(13)
    );
\high[1][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(15),
      I1 => \high_reg[0][17]\(15),
      I2 => \high_reg[1][25]\(5),
      I3 => \high_reg[1][25]\(4),
      I4 => P(14),
      I5 => \high_reg[0][17]\(14),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(14)
    );
\high[1][16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(16),
      I1 => \high_reg[0][17]\(16),
      I2 => \high_reg[1][25]\(6),
      I3 => \high_reg[1][25]\(5),
      I4 => P(15),
      I5 => \high_reg[0][17]\(15),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(15)
    );
\high[1][17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(17),
      I1 => \high_reg[0][17]\(17),
      I2 => \high_reg[1][25]\(7),
      I3 => \high_reg[1][25]\(6),
      I4 => P(16),
      I5 => \high_reg[0][17]\(16),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(16)
    );
\high[1][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => P(18),
      I1 => \high_reg[1][25]\(8),
      I2 => \high_reg[1][25]\(7),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(17)
    );
\high[1][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(19),
      I1 => \high_reg[1][25]\(9),
      I2 => \high_reg[1][25]\(8),
      I3 => P(18),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(18)
    );
\high[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(1),
      I1 => P(1),
      I2 => \high_reg[1][9]\(0),
      I3 => P(0),
      I4 => \high_reg[0][17]\(0),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(0)
    );
\high[1][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(20),
      I1 => \high_reg[1][25]\(10),
      I2 => \high_reg[1][25]\(9),
      I3 => P(19),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(19)
    );
\high[1][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(21),
      I1 => \high_reg[1][25]\(11),
      I2 => \high_reg[1][25]\(10),
      I3 => P(20),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(20)
    );
\high[1][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(22),
      I1 => \high_reg[1][25]\(12),
      I2 => \high_reg[1][25]\(11),
      I3 => P(21),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(21)
    );
\high[1][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(23),
      I1 => \high_reg[1][25]\(13),
      I2 => \high_reg[1][25]\(12),
      I3 => P(22),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(22)
    );
\high[1][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(24),
      I1 => \high_reg[1][25]\(14),
      I2 => \high_reg[1][25]\(13),
      I3 => P(23),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(23)
    );
\high[1][25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \high_reg[1][25]\(15),
      I1 => \high_reg[1][25]\(14),
      I2 => P(24),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(24)
    );
\high[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(2),
      I1 => P(2),
      I2 => \high_reg[1][9]\(1),
      I3 => P(1),
      I4 => \high_reg[0][17]\(1),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(1)
    );
\high[1][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(3),
      I1 => P(3),
      I2 => \high_reg[1][9]\(2),
      I3 => P(2),
      I4 => \high_reg[0][17]\(2),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(2)
    );
\high[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(4),
      I1 => P(4),
      I2 => \high_reg[1][9]\(3),
      I3 => P(3),
      I4 => \high_reg[0][17]\(3),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(3)
    );
\high[1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(5),
      I1 => P(5),
      I2 => \high_reg[1][9]\(4),
      I3 => P(4),
      I4 => \high_reg[0][17]\(4),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(4)
    );
\high[1][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(6),
      I1 => P(6),
      I2 => \high_reg[1][9]\(5),
      I3 => P(5),
      I4 => \high_reg[0][17]\(5),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(5)
    );
\high[1][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(7),
      I1 => P(7),
      I2 => \high_reg[1][9]\(6),
      I3 => P(6),
      I4 => \high_reg[0][17]\(6),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(6)
    );
\high[1][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(8),
      I1 => P(8),
      I2 => \high_reg[1][9]\(7),
      I3 => P(7),
      I4 => \high_reg[0][17]\(7),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(7)
    );
\high[1][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(9),
      I1 => P(9),
      I2 => \high_reg[1][9]\(8),
      I3 => P(8),
      I4 => \high_reg[0][17]\(8),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62 : entity is "csa_3to2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \high[0][0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \high[0][17]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \high[0][18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \high[0][19]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \high[0][1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \high[0][20]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \high[0][21]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \high[0][22]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \high[0][23]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \high[0][24]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \high[0][2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \high[0][3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \high[0][4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \high[0][5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \high[0][6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \high[0][7]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \high[0][8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \high[0][9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \high[1][10]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \high[1][18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \high[1][19]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \high[1][1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \high[1][20]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \high[1][21]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \high[1][22]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \high[1][23]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \high[1][24]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \high[1][25]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \high[1][2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \high[1][3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \high[1][4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \high[1][5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \high[1][6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \high[1][7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \high[1][8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \high[1][9]_i_1\ : label is "soft_lutpair162";
begin
\high[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(0),
      I1 => \high_reg[0][17]\(0),
      I2 => P(1),
      I3 => \high_reg[0][17]\(1),
      I4 => \high_reg[1][9]\(0),
      O => D(0)
    );
\high[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(0),
      I1 => P(10),
      I2 => \high_reg[0][17]\(10),
      I3 => P(11),
      I4 => \high_reg[0][17]\(11),
      I5 => \high_reg[1][25]\(1),
      O => D(10)
    );
\high[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(1),
      I1 => P(11),
      I2 => \high_reg[0][17]\(11),
      I3 => P(12),
      I4 => \high_reg[0][17]\(12),
      I5 => \high_reg[1][25]\(2),
      O => D(11)
    );
\high[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(2),
      I1 => P(12),
      I2 => \high_reg[0][17]\(12),
      I3 => P(13),
      I4 => \high_reg[0][17]\(13),
      I5 => \high_reg[1][25]\(3),
      O => D(12)
    );
\high[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(3),
      I1 => P(13),
      I2 => \high_reg[0][17]\(13),
      I3 => P(14),
      I4 => \high_reg[0][17]\(14),
      I5 => \high_reg[1][25]\(4),
      O => D(13)
    );
\high[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(4),
      I1 => P(14),
      I2 => \high_reg[0][17]\(14),
      I3 => P(15),
      I4 => \high_reg[0][17]\(15),
      I5 => \high_reg[1][25]\(5),
      O => D(14)
    );
\high[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(5),
      I1 => P(15),
      I2 => \high_reg[0][17]\(15),
      I3 => P(16),
      I4 => \high_reg[0][17]\(16),
      I5 => \high_reg[1][25]\(6),
      O => D(15)
    );
\high[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(6),
      I1 => P(16),
      I2 => \high_reg[0][17]\(16),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      I5 => \high_reg[1][25]\(7),
      O => D(16)
    );
\high[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \high_reg[1][25]\(7),
      I1 => P(17),
      I2 => \high_reg[0][17]\(17),
      I3 => P(18),
      I4 => \high_reg[1][25]\(8),
      O => D(17)
    );
\high[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(8),
      I1 => P(18),
      I2 => P(19),
      I3 => \high_reg[1][25]\(9),
      O => D(18)
    );
\high[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(9),
      I1 => P(19),
      I2 => P(20),
      I3 => \high_reg[1][25]\(10),
      O => D(19)
    );
\high[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(1),
      I1 => \high_reg[0][17]\(1),
      I2 => P(2),
      I3 => \high_reg[0][17]\(2),
      I4 => \high_reg[1][9]\(1),
      O => D(1)
    );
\high[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(10),
      I1 => P(20),
      I2 => P(21),
      I3 => \high_reg[1][25]\(11),
      O => D(20)
    );
\high[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(11),
      I1 => P(21),
      I2 => P(22),
      I3 => \high_reg[1][25]\(12),
      O => D(21)
    );
\high[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(12),
      I1 => P(22),
      I2 => P(23),
      I3 => \high_reg[1][25]\(13),
      O => D(22)
    );
\high[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \high_reg[1][25]\(13),
      I1 => P(23),
      I2 => P(24),
      I3 => \high_reg[1][25]\(14),
      O => D(23)
    );
\high[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \high_reg[1][25]\(14),
      I1 => P(24),
      I2 => \high_reg[1][25]\(15),
      O => D(24)
    );
\high[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(2),
      I1 => \high_reg[0][17]\(2),
      I2 => P(3),
      I3 => \high_reg[0][17]\(3),
      I4 => \high_reg[1][9]\(2),
      O => D(2)
    );
\high[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(3),
      I1 => \high_reg[0][17]\(3),
      I2 => P(4),
      I3 => \high_reg[0][17]\(4),
      I4 => \high_reg[1][9]\(3),
      O => D(3)
    );
\high[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(4),
      I1 => \high_reg[0][17]\(4),
      I2 => P(5),
      I3 => \high_reg[0][17]\(5),
      I4 => \high_reg[1][9]\(4),
      O => D(4)
    );
\high[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(5),
      I1 => \high_reg[0][17]\(5),
      I2 => P(6),
      I3 => \high_reg[0][17]\(6),
      I4 => \high_reg[1][9]\(5),
      O => D(5)
    );
\high[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(6),
      I1 => \high_reg[0][17]\(6),
      I2 => P(7),
      I3 => \high_reg[0][17]\(7),
      I4 => \high_reg[1][9]\(6),
      O => D(6)
    );
\high[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(7),
      I1 => \high_reg[0][17]\(7),
      I2 => P(8),
      I3 => \high_reg[0][17]\(8),
      I4 => \high_reg[1][9]\(7),
      O => D(7)
    );
\high[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(8),
      I1 => \high_reg[0][17]\(8),
      I2 => P(9),
      I3 => \high_reg[0][17]\(9),
      I4 => \high_reg[1][9]\(8),
      O => D(8)
    );
\high[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => P(9),
      I1 => \high_reg[0][17]\(9),
      I2 => P(10),
      I3 => \high_reg[0][17]\(10),
      I4 => \high_reg[1][25]\(0),
      O => D(9)
    );
\high[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000000"
    )
        port map (
      I0 => P(10),
      I1 => \high_reg[0][17]\(10),
      I2 => \high_reg[1][25]\(0),
      I3 => P(9),
      I4 => \high_reg[0][17]\(9),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(9)
    );
\high[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(11),
      I1 => \high_reg[0][17]\(11),
      I2 => \high_reg[1][25]\(1),
      I3 => \high_reg[1][25]\(0),
      I4 => P(10),
      I5 => \high_reg[0][17]\(10),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(10)
    );
\high[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(12),
      I1 => \high_reg[0][17]\(12),
      I2 => \high_reg[1][25]\(2),
      I3 => \high_reg[1][25]\(1),
      I4 => P(11),
      I5 => \high_reg[0][17]\(11),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(11)
    );
\high[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(13),
      I1 => \high_reg[0][17]\(13),
      I2 => \high_reg[1][25]\(3),
      I3 => \high_reg[1][25]\(2),
      I4 => P(12),
      I5 => \high_reg[0][17]\(12),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(12)
    );
\high[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(14),
      I1 => \high_reg[0][17]\(14),
      I2 => \high_reg[1][25]\(4),
      I3 => \high_reg[1][25]\(3),
      I4 => P(13),
      I5 => \high_reg[0][17]\(13),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(13)
    );
\high[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(15),
      I1 => \high_reg[0][17]\(15),
      I2 => \high_reg[1][25]\(5),
      I3 => \high_reg[1][25]\(4),
      I4 => P(14),
      I5 => \high_reg[0][17]\(14),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(14)
    );
\high[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(16),
      I1 => \high_reg[0][17]\(16),
      I2 => \high_reg[1][25]\(6),
      I3 => \high_reg[1][25]\(5),
      I4 => P(15),
      I5 => \high_reg[0][17]\(15),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(15)
    );
\high[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => P(17),
      I1 => \high_reg[0][17]\(17),
      I2 => \high_reg[1][25]\(7),
      I3 => \high_reg[1][25]\(6),
      I4 => P(16),
      I5 => \high_reg[0][17]\(16),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(16)
    );
\high[1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => P(18),
      I1 => \high_reg[1][25]\(8),
      I2 => \high_reg[1][25]\(7),
      I3 => P(17),
      I4 => \high_reg[0][17]\(17),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(17)
    );
\high[1][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(19),
      I1 => \high_reg[1][25]\(9),
      I2 => \high_reg[1][25]\(8),
      I3 => P(18),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(18)
    );
\high[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(1),
      I1 => P(1),
      I2 => \high_reg[1][9]\(0),
      I3 => P(0),
      I4 => \high_reg[0][17]\(0),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(0)
    );
\high[1][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(20),
      I1 => \high_reg[1][25]\(10),
      I2 => \high_reg[1][25]\(9),
      I3 => P(19),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(19)
    );
\high[1][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(21),
      I1 => \high_reg[1][25]\(11),
      I2 => \high_reg[1][25]\(10),
      I3 => P(20),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(20)
    );
\high[1][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(22),
      I1 => \high_reg[1][25]\(12),
      I2 => \high_reg[1][25]\(11),
      I3 => P(21),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(21)
    );
\high[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(23),
      I1 => \high_reg[1][25]\(13),
      I2 => \high_reg[1][25]\(12),
      I3 => P(22),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(22)
    );
\high[1][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => P(24),
      I1 => \high_reg[1][25]\(14),
      I2 => \high_reg[1][25]\(13),
      I3 => P(23),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(23)
    );
\high[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \high_reg[1][25]\(15),
      I1 => \high_reg[1][25]\(14),
      I2 => P(24),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(24)
    );
\high[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(2),
      I1 => P(2),
      I2 => \high_reg[1][9]\(1),
      I3 => P(1),
      I4 => \high_reg[0][17]\(1),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(1)
    );
\high[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(3),
      I1 => P(3),
      I2 => \high_reg[1][9]\(2),
      I3 => P(2),
      I4 => \high_reg[0][17]\(2),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(2)
    );
\high[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(4),
      I1 => P(4),
      I2 => \high_reg[1][9]\(3),
      I3 => P(3),
      I4 => \high_reg[0][17]\(3),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(3)
    );
\high[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(5),
      I1 => P(5),
      I2 => \high_reg[1][9]\(4),
      I3 => P(4),
      I4 => \high_reg[0][17]\(4),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(4)
    );
\high[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(6),
      I1 => P(6),
      I2 => \high_reg[1][9]\(5),
      I3 => P(5),
      I4 => \high_reg[0][17]\(5),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(5)
    );
\high[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(7),
      I1 => P(7),
      I2 => \high_reg[1][9]\(6),
      I3 => P(6),
      I4 => \high_reg[0][17]\(6),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(6)
    );
\high[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(8),
      I1 => P(8),
      I2 => \high_reg[1][9]\(7),
      I3 => P(7),
      I4 => \high_reg[0][17]\(7),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(7)
    );
\high[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => \high_reg[0][17]\(9),
      I1 => P(9),
      I2 => \high_reg[1][9]\(8),
      I3 => P(8),
      I4 => \high_reg[0][17]\(8),
      O => \genblk3[1].genblk1[1].p_product_reg[3]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2 is
  port (
    \madd_res_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \madd_res_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \y_reg[31]_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dif_by_2_DP : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2 is
  signal e_div : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shift_array[0][0]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \shift_array[0][10]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \shift_array[0][11]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \shift_array[0][12]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \shift_array[0][13]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \shift_array[0][14]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \shift_array[0][15]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \shift_array[0][16]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \shift_array[0][17]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \shift_array[0][18]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \shift_array[0][19]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \shift_array[0][1]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \shift_array[0][20]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \shift_array[0][21]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \shift_array[0][22]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \shift_array[0][23]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \shift_array[0][24]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \shift_array[0][25]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \shift_array[0][26]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \shift_array[0][27]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \shift_array[0][28]_i_1__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \shift_array[0][29]_i_1__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_1__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \shift_array[0][30]_i_1__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \shift_array[0][31]_i_1__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \shift_array[0][3]_i_1__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \shift_array[0][4]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \shift_array[0][5]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \shift_array[0][6]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \shift_array[0][7]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \shift_array[0][8]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \shift_array[0][9]_i_1__1\ : label is "soft_lutpair274";
begin
\shift_array[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(0),
      I1 => Q(0),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(0)
    );
\shift_array[0][10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(10),
      I1 => Q(10),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(10)
    );
\shift_array[0][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(11),
      I1 => Q(11),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(11)
    );
\shift_array[0][12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(12),
      I1 => Q(12),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(12)
    );
\shift_array[0][13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(13),
      I1 => Q(13),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(13)
    );
\shift_array[0][14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(14),
      I1 => Q(14),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(14)
    );
\shift_array[0][15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(15),
      I1 => Q(15),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(15)
    );
\shift_array[0][16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(16),
      I1 => Q(16),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(16)
    );
\shift_array[0][17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(17),
      I1 => Q(17),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(17)
    );
\shift_array[0][18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(18),
      I1 => Q(18),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(18)
    );
\shift_array[0][19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(19),
      I1 => Q(19),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(19)
    );
\shift_array[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(1),
      I1 => Q(1),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(1)
    );
\shift_array[0][20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(20),
      I1 => Q(20),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(20)
    );
\shift_array[0][21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(21),
      I1 => Q(21),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(21)
    );
\shift_array[0][22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(22),
      I1 => Q(22),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(22)
    );
\shift_array[0][23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(23),
      I1 => Q(23),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(23)
    );
\shift_array[0][24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(24),
      I1 => Q(24),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(24)
    );
\shift_array[0][25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(25),
      I1 => Q(25),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(25)
    );
\shift_array[0][26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(26),
      I1 => Q(26),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(26)
    );
\shift_array[0][27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(27),
      I1 => Q(27),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(27)
    );
\shift_array[0][28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(28),
      I1 => Q(28),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(28)
    );
\shift_array[0][29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(29),
      I1 => Q(29),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(29)
    );
\shift_array[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(2),
      I1 => Q(2),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(2)
    );
\shift_array[0][30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(30),
      I1 => Q(30),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(30)
    );
\shift_array[0][31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(31),
      I1 => Q(31),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(31)
    );
\shift_array[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(3),
      I1 => Q(3),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(3)
    );
\shift_array[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(4),
      I1 => Q(4),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(4)
    );
\shift_array[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(5),
      I1 => Q(5),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(5)
    );
\shift_array[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(6),
      I1 => Q(6),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(6)
    );
\shift_array[0][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(7),
      I1 => Q(7),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(7)
    );
\shift_array[0][8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(8),
      I1 => Q(8),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(8)
    );
\shift_array[0][9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(9),
      I1 => Q(9),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(9)
    );
\y[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(5),
      I1 => \genblk1[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(3)
    );
\y[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(4),
      I1 => \genblk1[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(2)
    );
\y[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(3),
      I1 => \genblk1[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(1)
    );
\y[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(2),
      I1 => \genblk1[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(0)
    );
\y[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(9),
      I1 => \genblk8[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(3)
    );
\y[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(8),
      I1 => \genblk1[0].q_reg\(6),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(2)
    );
\y[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(7),
      I1 => \genblk1[0].q_reg\(5),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(1)
    );
\y[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(6),
      I1 => \genblk1[0].q_reg\(4),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(0)
    );
\y[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(13),
      I1 => \genblk1[0].q_reg\(7),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(3)
    );
\y[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(12),
      I1 => \genblk8[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(2)
    );
\y[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(11),
      I1 => \genblk8[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(1)
    );
\y[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(10),
      I1 => \genblk8[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(0)
    );
\y[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(17),
      I1 => \genblk1[0].q_reg\(11),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(3)
    );
\y[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(16),
      I1 => \genblk1[0].q_reg\(10),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(2)
    );
\y[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(15),
      I1 => \genblk1[0].q_reg\(9),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(1)
    );
\y[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(14),
      I1 => \genblk1[0].q_reg\(8),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(0)
    );
\y[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(21),
      I1 => \genblk1[0].q_reg\(15),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(3)
    );
\y[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(20),
      I1 => \genblk1[0].q_reg\(14),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(2)
    );
\y[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(19),
      I1 => \genblk1[0].q_reg\(13),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(1)
    );
\y[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(18),
      I1 => \genblk1[0].q_reg\(12),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(0)
    );
\y[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(24),
      I1 => \genblk1[0].q_reg\(18),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[31]\(2)
    );
\y[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(23),
      I1 => \genblk1[0].q_reg\(17),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[31]\(1)
    );
\y[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(22),
      I1 => \genblk1[0].q_reg\(16),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[31]\(0)
    );
\y[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_reg[31]_1\(1),
      I1 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[1]\(0)
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => e_div(0),
      R => '0'
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => e_div(10),
      R => '0'
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => e_div(11),
      R => '0'
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => e_div(12),
      R => '0'
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => e_div(13),
      R => '0'
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => e_div(14),
      R => '0'
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => e_div(15),
      R => '0'
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => e_div(16),
      R => '0'
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => e_div(17),
      R => '0'
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => e_div(18),
      R => '0'
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => e_div(19),
      R => '0'
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => e_div(1),
      R => '0'
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => e_div(20),
      R => '0'
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => e_div(21),
      R => '0'
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => e_div(22),
      R => '0'
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => e_div(23),
      R => '0'
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => e_div(24),
      R => '0'
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => e_div(25),
      R => '0'
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => e_div(26),
      R => '0'
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => e_div(27),
      R => '0'
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => e_div(28),
      R => '0'
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => e_div(29),
      R => '0'
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => e_div(2),
      R => '0'
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => e_div(30),
      R => '0'
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => e_div(31),
      R => '0'
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => e_div(3),
      R => '0'
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => e_div(4),
      R => '0'
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => e_div(5),
      R => '0'
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => e_div(6),
      R => '0'
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => e_div(7),
      R => '0'
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => e_div(8),
      R => '0'
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => e_div(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27 is
  port (
    \msub_res_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msub_res_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \y_reg[31]_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dif_by_2_DP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27 : entity is "divby2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27 is
  signal o_div : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shift_array[0][0]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \shift_array[0][10]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \shift_array[0][11]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \shift_array[0][12]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \shift_array[0][13]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \shift_array[0][14]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \shift_array[0][15]_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \shift_array[0][16]_i_1__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \shift_array[0][17]_i_1__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \shift_array[0][18]_i_1__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \shift_array[0][19]_i_1__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \shift_array[0][1]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \shift_array[0][20]_i_1__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \shift_array[0][21]_i_1__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \shift_array[0][22]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \shift_array[0][23]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \shift_array[0][24]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \shift_array[0][25]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \shift_array[0][26]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \shift_array[0][27]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \shift_array[0][28]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \shift_array[0][29]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \shift_array[0][30]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \shift_array[0][31]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \shift_array[0][3]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \shift_array[0][4]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \shift_array[0][5]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \shift_array[0][6]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \shift_array[0][7]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \shift_array[0][8]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \shift_array[0][9]_i_1__2\ : label is "soft_lutpair290";
begin
\shift_array[0][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(0),
      I1 => Q(0),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(0)
    );
\shift_array[0][10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(10),
      I1 => Q(10),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(10)
    );
\shift_array[0][11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(11),
      I1 => Q(11),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(11)
    );
\shift_array[0][12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(12),
      I1 => Q(12),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(12)
    );
\shift_array[0][13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(13),
      I1 => Q(13),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(13)
    );
\shift_array[0][14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(14),
      I1 => Q(14),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(14)
    );
\shift_array[0][15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(15),
      I1 => Q(15),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(15)
    );
\shift_array[0][16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(16),
      I1 => Q(16),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(16)
    );
\shift_array[0][17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(17),
      I1 => Q(17),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(17)
    );
\shift_array[0][18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(18),
      I1 => Q(18),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(18)
    );
\shift_array[0][19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(19),
      I1 => Q(19),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(19)
    );
\shift_array[0][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(1),
      I1 => Q(1),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(1)
    );
\shift_array[0][20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(20),
      I1 => Q(20),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(20)
    );
\shift_array[0][21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(21),
      I1 => Q(21),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(21)
    );
\shift_array[0][22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(22),
      I1 => Q(22),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(22)
    );
\shift_array[0][23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(23),
      I1 => Q(23),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(23)
    );
\shift_array[0][24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(24),
      I1 => Q(24),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(24)
    );
\shift_array[0][25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(25),
      I1 => Q(25),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(25)
    );
\shift_array[0][26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(26),
      I1 => Q(26),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(26)
    );
\shift_array[0][27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(27),
      I1 => Q(27),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(27)
    );
\shift_array[0][28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(28),
      I1 => Q(28),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(28)
    );
\shift_array[0][29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(29),
      I1 => Q(29),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(29)
    );
\shift_array[0][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(2),
      I1 => Q(2),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(2)
    );
\shift_array[0][30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(30),
      I1 => Q(30),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(30)
    );
\shift_array[0][31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(31),
      I1 => Q(31),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(31)
    );
\shift_array[0][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(3),
      I1 => Q(3),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(3)
    );
\shift_array[0][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(4),
      I1 => Q(4),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(4)
    );
\shift_array[0][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(5),
      I1 => Q(5),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(5)
    );
\shift_array[0][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(6),
      I1 => Q(6),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(6)
    );
\shift_array[0][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(7),
      I1 => Q(7),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(7)
    );
\shift_array[0][8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(8),
      I1 => Q(8),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(8)
    );
\shift_array[0][9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(9),
      I1 => Q(9),
      I2 => dif_by_2_DP,
      O => \y_reg[31]_0\(9)
    );
\y[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(5),
      I1 => \genblk1[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(3)
    );
\y[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(4),
      I1 => \genblk1[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(2)
    );
\y[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(3),
      I1 => \genblk1[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(1)
    );
\y[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(2),
      I1 => \genblk1[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(0)
    );
\y[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(9),
      I1 => \genblk8[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(3)
    );
\y[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(8),
      I1 => \genblk1[0].q_reg\(6),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(2)
    );
\y[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(7),
      I1 => \genblk1[0].q_reg\(5),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(1)
    );
\y[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(6),
      I1 => \genblk1[0].q_reg\(4),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(0)
    );
\y[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(13),
      I1 => \genblk1[0].q_reg\(7),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(3)
    );
\y[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(12),
      I1 => \genblk8[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(2)
    );
\y[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(11),
      I1 => \genblk8[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(1)
    );
\y[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(10),
      I1 => \genblk8[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(0)
    );
\y[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(17),
      I1 => \genblk1[0].q_reg\(11),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(3)
    );
\y[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(16),
      I1 => \genblk1[0].q_reg\(10),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(2)
    );
\y[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(15),
      I1 => \genblk1[0].q_reg\(9),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(1)
    );
\y[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(14),
      I1 => \genblk1[0].q_reg\(8),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(0)
    );
\y[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(21),
      I1 => \genblk1[0].q_reg\(15),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(3)
    );
\y[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(20),
      I1 => \genblk1[0].q_reg\(14),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(2)
    );
\y[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(19),
      I1 => \genblk1[0].q_reg\(13),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(1)
    );
\y[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(18),
      I1 => \genblk1[0].q_reg\(12),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(0)
    );
\y[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(24),
      I1 => \genblk1[0].q_reg\(18),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[31]\(2)
    );
\y[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(23),
      I1 => \genblk1[0].q_reg\(17),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[31]\(1)
    );
\y[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(22),
      I1 => \genblk1[0].q_reg\(16),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[31]\(0)
    );
\y[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_reg[31]_1\(1),
      I1 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[1]\(0)
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => o_div(0),
      R => '0'
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => o_div(10),
      R => '0'
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => o_div(11),
      R => '0'
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => o_div(12),
      R => '0'
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => o_div(13),
      R => '0'
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => o_div(14),
      R => '0'
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => o_div(15),
      R => '0'
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => o_div(16),
      R => '0'
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => o_div(17),
      R => '0'
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => o_div(18),
      R => '0'
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => o_div(19),
      R => '0'
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => o_div(1),
      R => '0'
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => o_div(20),
      R => '0'
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => o_div(21),
      R => '0'
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => o_div(22),
      R => '0'
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => o_div(23),
      R => '0'
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => o_div(24),
      R => '0'
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => o_div(25),
      R => '0'
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => o_div(26),
      R => '0'
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => o_div(27),
      R => '0'
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => o_div(28),
      R => '0'
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => o_div(29),
      R => '0'
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => o_div(2),
      R => '0'
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => o_div(30),
      R => '0'
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => o_div(31),
      R => '0'
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => o_div(3),
      R => '0'
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => o_div(4),
      R => '0'
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => o_div(5),
      R => '0'
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => o_div(6),
      R => '0'
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => o_div(7),
      R => '0'
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => o_div(8),
      R => '0'
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => o_div(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45 is
  port (
    \madd_res_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \madd_res_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_res_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \y_reg[31]_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45 : entity is "divby2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45 is
  signal e_div : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shift_array[0][0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \shift_array[0][10]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \shift_array[0][11]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \shift_array[0][12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \shift_array[0][13]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \shift_array[0][14]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \shift_array[0][15]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \shift_array[0][16]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \shift_array[0][17]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \shift_array[0][18]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \shift_array[0][19]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \shift_array[0][1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \shift_array[0][20]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \shift_array[0][21]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \shift_array[0][22]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \shift_array[0][23]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \shift_array[0][24]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \shift_array[0][25]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \shift_array[0][26]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \shift_array[0][27]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \shift_array[0][28]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \shift_array[0][29]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \shift_array[0][30]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \shift_array[0][31]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \shift_array[0][3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \shift_array[0][4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \shift_array[0][5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \shift_array[0][6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \shift_array[0][7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \shift_array[0][8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \shift_array[0][9]_i_1\ : label is "soft_lutpair192";
begin
\shift_array[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(0),
      I1 => Q(0),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(0)
    );
\shift_array[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(10),
      I1 => Q(10),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(10)
    );
\shift_array[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(11),
      I1 => Q(11),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(11)
    );
\shift_array[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(12),
      I1 => Q(12),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(12)
    );
\shift_array[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(13),
      I1 => Q(13),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(13)
    );
\shift_array[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(14),
      I1 => Q(14),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(14)
    );
\shift_array[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(15),
      I1 => Q(15),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(15)
    );
\shift_array[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(16),
      I1 => Q(16),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(16)
    );
\shift_array[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(17),
      I1 => Q(17),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(17)
    );
\shift_array[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(18),
      I1 => Q(18),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(18)
    );
\shift_array[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(19),
      I1 => Q(19),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(19)
    );
\shift_array[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(1),
      I1 => Q(1),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(1)
    );
\shift_array[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(20),
      I1 => Q(20),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(20)
    );
\shift_array[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(21),
      I1 => Q(21),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(21)
    );
\shift_array[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(22),
      I1 => Q(22),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(22)
    );
\shift_array[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(23),
      I1 => Q(23),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(23)
    );
\shift_array[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(24),
      I1 => Q(24),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(24)
    );
\shift_array[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(25),
      I1 => Q(25),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(25)
    );
\shift_array[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(26),
      I1 => Q(26),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(26)
    );
\shift_array[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(27),
      I1 => Q(27),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(27)
    );
\shift_array[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(28),
      I1 => Q(28),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(28)
    );
\shift_array[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(29),
      I1 => Q(29),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(29)
    );
\shift_array[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(2),
      I1 => Q(2),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(2)
    );
\shift_array[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(30),
      I1 => Q(30),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(30)
    );
\shift_array[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(31),
      I1 => Q(31),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(31)
    );
\shift_array[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(3),
      I1 => Q(3),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(3)
    );
\shift_array[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(4),
      I1 => Q(4),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(4)
    );
\shift_array[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(5),
      I1 => Q(5),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(5)
    );
\shift_array[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(6),
      I1 => Q(6),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(6)
    );
\shift_array[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(7),
      I1 => Q(7),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(7)
    );
\shift_array[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(8),
      I1 => Q(8),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(8)
    );
\shift_array[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => e_div(9),
      I1 => Q(9),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(9)
    );
\y[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(5),
      I1 => \genblk1[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(3)
    );
\y[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(4),
      I1 => \genblk1[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(2)
    );
\y[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(3),
      I1 => \genblk1[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(1)
    );
\y[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(2),
      I1 => \genblk1[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[12]\(0)
    );
\y[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(9),
      I1 => \genblk8[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(3)
    );
\y[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(8),
      I1 => \genblk1[0].q_reg\(6),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(2)
    );
\y[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(7),
      I1 => \genblk1[0].q_reg\(5),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(1)
    );
\y[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(6),
      I1 => \genblk1[0].q_reg\(4),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[16]\(0)
    );
\y[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(13),
      I1 => \genblk1[0].q_reg\(7),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(3)
    );
\y[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(12),
      I1 => \genblk8[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(2)
    );
\y[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(11),
      I1 => \genblk8[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(1)
    );
\y[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(10),
      I1 => \genblk8[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[20]\(0)
    );
\y[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(17),
      I1 => \genblk1[0].q_reg\(11),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(3)
    );
\y[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(16),
      I1 => \genblk1[0].q_reg\(10),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(2)
    );
\y[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(15),
      I1 => \genblk1[0].q_reg\(9),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(1)
    );
\y[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(14),
      I1 => \genblk1[0].q_reg\(8),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[24]\(0)
    );
\y[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(21),
      I1 => \genblk1[0].q_reg\(15),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(3)
    );
\y[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(20),
      I1 => \genblk1[0].q_reg\(14),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(2)
    );
\y[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(19),
      I1 => \genblk1[0].q_reg\(13),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(1)
    );
\y[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(18),
      I1 => \genblk1[0].q_reg\(12),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[28]\(0)
    );
\y[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(24),
      I1 => \genblk1[0].q_reg\(18),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[31]\(2)
    );
\y[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(23),
      I1 => \genblk1[0].q_reg\(17),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[31]\(1)
    );
\y[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(22),
      I1 => \genblk1[0].q_reg\(16),
      I2 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[31]\(0)
    );
\y[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_reg[31]_1\(1),
      I1 => \y_reg[31]_1\(0),
      O => \madd_res_reg_reg[1]\(0)
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => e_div(0),
      R => '0'
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => e_div(10),
      R => '0'
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => e_div(11),
      R => '0'
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => e_div(12),
      R => '0'
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => e_div(13),
      R => '0'
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => e_div(14),
      R => '0'
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => e_div(15),
      R => '0'
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => e_div(16),
      R => '0'
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => e_div(17),
      R => '0'
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => e_div(18),
      R => '0'
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => e_div(19),
      R => '0'
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => e_div(1),
      R => '0'
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => e_div(20),
      R => '0'
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => e_div(21),
      R => '0'
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => e_div(22),
      R => '0'
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => e_div(23),
      R => '0'
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => e_div(24),
      R => '0'
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => e_div(25),
      R => '0'
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => e_div(26),
      R => '0'
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => e_div(27),
      R => '0'
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => e_div(28),
      R => '0'
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => e_div(29),
      R => '0'
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => e_div(2),
      R => '0'
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => e_div(30),
      R => '0'
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => e_div(31),
      R => '0'
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => e_div(3),
      R => '0'
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => e_div(4),
      R => '0'
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => e_div(5),
      R => '0'
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => e_div(6),
      R => '0'
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => e_div(7),
      R => '0'
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => e_div(8),
      R => '0'
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => e_div(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46 is
  port (
    \msub_res_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msub_res_reg_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_res_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \y_reg[31]_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46 : entity is "divby2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46 is
  signal o_div : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shift_array[0][0]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \shift_array[0][10]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \shift_array[0][11]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \shift_array[0][12]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \shift_array[0][13]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \shift_array[0][14]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \shift_array[0][15]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \shift_array[0][16]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \shift_array[0][17]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \shift_array[0][18]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \shift_array[0][19]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \shift_array[0][1]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \shift_array[0][20]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \shift_array[0][21]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \shift_array[0][22]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \shift_array[0][23]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \shift_array[0][24]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \shift_array[0][25]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \shift_array[0][26]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \shift_array[0][27]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \shift_array[0][28]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \shift_array[0][29]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \shift_array[0][30]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \shift_array[0][31]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \shift_array[0][3]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \shift_array[0][4]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \shift_array[0][5]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \shift_array[0][6]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \shift_array[0][7]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \shift_array[0][8]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \shift_array[0][9]_i_1__0\ : label is "soft_lutpair208";
begin
\shift_array[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(0),
      I1 => Q(0),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(0)
    );
\shift_array[0][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(10),
      I1 => Q(10),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(10)
    );
\shift_array[0][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(11),
      I1 => Q(11),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(11)
    );
\shift_array[0][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(12),
      I1 => Q(12),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(12)
    );
\shift_array[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(13),
      I1 => Q(13),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(13)
    );
\shift_array[0][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(14),
      I1 => Q(14),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(14)
    );
\shift_array[0][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(15),
      I1 => Q(15),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(15)
    );
\shift_array[0][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(16),
      I1 => Q(16),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(16)
    );
\shift_array[0][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(17),
      I1 => Q(17),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(17)
    );
\shift_array[0][18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(18),
      I1 => Q(18),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(18)
    );
\shift_array[0][19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(19),
      I1 => Q(19),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(19)
    );
\shift_array[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(1),
      I1 => Q(1),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(1)
    );
\shift_array[0][20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(20),
      I1 => Q(20),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(20)
    );
\shift_array[0][21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(21),
      I1 => Q(21),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(21)
    );
\shift_array[0][22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(22),
      I1 => Q(22),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(22)
    );
\shift_array[0][23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(23),
      I1 => Q(23),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(23)
    );
\shift_array[0][24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(24),
      I1 => Q(24),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(24)
    );
\shift_array[0][25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(25),
      I1 => Q(25),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(25)
    );
\shift_array[0][26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(26),
      I1 => Q(26),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(26)
    );
\shift_array[0][27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(27),
      I1 => Q(27),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(27)
    );
\shift_array[0][28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(28),
      I1 => Q(28),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(28)
    );
\shift_array[0][29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(29),
      I1 => Q(29),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(29)
    );
\shift_array[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(2),
      I1 => Q(2),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(2)
    );
\shift_array[0][30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(30),
      I1 => Q(30),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(30)
    );
\shift_array[0][31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(31),
      I1 => Q(31),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(31)
    );
\shift_array[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(3),
      I1 => Q(3),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(3)
    );
\shift_array[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(4),
      I1 => Q(4),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(4)
    );
\shift_array[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(5),
      I1 => Q(5),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(5)
    );
\shift_array[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(6),
      I1 => Q(6),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(6)
    );
\shift_array[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(7),
      I1 => Q(7),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(7)
    );
\shift_array[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(8),
      I1 => Q(8),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(8)
    );
\shift_array[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => o_div(9),
      I1 => Q(9),
      I2 => \shift_array_reg[0][31]\,
      O => \y_reg[31]_0\(9)
    );
\y[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(5),
      I1 => \genblk1[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(3)
    );
\y[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(4),
      I1 => \genblk1[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(2)
    );
\y[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(3),
      I1 => \genblk1[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(1)
    );
\y[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(2),
      I1 => \genblk1[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[12]\(0)
    );
\y[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(9),
      I1 => \genblk8[0].q_reg\(0),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(3)
    );
\y[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(8),
      I1 => \genblk1[0].q_reg\(6),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(2)
    );
\y[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(7),
      I1 => \genblk1[0].q_reg\(5),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(1)
    );
\y[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(6),
      I1 => \genblk1[0].q_reg\(4),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[16]\(0)
    );
\y[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(13),
      I1 => \genblk1[0].q_reg\(7),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(3)
    );
\y[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(12),
      I1 => \genblk8[0].q_reg\(3),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(2)
    );
\y[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(11),
      I1 => \genblk8[0].q_reg\(2),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(1)
    );
\y[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(10),
      I1 => \genblk8[0].q_reg\(1),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[20]\(0)
    );
\y[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(17),
      I1 => \genblk1[0].q_reg\(11),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(3)
    );
\y[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(16),
      I1 => \genblk1[0].q_reg\(10),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(2)
    );
\y[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(15),
      I1 => \genblk1[0].q_reg\(9),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(1)
    );
\y[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(14),
      I1 => \genblk1[0].q_reg\(8),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[24]\(0)
    );
\y[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(21),
      I1 => \genblk1[0].q_reg\(15),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(3)
    );
\y[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(20),
      I1 => \genblk1[0].q_reg\(14),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(2)
    );
\y[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(19),
      I1 => \genblk1[0].q_reg\(13),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(1)
    );
\y[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(18),
      I1 => \genblk1[0].q_reg\(12),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[28]\(0)
    );
\y[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(24),
      I1 => \genblk1[0].q_reg\(18),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[31]\(2)
    );
\y[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(23),
      I1 => \genblk1[0].q_reg\(17),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[31]\(1)
    );
\y[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \y_reg[31]_1\(22),
      I1 => \genblk1[0].q_reg\(16),
      I2 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[31]\(0)
    );
\y[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_reg[31]_1\(1),
      I1 => \y_reg[31]_1\(0),
      O => \msub_res_reg_reg[1]\(0)
    );
\y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => o_div(0),
      R => '0'
    );
\y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => o_div(10),
      R => '0'
    );
\y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => o_div(11),
      R => '0'
    );
\y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => o_div(12),
      R => '0'
    );
\y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => o_div(13),
      R => '0'
    );
\y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => o_div(14),
      R => '0'
    );
\y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => o_div(15),
      R => '0'
    );
\y_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => o_div(16),
      R => '0'
    );
\y_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => o_div(17),
      R => '0'
    );
\y_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => o_div(18),
      R => '0'
    );
\y_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => o_div(19),
      R => '0'
    );
\y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => o_div(1),
      R => '0'
    );
\y_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => o_div(20),
      R => '0'
    );
\y_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => o_div(21),
      R => '0'
    );
\y_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => o_div(22),
      R => '0'
    );
\y_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => o_div(23),
      R => '0'
    );
\y_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => o_div(24),
      R => '0'
    );
\y_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => o_div(25),
      R => '0'
    );
\y_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => o_div(26),
      R => '0'
    );
\y_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => o_div(27),
      R => '0'
    );
\y_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => o_div(28),
      R => '0'
    );
\y_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => o_div(29),
      R => '0'
    );
\y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => o_div(2),
      R => '0'
    );
\y_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => o_div(30),
      R => '0'
    );
\y_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => o_div(31),
      R => '0'
    );
\y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => o_div(3),
      R => '0'
    );
\y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => o_div(4),
      R => '0'
    );
\y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => o_div(5),
      R => '0'
    );
\y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => o_div(6),
      R => '0'
    );
\y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => o_div(7),
      R => '0'
    );
\y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => o_div(8),
      R => '0'
    );
\y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => o_div(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0 is
  port (
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \To_reg[8]\ : out STD_LOGIC;
    \To_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0 is
  signal \m_delay_reg[0]_i_10__12_n_0\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => \m_delay_reg[0]_0\(32 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \m_delay_reg[0]_i_10__12_n_0\
    );
\m_delay_reg[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__12_n_0\,
      I3 => Q(7),
      O => \To_reg[8]\
    );
\m_delay_reg[0]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__12_n_0\,
      I3 => Q(7),
      O => \To_reg[8]_0\(7)
    );
\m_delay_reg[0]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => Q(6),
      I1 => \m_delay_reg[0]_i_10__12_n_0\,
      I2 => Q(7),
      O => \To_reg[8]_0\(6)
    );
\m_delay_reg[0]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__12_n_0\,
      I1 => Q(6),
      O => \To_reg[8]_0\(5)
    );
\m_delay_reg[0]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \To_reg[8]_0\(4)
    );
\m_delay_reg[0]_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \To_reg[8]_0\(3)
    );
\m_delay_reg[0]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \To_reg[8]_0\(2)
    );
\m_delay_reg[0]_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \To_reg[8]_0\(1)
    );
\m_delay_reg[0]_i_9__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \To_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14 is
  port (
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \To_reg[8]\ : out STD_LOGIC;
    \To_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14 : entity is "int_mult_add_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14 is
  signal \m_delay_reg[0]_i_10__8_n_0\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => \m_delay_reg[0]_0\(32 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \m_delay_reg[0]_i_10__8_n_0\
    );
\m_delay_reg[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__8_n_0\,
      I3 => Q(7),
      O => \To_reg[8]\
    );
\m_delay_reg[0]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__8_n_0\,
      I3 => Q(7),
      O => \To_reg[8]_0\(7)
    );
\m_delay_reg[0]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => Q(6),
      I1 => \m_delay_reg[0]_i_10__8_n_0\,
      I2 => Q(7),
      O => \To_reg[8]_0\(6)
    );
\m_delay_reg[0]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__8_n_0\,
      I1 => Q(6),
      O => \To_reg[8]_0\(5)
    );
\m_delay_reg[0]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \To_reg[8]_0\(4)
    );
\m_delay_reg[0]_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \To_reg[8]_0\(3)
    );
\m_delay_reg[0]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \To_reg[8]_0\(2)
    );
\m_delay_reg[0]_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \To_reg[8]_0\(1)
    );
\m_delay_reg[0]_i_9__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \To_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38 is
  port (
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \To_reg[8]\ : out STD_LOGIC;
    \To_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38 : entity is "int_mult_add_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38 is
  signal \m_delay_reg[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => \m_delay_reg[0]_0\(32 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \m_delay_reg[0]_i_10__4_n_0\
    );
\m_delay_reg[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__4_n_0\,
      I3 => Q(7),
      O => \To_reg[8]\
    );
\m_delay_reg[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__4_n_0\,
      I3 => Q(7),
      O => \To_reg[8]_0\(7)
    );
\m_delay_reg[0]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => Q(6),
      I1 => \m_delay_reg[0]_i_10__4_n_0\,
      I2 => Q(7),
      O => \To_reg[8]_0\(6)
    );
\m_delay_reg[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__4_n_0\,
      I1 => Q(6),
      O => \To_reg[8]_0\(5)
    );
\m_delay_reg[0]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \To_reg[8]_0\(4)
    );
\m_delay_reg[0]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \To_reg[8]_0\(3)
    );
\m_delay_reg[0]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \To_reg[8]_0\(2)
    );
\m_delay_reg[0]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \To_reg[8]_0\(1)
    );
\m_delay_reg[0]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \To_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58 is
  port (
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \To_reg[8]\ : out STD_LOGIC;
    \To_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58 : entity is "int_mult_add_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58 is
  signal \m_delay_reg[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => \m_delay_reg[0]_0\(32 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \m_delay_reg[0]_i_10__0_n_0\
    );
\m_delay_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__0_n_0\,
      I3 => Q(7),
      O => \To_reg[8]\
    );
\m_delay_reg[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \m_delay_reg[0]_i_10__0_n_0\,
      I3 => Q(7),
      O => \To_reg[8]_0\(7)
    );
\m_delay_reg[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => Q(6),
      I1 => \m_delay_reg[0]_i_10__0_n_0\,
      I2 => Q(7),
      O => \To_reg[8]_0\(6)
    );
\m_delay_reg[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__0_n_0\,
      I1 => Q(6),
      O => \To_reg[8]_0\(5)
    );
\m_delay_reg[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \To_reg[8]_0\(4)
    );
\m_delay_reg[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \To_reg[8]_0\(3)
    );
\m_delay_reg[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \To_reg[8]_0\(2)
    );
\m_delay_reg[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \To_reg[8]_0\(1)
    );
\m_delay_reg[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \To_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \loop_o[1]_57\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__13_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(39 downto 0) <= \^p\(39 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => \m_delay_reg[0]_2\(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => '0',
      C(46 downto 0) => Q(46 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 9) => \^p\(39 downto 1),
      P(8) => \loop_o[1]_57\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__13_n_0\
    );
\m_delay_reg[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[1]_57\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__13_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[1]_57\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__13_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => B(7)
    );
\m_delay_reg[0]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__13_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => B(6)
    );
\m_delay_reg[0]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__13_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => B(5)
    );
\m_delay_reg[0]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => B(4)
    );
\m_delay_reg[0]_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => B(3)
    );
\m_delay_reg[0]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => B(2)
    );
\m_delay_reg[0]_i_8__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => B(1)
    );
\m_delay_reg[0]_i_9__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \loop_o[1]_50\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__9_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(39 downto 0) <= \^p\(39 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => \m_delay_reg[0]_2\(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => '0',
      C(46 downto 0) => Q(46 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 9) => \^p\(39 downto 1),
      P(8) => \loop_o[1]_50\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__9_n_0\
    );
\m_delay_reg[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[1]_50\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__9_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[1]_50\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__9_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => B(7)
    );
\m_delay_reg[0]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__9_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => B(6)
    );
\m_delay_reg[0]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__9_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => B(5)
    );
\m_delay_reg[0]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => B(4)
    );
\m_delay_reg[0]_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => B(3)
    );
\m_delay_reg[0]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => B(2)
    );
\m_delay_reg[0]_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => B(1)
    );
\m_delay_reg[0]_i_9__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \loop_o[1]_28\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__5_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(39 downto 0) <= \^p\(39 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => \m_delay_reg[0]_2\(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => '0',
      C(46 downto 0) => Q(46 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 9) => \^p\(39 downto 1),
      P(8) => \loop_o[1]_28\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__5_n_0\
    );
\m_delay_reg[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[1]_28\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__5_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[1]_28\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__5_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => B(7)
    );
\m_delay_reg[0]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__5_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => B(6)
    );
\m_delay_reg[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__5_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => B(5)
    );
\m_delay_reg[0]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => B(4)
    );
\m_delay_reg[0]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => B(3)
    );
\m_delay_reg[0]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => B(2)
    );
\m_delay_reg[0]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => B(1)
    );
\m_delay_reg[0]_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \loop_o[1]_20\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(39 downto 0) <= \^p\(39 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => \m_delay_reg[0]_2\(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => '0',
      C(46 downto 0) => Q(46 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_1\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 9) => \^p\(39 downto 1),
      P(8) => \loop_o[1]_20\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__1_n_0\
    );
\m_delay_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[1]_20\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__1_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[1]_20\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__1_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => B(7)
    );
\m_delay_reg[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__1_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => B(6)
    );
\m_delay_reg[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__1_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => B(5)
    );
\m_delay_reg[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => B(4)
    );
\m_delay_reg[0]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => B(3)
    );
\m_delay_reg[0]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => B(2)
    );
\m_delay_reg[0]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => B(1)
    );
\m_delay_reg[0]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_4\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \loop_o[2]_58\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__14_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 39) => B"000000000",
      C(38 downto 0) => \m_delay_reg[0]_4\(38 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_2\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 40) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 40),
      P(39 downto 9) => \^p\(31 downto 1),
      P(8) => \loop_o[2]_58\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__14_n_0\
    );
\m_delay_reg[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[2]_58\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__14_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[2]_58\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__14_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(7)
    );
\m_delay_reg[0]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__14_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(6)
    );
\m_delay_reg[0]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__14_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => \m_delay_reg[0]_1\(5)
    );
\m_delay_reg[0]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_1\(4)
    );
\m_delay_reg[0]_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => \m_delay_reg[0]_1\(3)
    );
\m_delay_reg[0]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => \m_delay_reg[0]_1\(2)
    );
\m_delay_reg[0]_i_8__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => \m_delay_reg[0]_1\(1)
    );
\m_delay_reg[0]_i_9__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => \m_delay_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_4\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \loop_o[2]_51\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__10_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 39) => B"000000000",
      C(38 downto 0) => \m_delay_reg[0]_4\(38 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_2\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 40) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 40),
      P(39 downto 9) => \^p\(31 downto 1),
      P(8) => \loop_o[2]_51\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__10_n_0\
    );
\m_delay_reg[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[2]_51\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__10_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[2]_51\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__10_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(7)
    );
\m_delay_reg[0]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__10_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(6)
    );
\m_delay_reg[0]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__10_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => \m_delay_reg[0]_1\(5)
    );
\m_delay_reg[0]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_1\(4)
    );
\m_delay_reg[0]_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => \m_delay_reg[0]_1\(3)
    );
\m_delay_reg[0]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => \m_delay_reg[0]_1\(2)
    );
\m_delay_reg[0]_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => \m_delay_reg[0]_1\(1)
    );
\m_delay_reg[0]_i_9__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => \m_delay_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_4\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \loop_o[2]_29\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__6_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 39) => B"000000000",
      C(38 downto 0) => \m_delay_reg[0]_4\(38 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_2\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 40) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 40),
      P(39 downto 9) => \^p\(31 downto 1),
      P(8) => \loop_o[2]_29\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__6_n_0\
    );
\m_delay_reg[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[2]_29\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__6_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[2]_29\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__6_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(7)
    );
\m_delay_reg[0]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__6_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(6)
    );
\m_delay_reg[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__6_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => \m_delay_reg[0]_1\(5)
    );
\m_delay_reg[0]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_1\(4)
    );
\m_delay_reg[0]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => \m_delay_reg[0]_1\(3)
    );
\m_delay_reg[0]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => \m_delay_reg[0]_1\(2)
    );
\m_delay_reg[0]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => \m_delay_reg[0]_1\(1)
    );
\m_delay_reg[0]_i_9__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => \m_delay_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC;
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_4\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \loop_o[2]_21\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \m_delay_reg_n_100_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_101_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_102_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_103_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_104_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_98_[0]\ : STD_LOGIC;
  signal \m_delay_reg_n_99_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_3\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 39) => B"000000000",
      C(38 downto 0) => \m_delay_reg[0]_4\(38 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_2\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 40) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 40),
      P(39 downto 9) => \^p\(31 downto 1),
      P(8) => \loop_o[2]_21\(8),
      P(7) => \m_delay_reg_n_98_[0]\,
      P(6) => \m_delay_reg_n_99_[0]\,
      P(5) => \m_delay_reg_n_100_[0]\,
      P(4) => \m_delay_reg_n_101_[0]\,
      P(3) => \m_delay_reg_n_102_[0]\,
      P(2) => \m_delay_reg_n_103_[0]\,
      P(1) => \m_delay_reg_n_104_[0]\,
      P(0) => \^p\(0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\m_delay_reg[0]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_i_10__2_n_0\
    );
\m_delay_reg[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \loop_o[2]_21\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__2_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_0\
    );
\m_delay_reg[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \loop_o[2]_21\(8),
      I1 => \m_delay_reg_n_99_[0]\,
      I2 => \m_delay_reg[0]_i_10__2_n_0\,
      I3 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(7)
    );
\m_delay_reg[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_delay_reg_n_99_[0]\,
      I1 => \m_delay_reg[0]_i_10__2_n_0\,
      I2 => \m_delay_reg_n_98_[0]\,
      O => \m_delay_reg[0]_1\(6)
    );
\m_delay_reg[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__2_n_0\,
      I1 => \m_delay_reg_n_99_[0]\,
      O => \m_delay_reg[0]_1\(5)
    );
\m_delay_reg[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \m_delay_reg_n_101_[0]\,
      I1 => \m_delay_reg_n_103_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_104_[0]\,
      I4 => \m_delay_reg_n_102_[0]\,
      I5 => \m_delay_reg_n_100_[0]\,
      O => \m_delay_reg[0]_1\(4)
    );
\m_delay_reg[0]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \m_delay_reg_n_102_[0]\,
      I1 => \m_delay_reg_n_104_[0]\,
      I2 => \^p\(0),
      I3 => \m_delay_reg_n_103_[0]\,
      I4 => \m_delay_reg_n_101_[0]\,
      O => \m_delay_reg[0]_1\(3)
    );
\m_delay_reg[0]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \m_delay_reg_n_103_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_104_[0]\,
      I3 => \m_delay_reg_n_102_[0]\,
      O => \m_delay_reg[0]_1\(2)
    );
\m_delay_reg[0]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \m_delay_reg_n_104_[0]\,
      I1 => \^p\(0),
      I2 => \m_delay_reg_n_103_[0]\,
      O => \m_delay_reg[0]_1\(1)
    );
\m_delay_reg[0]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \m_delay_reg_n_104_[0]\,
      O => \m_delay_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_10\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_delay_reg_n_73_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\B_q_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(7),
      I1 => \genblk8[0].q_reg\(7),
      O => \m_delay_reg[0]_0\(3)
    );
\B_q_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(6),
      I1 => \genblk8[0].q_reg\(6),
      O => \m_delay_reg[0]_0\(2)
    );
\B_q_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(5),
      I1 => \genblk8[0].q_reg\(5),
      O => \m_delay_reg[0]_0\(1)
    );
\B_q_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => \genblk8[0].q_reg\(4),
      O => \m_delay_reg[0]_0\(0)
    );
\B_q_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(11),
      I1 => \genblk1[0].q_reg\(2),
      O => \m_delay_reg[0]_1\(3)
    );
\B_q_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => \genblk1[0].q_reg\(1),
      O => \m_delay_reg[0]_1\(2)
    );
\B_q_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(9),
      I1 => \genblk1[0].q_reg\(0),
      O => \m_delay_reg[0]_1\(1)
    );
\B_q_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(8),
      I1 => \genblk8[0].q_reg\(8),
      O => \m_delay_reg[0]_1\(0)
    );
\B_q_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(15),
      I1 => \genblk1[0].q_reg\(6),
      O => \m_delay_reg[0]_2\(3)
    );
\B_q_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(14),
      I1 => \genblk1[0].q_reg\(5),
      O => \m_delay_reg[0]_2\(2)
    );
\B_q_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(13),
      I1 => \genblk1[0].q_reg\(4),
      O => \m_delay_reg[0]_2\(1)
    );
\B_q_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(12),
      I1 => \genblk1[0].q_reg\(3),
      O => \m_delay_reg[0]_2\(0)
    );
\B_q_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(19),
      I1 => \genblk8[0].q_reg\(12),
      O => \m_delay_reg[0]_3\(3)
    );
\B_q_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(18),
      I1 => \genblk8[0].q_reg\(11),
      O => \m_delay_reg[0]_3\(2)
    );
\B_q_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(17),
      I1 => \genblk8[0].q_reg\(10),
      O => \m_delay_reg[0]_3\(1)
    );
\B_q_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(16),
      I1 => \genblk8[0].q_reg\(9),
      O => \m_delay_reg[0]_3\(0)
    );
\B_q_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(23),
      I1 => \genblk1[0].q_reg\(10),
      O => \m_delay_reg[0]_4\(3)
    );
\B_q_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(22),
      I1 => \genblk1[0].q_reg\(9),
      O => \m_delay_reg[0]_4\(2)
    );
\B_q_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(21),
      I1 => \genblk1[0].q_reg\(8),
      O => \m_delay_reg[0]_4\(1)
    );
\B_q_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(20),
      I1 => \genblk1[0].q_reg\(7),
      O => \m_delay_reg[0]_4\(0)
    );
\B_q_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(27),
      I1 => \genblk1[0].q_reg\(14),
      O => \m_delay_reg[0]_5\(3)
    );
\B_q_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(26),
      I1 => \genblk1[0].q_reg\(13),
      O => \m_delay_reg[0]_5\(2)
    );
\B_q_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => \genblk1[0].q_reg\(12),
      O => \m_delay_reg[0]_5\(1)
    );
\B_q_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(24),
      I1 => \genblk1[0].q_reg\(11),
      O => \m_delay_reg[0]_5\(0)
    );
\B_q_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(31),
      I1 => \genblk1[0].q_reg\(18),
      O => \m_delay_reg[0]_6\(3)
    );
\B_q_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(30),
      I1 => \genblk1[0].q_reg\(17),
      O => \m_delay_reg[0]_6\(2)
    );
\B_q_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(29),
      I1 => \genblk1[0].q_reg\(16),
      O => \m_delay_reg[0]_6\(1)
    );
\B_q_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(28),
      I1 => \genblk1[0].q_reg\(15),
      O => \m_delay_reg[0]_6\(0)
    );
\B_q_carry__7_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_delay_reg_n_73_[0]\,
      O => \m_delay_reg[0]_7\(0)
    );
\B_q_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(3),
      I1 => \genblk8[0].q_reg\(3),
      O => S(3)
    );
\B_q_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(2),
      I1 => \genblk8[0].q_reg\(2),
      O => S(2)
    );
\B_q_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(1),
      I1 => \genblk8[0].q_reg\(1),
      O => S(1)
    );
\B_q_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(0),
      I1 => \genblk8[0].q_reg\(0),
      O => S(0)
    );
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_9\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 0) => \m_delay_reg[0]_10\(30 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_8\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32) => \m_delay_reg_n_73_[0]\,
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_10\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_delay_reg_n_73_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\B_q_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(7),
      I1 => \genblk8[0].q_reg\(7),
      O => \m_delay_reg[0]_0\(3)
    );
\B_q_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(6),
      I1 => \genblk8[0].q_reg\(6),
      O => \m_delay_reg[0]_0\(2)
    );
\B_q_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(5),
      I1 => \genblk8[0].q_reg\(5),
      O => \m_delay_reg[0]_0\(1)
    );
\B_q_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => \genblk8[0].q_reg\(4),
      O => \m_delay_reg[0]_0\(0)
    );
\B_q_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(11),
      I1 => \genblk1[0].q_reg\(2),
      O => \m_delay_reg[0]_1\(3)
    );
\B_q_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => \genblk1[0].q_reg\(1),
      O => \m_delay_reg[0]_1\(2)
    );
\B_q_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(9),
      I1 => \genblk1[0].q_reg\(0),
      O => \m_delay_reg[0]_1\(1)
    );
\B_q_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(8),
      I1 => \genblk8[0].q_reg\(8),
      O => \m_delay_reg[0]_1\(0)
    );
\B_q_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(15),
      I1 => \genblk1[0].q_reg\(6),
      O => \m_delay_reg[0]_2\(3)
    );
\B_q_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(14),
      I1 => \genblk1[0].q_reg\(5),
      O => \m_delay_reg[0]_2\(2)
    );
\B_q_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(13),
      I1 => \genblk1[0].q_reg\(4),
      O => \m_delay_reg[0]_2\(1)
    );
\B_q_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(12),
      I1 => \genblk1[0].q_reg\(3),
      O => \m_delay_reg[0]_2\(0)
    );
\B_q_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(19),
      I1 => \genblk8[0].q_reg\(12),
      O => \m_delay_reg[0]_3\(3)
    );
\B_q_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(18),
      I1 => \genblk8[0].q_reg\(11),
      O => \m_delay_reg[0]_3\(2)
    );
\B_q_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(17),
      I1 => \genblk8[0].q_reg\(10),
      O => \m_delay_reg[0]_3\(1)
    );
\B_q_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(16),
      I1 => \genblk8[0].q_reg\(9),
      O => \m_delay_reg[0]_3\(0)
    );
\B_q_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(23),
      I1 => \genblk1[0].q_reg\(10),
      O => \m_delay_reg[0]_4\(3)
    );
\B_q_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(22),
      I1 => \genblk1[0].q_reg\(9),
      O => \m_delay_reg[0]_4\(2)
    );
\B_q_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(21),
      I1 => \genblk1[0].q_reg\(8),
      O => \m_delay_reg[0]_4\(1)
    );
\B_q_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(20),
      I1 => \genblk1[0].q_reg\(7),
      O => \m_delay_reg[0]_4\(0)
    );
\B_q_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(27),
      I1 => \genblk1[0].q_reg\(14),
      O => \m_delay_reg[0]_5\(3)
    );
\B_q_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(26),
      I1 => \genblk1[0].q_reg\(13),
      O => \m_delay_reg[0]_5\(2)
    );
\B_q_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => \genblk1[0].q_reg\(12),
      O => \m_delay_reg[0]_5\(1)
    );
\B_q_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(24),
      I1 => \genblk1[0].q_reg\(11),
      O => \m_delay_reg[0]_5\(0)
    );
\B_q_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(31),
      I1 => \genblk1[0].q_reg\(18),
      O => \m_delay_reg[0]_6\(3)
    );
\B_q_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(30),
      I1 => \genblk1[0].q_reg\(17),
      O => \m_delay_reg[0]_6\(2)
    );
\B_q_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(29),
      I1 => \genblk1[0].q_reg\(16),
      O => \m_delay_reg[0]_6\(1)
    );
\B_q_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(28),
      I1 => \genblk1[0].q_reg\(15),
      O => \m_delay_reg[0]_6\(0)
    );
\B_q_carry__7_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_delay_reg_n_73_[0]\,
      O => \m_delay_reg[0]_7\(0)
    );
\B_q_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(3),
      I1 => \genblk8[0].q_reg\(3),
      O => S(3)
    );
\B_q_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(2),
      I1 => \genblk8[0].q_reg\(2),
      O => S(2)
    );
\B_q_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(1),
      I1 => \genblk8[0].q_reg\(1),
      O => S(1)
    );
\B_q_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(0),
      I1 => \genblk8[0].q_reg\(0),
      O => S(0)
    );
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_9\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 0) => \m_delay_reg[0]_10\(30 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_8\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32) => \m_delay_reg_n_73_[0]\,
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_10\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_delay_reg_n_73_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\B_q_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(7),
      I1 => \genblk8[0].q_reg\(7),
      O => \m_delay_reg[0]_6\(3)
    );
\B_q_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(6),
      I1 => \genblk8[0].q_reg\(6),
      O => \m_delay_reg[0]_6\(2)
    );
\B_q_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(5),
      I1 => \genblk8[0].q_reg\(5),
      O => \m_delay_reg[0]_6\(1)
    );
\B_q_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => \genblk8[0].q_reg\(4),
      O => \m_delay_reg[0]_6\(0)
    );
\B_q_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(11),
      I1 => \genblk1[0].q_reg\(2),
      O => \m_delay_reg[0]_0\(3)
    );
\B_q_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => \genblk1[0].q_reg\(1),
      O => \m_delay_reg[0]_0\(2)
    );
\B_q_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(9),
      I1 => \genblk1[0].q_reg\(0),
      O => \m_delay_reg[0]_0\(1)
    );
\B_q_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(8),
      I1 => \genblk8[0].q_reg\(8),
      O => \m_delay_reg[0]_0\(0)
    );
\B_q_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(15),
      I1 => \genblk1[0].q_reg\(6),
      O => S(3)
    );
\B_q_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(14),
      I1 => \genblk1[0].q_reg\(5),
      O => S(2)
    );
\B_q_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(13),
      I1 => \genblk1[0].q_reg\(4),
      O => S(1)
    );
\B_q_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(12),
      I1 => \genblk1[0].q_reg\(3),
      O => S(0)
    );
\B_q_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(19),
      I1 => \genblk8[0].q_reg\(12),
      O => \m_delay_reg[0]_1\(3)
    );
\B_q_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(18),
      I1 => \genblk8[0].q_reg\(11),
      O => \m_delay_reg[0]_1\(2)
    );
\B_q_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(17),
      I1 => \genblk8[0].q_reg\(10),
      O => \m_delay_reg[0]_1\(1)
    );
\B_q_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(16),
      I1 => \genblk8[0].q_reg\(9),
      O => \m_delay_reg[0]_1\(0)
    );
\B_q_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(23),
      I1 => \genblk1[0].q_reg\(10),
      O => \m_delay_reg[0]_4\(3)
    );
\B_q_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(22),
      I1 => \genblk1[0].q_reg\(9),
      O => \m_delay_reg[0]_4\(2)
    );
\B_q_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(21),
      I1 => \genblk1[0].q_reg\(8),
      O => \m_delay_reg[0]_4\(1)
    );
\B_q_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(20),
      I1 => \genblk1[0].q_reg\(7),
      O => \m_delay_reg[0]_4\(0)
    );
\B_q_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(27),
      I1 => \genblk1[0].q_reg\(14),
      O => \m_delay_reg[0]_3\(3)
    );
\B_q_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(26),
      I1 => \genblk1[0].q_reg\(13),
      O => \m_delay_reg[0]_3\(2)
    );
\B_q_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => \genblk1[0].q_reg\(12),
      O => \m_delay_reg[0]_3\(1)
    );
\B_q_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(24),
      I1 => \genblk1[0].q_reg\(11),
      O => \m_delay_reg[0]_3\(0)
    );
\B_q_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(31),
      I1 => \genblk1[0].q_reg\(18),
      O => \m_delay_reg[0]_2\(3)
    );
\B_q_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(30),
      I1 => \genblk1[0].q_reg\(17),
      O => \m_delay_reg[0]_2\(2)
    );
\B_q_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(29),
      I1 => \genblk1[0].q_reg\(16),
      O => \m_delay_reg[0]_2\(1)
    );
\B_q_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(28),
      I1 => \genblk1[0].q_reg\(15),
      O => \m_delay_reg[0]_2\(0)
    );
\B_q_carry__7_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_delay_reg_n_73_[0]\,
      O => \m_delay_reg[0]_7\(0)
    );
B_q_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(3),
      I1 => \genblk8[0].q_reg\(3),
      O => \m_delay_reg[0]_5\(3)
    );
B_q_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(2),
      I1 => \genblk8[0].q_reg\(2),
      O => \m_delay_reg[0]_5\(2)
    );
B_q_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(1),
      I1 => \genblk8[0].q_reg\(1),
      O => \m_delay_reg[0]_5\(1)
    );
B_q_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(0),
      I1 => \genblk8[0].q_reg\(0),
      O => \m_delay_reg[0]_5\(0)
    );
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_9\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 0) => \m_delay_reg[0]_10\(30 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_8\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32) => \m_delay_reg_n_73_[0]\,
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_10\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55\ : entity is "int_mult_add_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_delay_reg_n_73_[0]\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_delay_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\B_q_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(7),
      I1 => \genblk8[0].q_reg\(7),
      O => \m_delay_reg[0]_6\(3)
    );
\B_q_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(6),
      I1 => \genblk8[0].q_reg\(6),
      O => \m_delay_reg[0]_6\(2)
    );
\B_q_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(5),
      I1 => \genblk8[0].q_reg\(5),
      O => \m_delay_reg[0]_6\(1)
    );
\B_q_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => \genblk8[0].q_reg\(4),
      O => \m_delay_reg[0]_6\(0)
    );
\B_q_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(11),
      I1 => \genblk1[0].q_reg\(2),
      O => \m_delay_reg[0]_0\(3)
    );
\B_q_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => \genblk1[0].q_reg\(1),
      O => \m_delay_reg[0]_0\(2)
    );
\B_q_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(9),
      I1 => \genblk1[0].q_reg\(0),
      O => \m_delay_reg[0]_0\(1)
    );
\B_q_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(8),
      I1 => \genblk8[0].q_reg\(8),
      O => \m_delay_reg[0]_0\(0)
    );
\B_q_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(15),
      I1 => \genblk1[0].q_reg\(6),
      O => S(3)
    );
\B_q_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(14),
      I1 => \genblk1[0].q_reg\(5),
      O => S(2)
    );
\B_q_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(13),
      I1 => \genblk1[0].q_reg\(4),
      O => S(1)
    );
\B_q_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(12),
      I1 => \genblk1[0].q_reg\(3),
      O => S(0)
    );
\B_q_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(19),
      I1 => \genblk8[0].q_reg\(12),
      O => \m_delay_reg[0]_1\(3)
    );
\B_q_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(18),
      I1 => \genblk8[0].q_reg\(11),
      O => \m_delay_reg[0]_1\(2)
    );
\B_q_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(17),
      I1 => \genblk8[0].q_reg\(10),
      O => \m_delay_reg[0]_1\(1)
    );
\B_q_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(16),
      I1 => \genblk8[0].q_reg\(9),
      O => \m_delay_reg[0]_1\(0)
    );
\B_q_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(23),
      I1 => \genblk1[0].q_reg\(10),
      O => \m_delay_reg[0]_4\(3)
    );
\B_q_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(22),
      I1 => \genblk1[0].q_reg\(9),
      O => \m_delay_reg[0]_4\(2)
    );
\B_q_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(21),
      I1 => \genblk1[0].q_reg\(8),
      O => \m_delay_reg[0]_4\(1)
    );
\B_q_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(20),
      I1 => \genblk1[0].q_reg\(7),
      O => \m_delay_reg[0]_4\(0)
    );
\B_q_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(27),
      I1 => \genblk1[0].q_reg\(14),
      O => \m_delay_reg[0]_3\(3)
    );
\B_q_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(26),
      I1 => \genblk1[0].q_reg\(13),
      O => \m_delay_reg[0]_3\(2)
    );
\B_q_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => \genblk1[0].q_reg\(12),
      O => \m_delay_reg[0]_3\(1)
    );
\B_q_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(24),
      I1 => \genblk1[0].q_reg\(11),
      O => \m_delay_reg[0]_3\(0)
    );
\B_q_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(31),
      I1 => \genblk1[0].q_reg\(18),
      O => \m_delay_reg[0]_2\(3)
    );
\B_q_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(30),
      I1 => \genblk1[0].q_reg\(17),
      O => \m_delay_reg[0]_2\(2)
    );
\B_q_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(29),
      I1 => \genblk1[0].q_reg\(16),
      O => \m_delay_reg[0]_2\(1)
    );
\B_q_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(28),
      I1 => \genblk1[0].q_reg\(15),
      O => \m_delay_reg[0]_2\(0)
    );
\B_q_carry__7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_delay_reg_n_73_[0]\,
      O => \m_delay_reg[0]_7\(0)
    );
\B_q_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(3),
      I1 => \genblk8[0].q_reg\(3),
      O => \m_delay_reg[0]_5\(3)
    );
\B_q_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(2),
      I1 => \genblk8[0].q_reg\(2),
      O => \m_delay_reg[0]_5\(2)
    );
\B_q_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(1),
      I1 => \genblk8[0].q_reg\(1),
      O => \m_delay_reg[0]_5\(1)
    );
\B_q_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(0),
      I1 => \genblk8[0].q_reg\(0),
      O => \m_delay_reg[0]_5\(0)
    );
\m_delay_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000000",
      A(22 downto 0) => \m_delay_reg[0]_9\(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_m_delay_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_m_delay_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 31) => B"00000000000000000",
      C(30 downto 0) => \m_delay_reg[0]_10\(30 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \m_delay_reg[0]_8\,
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_m_delay_reg[0]_P_UNCONNECTED\(47 downto 33),
      P(32) => \m_delay_reg_n_73_[0]\,
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_m_delay_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \madd_reg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \madd_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal madd_q : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \madd_q_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_n_1\ : STD_LOGIC;
  signal \madd_q_carry__0_n_2\ : STD_LOGIC;
  signal \madd_q_carry__0_n_3\ : STD_LOGIC;
  signal \madd_q_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_n_1\ : STD_LOGIC;
  signal \madd_q_carry__1_n_2\ : STD_LOGIC;
  signal \madd_q_carry__1_n_3\ : STD_LOGIC;
  signal \madd_q_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_n_1\ : STD_LOGIC;
  signal \madd_q_carry__2_n_2\ : STD_LOGIC;
  signal \madd_q_carry__2_n_3\ : STD_LOGIC;
  signal \madd_q_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_n_1\ : STD_LOGIC;
  signal \madd_q_carry__3_n_2\ : STD_LOGIC;
  signal \madd_q_carry__3_n_3\ : STD_LOGIC;
  signal \madd_q_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_n_1\ : STD_LOGIC;
  signal \madd_q_carry__4_n_2\ : STD_LOGIC;
  signal \madd_q_carry__4_n_3\ : STD_LOGIC;
  signal \madd_q_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_n_1\ : STD_LOGIC;
  signal \madd_q_carry__5_n_2\ : STD_LOGIC;
  signal \madd_q_carry__5_n_3\ : STD_LOGIC;
  signal \madd_q_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_n_1\ : STD_LOGIC;
  signal \madd_q_carry__6_n_2\ : STD_LOGIC;
  signal \madd_q_carry__6_n_3\ : STD_LOGIC;
  signal \madd_q_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry_i_4__0_n_0\ : STD_LOGIC;
  signal madd_q_carry_n_0 : STD_LOGIC;
  signal madd_q_carry_n_1 : STD_LOGIC;
  signal madd_q_carry_n_2 : STD_LOGIC;
  signal madd_q_carry_n_3 : STD_LOGIC;
  signal \madd_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal madd_res : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \madd_res_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \NLW_madd_q_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_y_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of madd_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \madd_res_reg[0]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \madd_res_reg[10]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \madd_res_reg[11]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \madd_res_reg[12]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \madd_res_reg[13]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \madd_res_reg[14]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \madd_res_reg[15]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \madd_res_reg[16]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \madd_res_reg[17]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \madd_res_reg[18]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \madd_res_reg[19]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \madd_res_reg[1]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \madd_res_reg[20]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \madd_res_reg[21]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \madd_res_reg[22]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \madd_res_reg[23]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \madd_res_reg[24]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \madd_res_reg[25]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \madd_res_reg[26]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \madd_res_reg[27]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \madd_res_reg[28]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \madd_res_reg[29]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \madd_res_reg[2]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \madd_res_reg[30]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \madd_res_reg[31]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \madd_res_reg[3]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \madd_res_reg[4]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \madd_res_reg[5]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \madd_res_reg[6]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \madd_res_reg[7]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \madd_res_reg[8]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \madd_res_reg[9]_i_1__0\ : label is "soft_lutpair224";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
madd_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => madd_q_carry_n_0,
      CO(2) => madd_q_carry_n_1,
      CO(1) => madd_q_carry_n_2,
      CO(0) => madd_q_carry_n_3,
      CYINIT => \madd_reg_reg_n_0_[0]\,
      DI(3) => \madd_reg_reg_n_0_[4]\,
      DI(2) => \madd_reg_reg_n_0_[3]\,
      DI(1) => \madd_reg_reg_n_0_[2]\,
      DI(0) => \madd_reg_reg_n_0_[1]\,
      O(3 downto 0) => madd_q(4 downto 1),
      S(3) => \madd_q_carry_i_1__0_n_0\,
      S(2) => \madd_q_carry_i_2__0_n_0\,
      S(1) => \madd_q_carry_i_3__0_n_0\,
      S(0) => \madd_q_carry_i_4__0_n_0\
    );
\madd_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => madd_q_carry_n_0,
      CO(3) => \madd_q_carry__0_n_0\,
      CO(2) => \madd_q_carry__0_n_1\,
      CO(1) => \madd_q_carry__0_n_2\,
      CO(0) => \madd_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[8]\,
      DI(2) => \madd_reg_reg_n_0_[7]\,
      DI(1) => \madd_reg_reg_n_0_[6]\,
      DI(0) => \madd_reg_reg_n_0_[5]\,
      O(3 downto 0) => madd_q(8 downto 5),
      S(3) => \madd_q_carry__0_i_1__0_n_0\,
      S(2) => \madd_q_carry__0_i_2__0_n_0\,
      S(1) => \madd_q_carry__0_i_3__0_n_0\,
      S(0) => \madd_q_carry__0_i_4__0_n_0\
    );
\madd_q_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[8]\,
      O => \madd_q_carry__0_i_1__0_n_0\
    );
\madd_q_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[7]\,
      O => \madd_q_carry__0_i_2__0_n_0\
    );
\madd_q_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[6]\,
      O => \madd_q_carry__0_i_3__0_n_0\
    );
\madd_q_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[5]\,
      O => \madd_q_carry__0_i_4__0_n_0\
    );
\madd_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__0_n_0\,
      CO(3) => \madd_q_carry__1_n_0\,
      CO(2) => \madd_q_carry__1_n_1\,
      CO(1) => \madd_q_carry__1_n_2\,
      CO(0) => \madd_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[12]\,
      DI(2) => \madd_reg_reg_n_0_[11]\,
      DI(1) => \madd_reg_reg_n_0_[10]\,
      DI(0) => \madd_reg_reg_n_0_[9]\,
      O(3 downto 0) => madd_q(12 downto 9),
      S(3) => \madd_q_carry__1_i_1_n_0\,
      S(2) => \madd_q_carry__1_i_2_n_0\,
      S(1) => \madd_q_carry__1_i_3_n_0\,
      S(0) => \madd_q_carry__1_i_4_n_0\
    );
\madd_q_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[12]\,
      I1 => \genblk1[0].q_reg\(3),
      O => \madd_q_carry__1_i_1_n_0\
    );
\madd_q_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[11]\,
      I1 => \genblk1[0].q_reg\(2),
      O => \madd_q_carry__1_i_2_n_0\
    );
\madd_q_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[10]\,
      I1 => \genblk1[0].q_reg\(1),
      O => \madd_q_carry__1_i_3_n_0\
    );
\madd_q_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[9]\,
      I1 => \genblk1[0].q_reg\(0),
      O => \madd_q_carry__1_i_4_n_0\
    );
\madd_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__1_n_0\,
      CO(3) => \madd_q_carry__2_n_0\,
      CO(2) => \madd_q_carry__2_n_1\,
      CO(1) => \madd_q_carry__2_n_2\,
      CO(0) => \madd_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[16]\,
      DI(2) => \madd_reg_reg_n_0_[15]\,
      DI(1) => \madd_reg_reg_n_0_[14]\,
      DI(0) => \madd_reg_reg_n_0_[13]\,
      O(3 downto 0) => madd_q(16 downto 13),
      S(3) => \madd_q_carry__2_i_1_n_0\,
      S(2) => \madd_q_carry__2_i_2_n_0\,
      S(1) => \madd_q_carry__2_i_3_n_0\,
      S(0) => \madd_q_carry__2_i_4_n_0\
    );
\madd_q_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[16]\,
      I1 => \genblk8[0].q_reg\(0),
      O => \madd_q_carry__2_i_1_n_0\
    );
\madd_q_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[15]\,
      I1 => \genblk1[0].q_reg\(6),
      O => \madd_q_carry__2_i_2_n_0\
    );
\madd_q_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[14]\,
      I1 => \genblk1[0].q_reg\(5),
      O => \madd_q_carry__2_i_3_n_0\
    );
\madd_q_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[13]\,
      I1 => \genblk1[0].q_reg\(4),
      O => \madd_q_carry__2_i_4_n_0\
    );
\madd_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__2_n_0\,
      CO(3) => \madd_q_carry__3_n_0\,
      CO(2) => \madd_q_carry__3_n_1\,
      CO(1) => \madd_q_carry__3_n_2\,
      CO(0) => \madd_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[20]\,
      DI(2) => \madd_reg_reg_n_0_[19]\,
      DI(1) => \madd_reg_reg_n_0_[18]\,
      DI(0) => \madd_reg_reg_n_0_[17]\,
      O(3 downto 0) => madd_q(20 downto 17),
      S(3) => \madd_q_carry__3_i_1_n_0\,
      S(2) => \madd_q_carry__3_i_2_n_0\,
      S(1) => \madd_q_carry__3_i_3_n_0\,
      S(0) => \madd_q_carry__3_i_4_n_0\
    );
\madd_q_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[20]\,
      I1 => \genblk1[0].q_reg\(7),
      O => \madd_q_carry__3_i_1_n_0\
    );
\madd_q_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[19]\,
      I1 => \genblk8[0].q_reg\(3),
      O => \madd_q_carry__3_i_2_n_0\
    );
\madd_q_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[18]\,
      I1 => \genblk8[0].q_reg\(2),
      O => \madd_q_carry__3_i_3_n_0\
    );
\madd_q_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[17]\,
      I1 => \genblk8[0].q_reg\(1),
      O => \madd_q_carry__3_i_4_n_0\
    );
\madd_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__3_n_0\,
      CO(3) => \madd_q_carry__4_n_0\,
      CO(2) => \madd_q_carry__4_n_1\,
      CO(1) => \madd_q_carry__4_n_2\,
      CO(0) => \madd_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[24]\,
      DI(2) => \madd_reg_reg_n_0_[23]\,
      DI(1) => \madd_reg_reg_n_0_[22]\,
      DI(0) => \madd_reg_reg_n_0_[21]\,
      O(3 downto 0) => madd_q(24 downto 21),
      S(3) => \madd_q_carry__4_i_1_n_0\,
      S(2) => \madd_q_carry__4_i_2_n_0\,
      S(1) => \madd_q_carry__4_i_3_n_0\,
      S(0) => \madd_q_carry__4_i_4_n_0\
    );
\madd_q_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[24]\,
      I1 => \genblk1[0].q_reg\(11),
      O => \madd_q_carry__4_i_1_n_0\
    );
\madd_q_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[23]\,
      I1 => \genblk1[0].q_reg\(10),
      O => \madd_q_carry__4_i_2_n_0\
    );
\madd_q_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[22]\,
      I1 => \genblk1[0].q_reg\(9),
      O => \madd_q_carry__4_i_3_n_0\
    );
\madd_q_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[21]\,
      I1 => \genblk1[0].q_reg\(8),
      O => \madd_q_carry__4_i_4_n_0\
    );
\madd_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__4_n_0\,
      CO(3) => \madd_q_carry__5_n_0\,
      CO(2) => \madd_q_carry__5_n_1\,
      CO(1) => \madd_q_carry__5_n_2\,
      CO(0) => \madd_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[28]\,
      DI(2) => \madd_reg_reg_n_0_[27]\,
      DI(1) => \madd_reg_reg_n_0_[26]\,
      DI(0) => \madd_reg_reg_n_0_[25]\,
      O(3 downto 0) => madd_q(28 downto 25),
      S(3) => \madd_q_carry__5_i_1_n_0\,
      S(2) => \madd_q_carry__5_i_2_n_0\,
      S(1) => \madd_q_carry__5_i_3_n_0\,
      S(0) => \madd_q_carry__5_i_4_n_0\
    );
\madd_q_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[28]\,
      I1 => \genblk1[0].q_reg\(15),
      O => \madd_q_carry__5_i_1_n_0\
    );
\madd_q_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[27]\,
      I1 => \genblk1[0].q_reg\(14),
      O => \madd_q_carry__5_i_2_n_0\
    );
\madd_q_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[26]\,
      I1 => \genblk1[0].q_reg\(13),
      O => \madd_q_carry__5_i_3_n_0\
    );
\madd_q_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[25]\,
      I1 => \genblk1[0].q_reg\(12),
      O => \madd_q_carry__5_i_4_n_0\
    );
\madd_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__5_n_0\,
      CO(3) => \NLW_madd_q_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \madd_q_carry__6_n_1\,
      CO(1) => \madd_q_carry__6_n_2\,
      CO(0) => \madd_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \madd_reg_reg_n_0_[31]\,
      DI(1) => \madd_reg_reg_n_0_[30]\,
      DI(0) => \madd_reg_reg_n_0_[29]\,
      O(3 downto 0) => madd_q(32 downto 29),
      S(3) => \madd_q_carry__6_i_1__0_n_0\,
      S(2) => \madd_q_carry__6_i_2_n_0\,
      S(1) => \madd_q_carry__6_i_3_n_0\,
      S(0) => \madd_q_carry__6_i_4_n_0\
    );
\madd_q_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[32]\,
      O => \madd_q_carry__6_i_1__0_n_0\
    );
\madd_q_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[31]\,
      I1 => \genblk1[0].q_reg\(18),
      O => \madd_q_carry__6_i_2_n_0\
    );
\madd_q_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[30]\,
      I1 => \genblk1[0].q_reg\(17),
      O => \madd_q_carry__6_i_3_n_0\
    );
\madd_q_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[29]\,
      I1 => \genblk1[0].q_reg\(16),
      O => \madd_q_carry__6_i_4_n_0\
    );
\madd_q_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[4]\,
      O => \madd_q_carry_i_1__0_n_0\
    );
\madd_q_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[3]\,
      O => \madd_q_carry_i_2__0_n_0\
    );
\madd_q_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[2]\,
      O => \madd_q_carry_i_3__0_n_0\
    );
\madd_q_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[1]\,
      O => \madd_q_carry_i_4__0_n_0\
    );
\madd_reg[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(3),
      I1 => \madd_reg_reg[31]_0\(11),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(3)
    );
\madd_reg[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(2),
      I1 => \madd_reg_reg[31]_0\(10),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(2)
    );
\madd_reg[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(1),
      I1 => \madd_reg_reg[31]_0\(9),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(1)
    );
\madd_reg[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(0),
      I1 => \madd_reg_reg[31]_0\(8),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(0)
    );
\madd_reg[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(3),
      I1 => \madd_reg_reg[31]_0\(15),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(3)
    );
\madd_reg[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(2),
      I1 => \madd_reg_reg[31]_0\(14),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(2)
    );
\madd_reg[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(1),
      I1 => \madd_reg_reg[31]_0\(13),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(1)
    );
\madd_reg[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(0),
      I1 => \madd_reg_reg[31]_0\(12),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(0)
    );
\madd_reg[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(3),
      I1 => \madd_reg_reg[31]_0\(19),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(3)
    );
\madd_reg[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(2),
      I1 => \madd_reg_reg[31]_0\(18),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(2)
    );
\madd_reg[19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(1),
      I1 => \madd_reg_reg[31]_0\(17),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(1)
    );
\madd_reg[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(0),
      I1 => \madd_reg_reg[31]_0\(16),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(0)
    );
\madd_reg[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(3),
      I1 => \madd_reg_reg[31]_0\(23),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(3)
    );
\madd_reg[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(2),
      I1 => \madd_reg_reg[31]_0\(22),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(2)
    );
\madd_reg[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(1),
      I1 => \madd_reg_reg[31]_0\(21),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(1)
    );
\madd_reg[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(0),
      I1 => \madd_reg_reg[31]_0\(20),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(0)
    );
\madd_reg[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(3),
      I1 => \madd_reg_reg[31]_0\(27),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(3)
    );
\madd_reg[27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(2),
      I1 => \madd_reg_reg[31]_0\(26),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(2)
    );
\madd_reg[27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(1),
      I1 => \madd_reg_reg[31]_0\(25),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(1)
    );
\madd_reg[27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(0),
      I1 => \madd_reg_reg[31]_0\(24),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(0)
    );
\madd_reg[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(3),
      I1 => \madd_reg_reg[31]_0\(31),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(3)
    );
\madd_reg[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(2),
      I1 => \madd_reg_reg[31]_0\(30),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(2)
    );
\madd_reg[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(1),
      I1 => \madd_reg_reg[31]_0\(29),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(1)
    );
\madd_reg[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(0),
      I1 => \madd_reg_reg[31]_0\(28),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(0)
    );
\madd_reg[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(3),
      I1 => \madd_reg_reg[31]_0\(3),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(3)
    );
\madd_reg[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(2),
      I1 => \madd_reg_reg[31]_0\(2),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(2)
    );
\madd_reg[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(1),
      I1 => \madd_reg_reg[31]_0\(1),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(1)
    );
\madd_reg[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \madd_reg_reg[31]_0\(0),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(0)
    );
\madd_reg[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(3),
      I1 => \madd_reg_reg[31]_0\(7),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(3)
    );
\madd_reg[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(2),
      I1 => \madd_reg_reg[31]_0\(6),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(2)
    );
\madd_reg[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(1),
      I1 => \madd_reg_reg[31]_0\(5),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(1)
    );
\madd_reg[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(0),
      I1 => \madd_reg_reg[31]_0\(4),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(0)
    );
\madd_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(0),
      Q => \madd_reg_reg_n_0_[0]\,
      R => '0'
    );
\madd_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(10),
      Q => \madd_reg_reg_n_0_[10]\,
      R => '0'
    );
\madd_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(11),
      Q => \madd_reg_reg_n_0_[11]\,
      R => '0'
    );
\madd_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(12),
      Q => \madd_reg_reg_n_0_[12]\,
      R => '0'
    );
\madd_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(13),
      Q => \madd_reg_reg_n_0_[13]\,
      R => '0'
    );
\madd_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(14),
      Q => \madd_reg_reg_n_0_[14]\,
      R => '0'
    );
\madd_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(15),
      Q => \madd_reg_reg_n_0_[15]\,
      R => '0'
    );
\madd_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(16),
      Q => \madd_reg_reg_n_0_[16]\,
      R => '0'
    );
\madd_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(17),
      Q => \madd_reg_reg_n_0_[17]\,
      R => '0'
    );
\madd_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(18),
      Q => \madd_reg_reg_n_0_[18]\,
      R => '0'
    );
\madd_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(19),
      Q => \madd_reg_reg_n_0_[19]\,
      R => '0'
    );
\madd_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(1),
      Q => \madd_reg_reg_n_0_[1]\,
      R => '0'
    );
\madd_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(20),
      Q => \madd_reg_reg_n_0_[20]\,
      R => '0'
    );
\madd_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(21),
      Q => \madd_reg_reg_n_0_[21]\,
      R => '0'
    );
\madd_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(22),
      Q => \madd_reg_reg_n_0_[22]\,
      R => '0'
    );
\madd_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(23),
      Q => \madd_reg_reg_n_0_[23]\,
      R => '0'
    );
\madd_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(24),
      Q => \madd_reg_reg_n_0_[24]\,
      R => '0'
    );
\madd_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(25),
      Q => \madd_reg_reg_n_0_[25]\,
      R => '0'
    );
\madd_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(26),
      Q => \madd_reg_reg_n_0_[26]\,
      R => '0'
    );
\madd_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(27),
      Q => \madd_reg_reg_n_0_[27]\,
      R => '0'
    );
\madd_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(28),
      Q => \madd_reg_reg_n_0_[28]\,
      R => '0'
    );
\madd_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(29),
      Q => \madd_reg_reg_n_0_[29]\,
      R => '0'
    );
\madd_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(2),
      Q => \madd_reg_reg_n_0_[2]\,
      R => '0'
    );
\madd_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(30),
      Q => \madd_reg_reg_n_0_[30]\,
      R => '0'
    );
\madd_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(31),
      Q => \madd_reg_reg_n_0_[31]\,
      R => '0'
    );
\madd_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(32),
      Q => \madd_reg_reg_n_0_[32]\,
      R => '0'
    );
\madd_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(3),
      Q => \madd_reg_reg_n_0_[3]\,
      R => '0'
    );
\madd_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(4),
      Q => \madd_reg_reg_n_0_[4]\,
      R => '0'
    );
\madd_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(5),
      Q => \madd_reg_reg_n_0_[5]\,
      R => '0'
    );
\madd_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(6),
      Q => \madd_reg_reg_n_0_[6]\,
      R => '0'
    );
\madd_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(7),
      Q => \madd_reg_reg_n_0_[7]\,
      R => '0'
    );
\madd_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(8),
      Q => \madd_reg_reg_n_0_[8]\,
      R => '0'
    );
\madd_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(9),
      Q => \madd_reg_reg_n_0_[9]\,
      R => '0'
    );
\madd_res_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => madd_q(32),
      I1 => \madd_reg_reg_n_0_[0]\,
      O => \madd_res_reg[0]_i_1__0_n_0\
    );
\madd_res_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[10]\,
      I1 => madd_q(32),
      I2 => madd_q(10),
      O => madd_res(10)
    );
\madd_res_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[11]\,
      I1 => madd_q(32),
      I2 => madd_q(11),
      O => madd_res(11)
    );
\madd_res_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[12]\,
      I1 => madd_q(32),
      I2 => madd_q(12),
      O => madd_res(12)
    );
\madd_res_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[13]\,
      I1 => madd_q(32),
      I2 => madd_q(13),
      O => madd_res(13)
    );
\madd_res_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[14]\,
      I1 => madd_q(32),
      I2 => madd_q(14),
      O => madd_res(14)
    );
\madd_res_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[15]\,
      I1 => madd_q(32),
      I2 => madd_q(15),
      O => madd_res(15)
    );
\madd_res_reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[16]\,
      I1 => madd_q(32),
      I2 => madd_q(16),
      O => madd_res(16)
    );
\madd_res_reg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[17]\,
      I1 => madd_q(32),
      I2 => madd_q(17),
      O => madd_res(17)
    );
\madd_res_reg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[18]\,
      I1 => madd_q(32),
      I2 => madd_q(18),
      O => madd_res(18)
    );
\madd_res_reg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[19]\,
      I1 => madd_q(32),
      I2 => madd_q(19),
      O => madd_res(19)
    );
\madd_res_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[1]\,
      I1 => madd_q(32),
      I2 => madd_q(1),
      O => madd_res(1)
    );
\madd_res_reg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[20]\,
      I1 => madd_q(32),
      I2 => madd_q(20),
      O => madd_res(20)
    );
\madd_res_reg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[21]\,
      I1 => madd_q(32),
      I2 => madd_q(21),
      O => madd_res(21)
    );
\madd_res_reg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[22]\,
      I1 => madd_q(32),
      I2 => madd_q(22),
      O => madd_res(22)
    );
\madd_res_reg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[23]\,
      I1 => madd_q(32),
      I2 => madd_q(23),
      O => madd_res(23)
    );
\madd_res_reg[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[24]\,
      I1 => madd_q(32),
      I2 => madd_q(24),
      O => madd_res(24)
    );
\madd_res_reg[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[25]\,
      I1 => madd_q(32),
      I2 => madd_q(25),
      O => madd_res(25)
    );
\madd_res_reg[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[26]\,
      I1 => madd_q(32),
      I2 => madd_q(26),
      O => madd_res(26)
    );
\madd_res_reg[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[27]\,
      I1 => madd_q(32),
      I2 => madd_q(27),
      O => madd_res(27)
    );
\madd_res_reg[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[28]\,
      I1 => madd_q(32),
      I2 => madd_q(28),
      O => madd_res(28)
    );
\madd_res_reg[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[29]\,
      I1 => madd_q(32),
      I2 => madd_q(29),
      O => madd_res(29)
    );
\madd_res_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[2]\,
      I1 => madd_q(32),
      I2 => madd_q(2),
      O => madd_res(2)
    );
\madd_res_reg[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[30]\,
      I1 => madd_q(32),
      I2 => madd_q(30),
      O => madd_res(30)
    );
\madd_res_reg[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[31]\,
      I1 => madd_q(32),
      I2 => madd_q(31),
      O => madd_res(31)
    );
\madd_res_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[3]\,
      I1 => madd_q(32),
      I2 => madd_q(3),
      O => madd_res(3)
    );
\madd_res_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[4]\,
      I1 => madd_q(32),
      I2 => madd_q(4),
      O => madd_res(4)
    );
\madd_res_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[5]\,
      I1 => madd_q(32),
      I2 => madd_q(5),
      O => madd_res(5)
    );
\madd_res_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[6]\,
      I1 => madd_q(32),
      I2 => madd_q(6),
      O => madd_res(6)
    );
\madd_res_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[7]\,
      I1 => madd_q(32),
      I2 => madd_q(7),
      O => madd_res(7)
    );
\madd_res_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[8]\,
      I1 => madd_q(32),
      I2 => madd_q(8),
      O => madd_res(8)
    );
\madd_res_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[9]\,
      I1 => madd_q(32),
      I2 => madd_q(9),
      O => madd_res(9)
    );
\madd_res_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_res_reg[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\madd_res_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(10),
      Q => \^q\(10),
      R => '0'
    );
\madd_res_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(11),
      Q => \^q\(11),
      R => '0'
    );
\madd_res_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(12),
      Q => \^q\(12),
      R => '0'
    );
\madd_res_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(13),
      Q => \^q\(13),
      R => '0'
    );
\madd_res_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(14),
      Q => \^q\(14),
      R => '0'
    );
\madd_res_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(15),
      Q => \^q\(15),
      R => '0'
    );
\madd_res_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(16),
      Q => \^q\(16),
      R => '0'
    );
\madd_res_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(17),
      Q => \^q\(17),
      R => '0'
    );
\madd_res_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(18),
      Q => \^q\(18),
      R => '0'
    );
\madd_res_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(19),
      Q => \^q\(19),
      R => '0'
    );
\madd_res_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(1),
      Q => \^q\(1),
      R => '0'
    );
\madd_res_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(20),
      Q => \^q\(20),
      R => '0'
    );
\madd_res_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(21),
      Q => \^q\(21),
      R => '0'
    );
\madd_res_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(22),
      Q => \^q\(22),
      R => '0'
    );
\madd_res_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(23),
      Q => \^q\(23),
      R => '0'
    );
\madd_res_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(24),
      Q => \^q\(24),
      R => '0'
    );
\madd_res_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(25),
      Q => \^q\(25),
      R => '0'
    );
\madd_res_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(26),
      Q => \^q\(26),
      R => '0'
    );
\madd_res_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(27),
      Q => \^q\(27),
      R => '0'
    );
\madd_res_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(28),
      Q => \^q\(28),
      R => '0'
    );
\madd_res_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(29),
      Q => \^q\(29),
      R => '0'
    );
\madd_res_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(2),
      Q => \^q\(2),
      R => '0'
    );
\madd_res_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(30),
      Q => \^q\(30),
      R => '0'
    );
\madd_res_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(31),
      Q => \^q\(31),
      R => '0'
    );
\madd_res_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(3),
      Q => \^q\(3),
      R => '0'
    );
\madd_res_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(4),
      Q => \^q\(4),
      R => '0'
    );
\madd_res_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(5),
      Q => \^q\(5),
      R => '0'
    );
\madd_res_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(6),
      Q => \^q\(6),
      R => '0'
    );
\madd_res_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(7),
      Q => \^q\(7),
      R => '0'
    );
\madd_res_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(8),
      Q => \^q\(8),
      R => '0'
    );
\madd_res_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(9),
      Q => \^q\(9),
      R => '0'
    );
\y_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_1__1_n_0\,
      CO(3) => \y_reg[11]_i_1__1_n_0\,
      CO(2) => \y_reg[11]_i_1__1_n_1\,
      CO(1) => \y_reg[11]_i_1__1_n_2\,
      CO(0) => \y_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(12 downto 9),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \y_reg[11]\(3 downto 0)
    );
\y_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[11]_i_1__1_n_0\,
      CO(3) => \y_reg[15]_i_1__1_n_0\,
      CO(2) => \y_reg[15]_i_1__1_n_1\,
      CO(1) => \y_reg[15]_i_1__1_n_2\,
      CO(0) => \y_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(16 downto 13),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \y_reg[15]\(3 downto 0)
    );
\y_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[15]_i_1__1_n_0\,
      CO(3) => \y_reg[19]_i_1__1_n_0\,
      CO(2) => \y_reg[19]_i_1__1_n_1\,
      CO(1) => \y_reg[19]_i_1__1_n_2\,
      CO(0) => \y_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(20 downto 17),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \y_reg[19]\(3 downto 0)
    );
\y_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[19]_i_1__1_n_0\,
      CO(3) => \y_reg[23]_i_1__1_n_0\,
      CO(2) => \y_reg[23]_i_1__1_n_1\,
      CO(1) => \y_reg[23]_i_1__1_n_2\,
      CO(0) => \y_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(24 downto 21),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \y_reg[23]\(3 downto 0)
    );
\y_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[23]_i_1__1_n_0\,
      CO(3) => \y_reg[27]_i_1__1_n_0\,
      CO(2) => \y_reg[27]_i_1__1_n_1\,
      CO(1) => \y_reg[27]_i_1__1_n_2\,
      CO(0) => \y_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(28 downto 25),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \y_reg[27]\(3 downto 0)
    );
\y_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[27]_i_1__1_n_0\,
      CO(3) => D(31),
      CO(2) => \NLW_y_reg[31]_i_1__1_CO_UNCONNECTED\(2),
      CO(1) => \y_reg[31]_i_1__1_n_2\,
      CO(0) => \y_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(31 downto 29),
      O(3) => \NLW_y_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \y_reg[31]\(2 downto 0)
    );
\y_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[3]_i_1__1_n_0\,
      CO(2) => \y_reg[3]_i_1__1_n_1\,
      CO(1) => \y_reg[3]_i_1__1_n_2\,
      CO(0) => \y_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(1),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => \^q\(4 downto 2),
      S(0) => \y_reg[3]\(0)
    );
\y_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[3]_i_1__1_n_0\,
      CO(3) => \y_reg[7]_i_1__1_n_0\,
      CO(2) => \y_reg[7]_i_1__1_n_1\,
      CO(1) => \y_reg[7]_i_1__1_n_2\,
      CO(0) => \y_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \^q\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \madd_reg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \madd_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63 : entity is "modadd";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal madd_q : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \madd_q_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__0_n_1\ : STD_LOGIC;
  signal \madd_q_carry__0_n_2\ : STD_LOGIC;
  signal \madd_q_carry__0_n_3\ : STD_LOGIC;
  signal \madd_q_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__1_n_1\ : STD_LOGIC;
  signal \madd_q_carry__1_n_2\ : STD_LOGIC;
  signal \madd_q_carry__1_n_3\ : STD_LOGIC;
  signal \madd_q_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_n_0\ : STD_LOGIC;
  signal \madd_q_carry__2_n_1\ : STD_LOGIC;
  signal \madd_q_carry__2_n_2\ : STD_LOGIC;
  signal \madd_q_carry__2_n_3\ : STD_LOGIC;
  signal \madd_q_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_n_0\ : STD_LOGIC;
  signal \madd_q_carry__3_n_1\ : STD_LOGIC;
  signal \madd_q_carry__3_n_2\ : STD_LOGIC;
  signal \madd_q_carry__3_n_3\ : STD_LOGIC;
  signal \madd_q_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_n_0\ : STD_LOGIC;
  signal \madd_q_carry__4_n_1\ : STD_LOGIC;
  signal \madd_q_carry__4_n_2\ : STD_LOGIC;
  signal \madd_q_carry__4_n_3\ : STD_LOGIC;
  signal \madd_q_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_n_0\ : STD_LOGIC;
  signal \madd_q_carry__5_n_1\ : STD_LOGIC;
  signal \madd_q_carry__5_n_2\ : STD_LOGIC;
  signal \madd_q_carry__5_n_3\ : STD_LOGIC;
  signal \madd_q_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \madd_q_carry__6_n_1\ : STD_LOGIC;
  signal \madd_q_carry__6_n_2\ : STD_LOGIC;
  signal \madd_q_carry__6_n_3\ : STD_LOGIC;
  signal madd_q_carry_i_1_n_0 : STD_LOGIC;
  signal madd_q_carry_i_2_n_0 : STD_LOGIC;
  signal madd_q_carry_i_3_n_0 : STD_LOGIC;
  signal madd_q_carry_i_4_n_0 : STD_LOGIC;
  signal madd_q_carry_n_0 : STD_LOGIC;
  signal madd_q_carry_n_1 : STD_LOGIC;
  signal madd_q_carry_n_2 : STD_LOGIC;
  signal madd_q_carry_n_3 : STD_LOGIC;
  signal \madd_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \madd_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal madd_res : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \madd_res_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_madd_q_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_y_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of madd_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \madd_q_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \madd_res_reg[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \madd_res_reg[10]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \madd_res_reg[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \madd_res_reg[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \madd_res_reg[13]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \madd_res_reg[14]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \madd_res_reg[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \madd_res_reg[16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \madd_res_reg[17]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \madd_res_reg[18]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \madd_res_reg[19]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \madd_res_reg[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \madd_res_reg[20]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \madd_res_reg[21]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \madd_res_reg[22]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \madd_res_reg[23]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \madd_res_reg[24]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \madd_res_reg[25]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \madd_res_reg[26]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \madd_res_reg[27]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \madd_res_reg[28]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \madd_res_reg[29]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \madd_res_reg[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \madd_res_reg[30]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \madd_res_reg[31]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \madd_res_reg[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \madd_res_reg[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \madd_res_reg[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \madd_res_reg[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \madd_res_reg[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \madd_res_reg[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \madd_res_reg[9]_i_1\ : label is "soft_lutpair142";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
madd_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => madd_q_carry_n_0,
      CO(2) => madd_q_carry_n_1,
      CO(1) => madd_q_carry_n_2,
      CO(0) => madd_q_carry_n_3,
      CYINIT => \madd_reg_reg_n_0_[0]\,
      DI(3) => \madd_reg_reg_n_0_[4]\,
      DI(2) => \madd_reg_reg_n_0_[3]\,
      DI(1) => \madd_reg_reg_n_0_[2]\,
      DI(0) => \madd_reg_reg_n_0_[1]\,
      O(3 downto 0) => madd_q(4 downto 1),
      S(3) => madd_q_carry_i_1_n_0,
      S(2) => madd_q_carry_i_2_n_0,
      S(1) => madd_q_carry_i_3_n_0,
      S(0) => madd_q_carry_i_4_n_0
    );
\madd_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => madd_q_carry_n_0,
      CO(3) => \madd_q_carry__0_n_0\,
      CO(2) => \madd_q_carry__0_n_1\,
      CO(1) => \madd_q_carry__0_n_2\,
      CO(0) => \madd_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[8]\,
      DI(2) => \madd_reg_reg_n_0_[7]\,
      DI(1) => \madd_reg_reg_n_0_[6]\,
      DI(0) => \madd_reg_reg_n_0_[5]\,
      O(3 downto 0) => madd_q(8 downto 5),
      S(3) => \madd_q_carry__0_i_1_n_0\,
      S(2) => \madd_q_carry__0_i_2_n_0\,
      S(1) => \madd_q_carry__0_i_3_n_0\,
      S(0) => \madd_q_carry__0_i_4_n_0\
    );
\madd_q_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[8]\,
      O => \madd_q_carry__0_i_1_n_0\
    );
\madd_q_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[7]\,
      O => \madd_q_carry__0_i_2_n_0\
    );
\madd_q_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[6]\,
      O => \madd_q_carry__0_i_3_n_0\
    );
\madd_q_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[5]\,
      O => \madd_q_carry__0_i_4_n_0\
    );
\madd_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__0_n_0\,
      CO(3) => \madd_q_carry__1_n_0\,
      CO(2) => \madd_q_carry__1_n_1\,
      CO(1) => \madd_q_carry__1_n_2\,
      CO(0) => \madd_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[12]\,
      DI(2) => \madd_reg_reg_n_0_[11]\,
      DI(1) => \madd_reg_reg_n_0_[10]\,
      DI(0) => \madd_reg_reg_n_0_[9]\,
      O(3 downto 0) => madd_q(12 downto 9),
      S(3) => \madd_q_carry__1_i_1__0_n_0\,
      S(2) => \madd_q_carry__1_i_2__0_n_0\,
      S(1) => \madd_q_carry__1_i_3__0_n_0\,
      S(0) => \madd_q_carry__1_i_4__0_n_0\
    );
\madd_q_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[12]\,
      I1 => \genblk1[0].q_reg\(3),
      O => \madd_q_carry__1_i_1__0_n_0\
    );
\madd_q_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[11]\,
      I1 => \genblk1[0].q_reg\(2),
      O => \madd_q_carry__1_i_2__0_n_0\
    );
\madd_q_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[10]\,
      I1 => \genblk1[0].q_reg\(1),
      O => \madd_q_carry__1_i_3__0_n_0\
    );
\madd_q_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[9]\,
      I1 => \genblk1[0].q_reg\(0),
      O => \madd_q_carry__1_i_4__0_n_0\
    );
\madd_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__1_n_0\,
      CO(3) => \madd_q_carry__2_n_0\,
      CO(2) => \madd_q_carry__2_n_1\,
      CO(1) => \madd_q_carry__2_n_2\,
      CO(0) => \madd_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[16]\,
      DI(2) => \madd_reg_reg_n_0_[15]\,
      DI(1) => \madd_reg_reg_n_0_[14]\,
      DI(0) => \madd_reg_reg_n_0_[13]\,
      O(3 downto 0) => madd_q(16 downto 13),
      S(3) => \madd_q_carry__2_i_1__0_n_0\,
      S(2) => \madd_q_carry__2_i_2__0_n_0\,
      S(1) => \madd_q_carry__2_i_3__0_n_0\,
      S(0) => \madd_q_carry__2_i_4__0_n_0\
    );
\madd_q_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[16]\,
      I1 => \genblk8[0].q_reg\(0),
      O => \madd_q_carry__2_i_1__0_n_0\
    );
\madd_q_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[15]\,
      I1 => \genblk1[0].q_reg\(6),
      O => \madd_q_carry__2_i_2__0_n_0\
    );
\madd_q_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[14]\,
      I1 => \genblk1[0].q_reg\(5),
      O => \madd_q_carry__2_i_3__0_n_0\
    );
\madd_q_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[13]\,
      I1 => \genblk1[0].q_reg\(4),
      O => \madd_q_carry__2_i_4__0_n_0\
    );
\madd_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__2_n_0\,
      CO(3) => \madd_q_carry__3_n_0\,
      CO(2) => \madd_q_carry__3_n_1\,
      CO(1) => \madd_q_carry__3_n_2\,
      CO(0) => \madd_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[20]\,
      DI(2) => \madd_reg_reg_n_0_[19]\,
      DI(1) => \madd_reg_reg_n_0_[18]\,
      DI(0) => \madd_reg_reg_n_0_[17]\,
      O(3 downto 0) => madd_q(20 downto 17),
      S(3) => \madd_q_carry__3_i_1__0_n_0\,
      S(2) => \madd_q_carry__3_i_2__0_n_0\,
      S(1) => \madd_q_carry__3_i_3__0_n_0\,
      S(0) => \madd_q_carry__3_i_4__0_n_0\
    );
\madd_q_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[20]\,
      I1 => \genblk1[0].q_reg\(7),
      O => \madd_q_carry__3_i_1__0_n_0\
    );
\madd_q_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[19]\,
      I1 => \genblk8[0].q_reg\(3),
      O => \madd_q_carry__3_i_2__0_n_0\
    );
\madd_q_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[18]\,
      I1 => \genblk8[0].q_reg\(2),
      O => \madd_q_carry__3_i_3__0_n_0\
    );
\madd_q_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[17]\,
      I1 => \genblk8[0].q_reg\(1),
      O => \madd_q_carry__3_i_4__0_n_0\
    );
\madd_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__3_n_0\,
      CO(3) => \madd_q_carry__4_n_0\,
      CO(2) => \madd_q_carry__4_n_1\,
      CO(1) => \madd_q_carry__4_n_2\,
      CO(0) => \madd_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[24]\,
      DI(2) => \madd_reg_reg_n_0_[23]\,
      DI(1) => \madd_reg_reg_n_0_[22]\,
      DI(0) => \madd_reg_reg_n_0_[21]\,
      O(3 downto 0) => madd_q(24 downto 21),
      S(3) => \madd_q_carry__4_i_1__0_n_0\,
      S(2) => \madd_q_carry__4_i_2__0_n_0\,
      S(1) => \madd_q_carry__4_i_3__0_n_0\,
      S(0) => \madd_q_carry__4_i_4__0_n_0\
    );
\madd_q_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[24]\,
      I1 => \genblk1[0].q_reg\(11),
      O => \madd_q_carry__4_i_1__0_n_0\
    );
\madd_q_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[23]\,
      I1 => \genblk1[0].q_reg\(10),
      O => \madd_q_carry__4_i_2__0_n_0\
    );
\madd_q_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[22]\,
      I1 => \genblk1[0].q_reg\(9),
      O => \madd_q_carry__4_i_3__0_n_0\
    );
\madd_q_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[21]\,
      I1 => \genblk1[0].q_reg\(8),
      O => \madd_q_carry__4_i_4__0_n_0\
    );
\madd_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__4_n_0\,
      CO(3) => \madd_q_carry__5_n_0\,
      CO(2) => \madd_q_carry__5_n_1\,
      CO(1) => \madd_q_carry__5_n_2\,
      CO(0) => \madd_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \madd_reg_reg_n_0_[28]\,
      DI(2) => \madd_reg_reg_n_0_[27]\,
      DI(1) => \madd_reg_reg_n_0_[26]\,
      DI(0) => \madd_reg_reg_n_0_[25]\,
      O(3 downto 0) => madd_q(28 downto 25),
      S(3) => \madd_q_carry__5_i_1__0_n_0\,
      S(2) => \madd_q_carry__5_i_2__0_n_0\,
      S(1) => \madd_q_carry__5_i_3__0_n_0\,
      S(0) => \madd_q_carry__5_i_4__0_n_0\
    );
\madd_q_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[28]\,
      I1 => \genblk1[0].q_reg\(15),
      O => \madd_q_carry__5_i_1__0_n_0\
    );
\madd_q_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[27]\,
      I1 => \genblk1[0].q_reg\(14),
      O => \madd_q_carry__5_i_2__0_n_0\
    );
\madd_q_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[26]\,
      I1 => \genblk1[0].q_reg\(13),
      O => \madd_q_carry__5_i_3__0_n_0\
    );
\madd_q_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[25]\,
      I1 => \genblk1[0].q_reg\(12),
      O => \madd_q_carry__5_i_4__0_n_0\
    );
\madd_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_q_carry__5_n_0\,
      CO(3) => \NLW_madd_q_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \madd_q_carry__6_n_1\,
      CO(1) => \madd_q_carry__6_n_2\,
      CO(0) => \madd_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \madd_reg_reg_n_0_[31]\,
      DI(1) => \madd_reg_reg_n_0_[30]\,
      DI(0) => \madd_reg_reg_n_0_[29]\,
      O(3 downto 0) => madd_q(32 downto 29),
      S(3) => \madd_q_carry__6_i_1_n_0\,
      S(2) => \madd_q_carry__6_i_2__0_n_0\,
      S(1) => \madd_q_carry__6_i_3__0_n_0\,
      S(0) => \madd_q_carry__6_i_4__0_n_0\
    );
\madd_q_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[32]\,
      O => \madd_q_carry__6_i_1_n_0\
    );
\madd_q_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[31]\,
      I1 => \genblk1[0].q_reg\(18),
      O => \madd_q_carry__6_i_2__0_n_0\
    );
\madd_q_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[30]\,
      I1 => \genblk1[0].q_reg\(17),
      O => \madd_q_carry__6_i_3__0_n_0\
    );
\madd_q_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[29]\,
      I1 => \genblk1[0].q_reg\(16),
      O => \madd_q_carry__6_i_4__0_n_0\
    );
madd_q_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[4]\,
      O => madd_q_carry_i_1_n_0
    );
madd_q_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[3]\,
      O => madd_q_carry_i_2_n_0
    );
madd_q_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[2]\,
      O => madd_q_carry_i_3_n_0
    );
madd_q_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[1]\,
      O => madd_q_carry_i_4_n_0
    );
\madd_reg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(3),
      I1 => \madd_reg_reg[31]_0\(11),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(3)
    );
\madd_reg[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(2),
      I1 => \madd_reg_reg[31]_0\(10),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(2)
    );
\madd_reg[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(1),
      I1 => \madd_reg_reg[31]_0\(9),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(1)
    );
\madd_reg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[11]_0\(0),
      I1 => \madd_reg_reg[31]_0\(8),
      O => \DELAY_BLOCK[12].shift_array_reg[13][11]\(0)
    );
\madd_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(3),
      I1 => \madd_reg_reg[31]_0\(15),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(3)
    );
\madd_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(2),
      I1 => \madd_reg_reg[31]_0\(14),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(2)
    );
\madd_reg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(1),
      I1 => \madd_reg_reg[31]_0\(13),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(1)
    );
\madd_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[15]_0\(0),
      I1 => \madd_reg_reg[31]_0\(12),
      O => \DELAY_BLOCK[12].shift_array_reg[13][15]\(0)
    );
\madd_reg[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(3),
      I1 => \madd_reg_reg[31]_0\(19),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(3)
    );
\madd_reg[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(2),
      I1 => \madd_reg_reg[31]_0\(18),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(2)
    );
\madd_reg[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(1),
      I1 => \madd_reg_reg[31]_0\(17),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(1)
    );
\madd_reg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[19]_0\(0),
      I1 => \madd_reg_reg[31]_0\(16),
      O => \DELAY_BLOCK[12].shift_array_reg[13][19]\(0)
    );
\madd_reg[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(3),
      I1 => \madd_reg_reg[31]_0\(23),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(3)
    );
\madd_reg[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(2),
      I1 => \madd_reg_reg[31]_0\(22),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(2)
    );
\madd_reg[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(1),
      I1 => \madd_reg_reg[31]_0\(21),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(1)
    );
\madd_reg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[23]_0\(0),
      I1 => \madd_reg_reg[31]_0\(20),
      O => \DELAY_BLOCK[12].shift_array_reg[13][23]\(0)
    );
\madd_reg[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(3),
      I1 => \madd_reg_reg[31]_0\(27),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(3)
    );
\madd_reg[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(2),
      I1 => \madd_reg_reg[31]_0\(26),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(2)
    );
\madd_reg[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(1),
      I1 => \madd_reg_reg[31]_0\(25),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(1)
    );
\madd_reg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[27]_0\(0),
      I1 => \madd_reg_reg[31]_0\(24),
      O => \DELAY_BLOCK[12].shift_array_reg[13][27]\(0)
    );
\madd_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(3),
      I1 => \madd_reg_reg[31]_0\(31),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(3)
    );
\madd_reg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(2),
      I1 => \madd_reg_reg[31]_0\(30),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(2)
    );
\madd_reg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(1),
      I1 => \madd_reg_reg[31]_0\(29),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(1)
    );
\madd_reg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[31]_1\(0),
      I1 => \madd_reg_reg[31]_0\(28),
      O => \DELAY_BLOCK[12].shift_array_reg[13][31]\(0)
    );
\madd_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(3),
      I1 => \madd_reg_reg[31]_0\(3),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(3)
    );
\madd_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(2),
      I1 => \madd_reg_reg[31]_0\(2),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(2)
    );
\madd_reg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(1),
      I1 => \madd_reg_reg[31]_0\(1),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(1)
    );
\madd_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \madd_reg_reg[31]_0\(0),
      O => \DELAY_BLOCK[12].shift_array_reg[13][3]\(0)
    );
\madd_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(3),
      I1 => \madd_reg_reg[31]_0\(7),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(3)
    );
\madd_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(2),
      I1 => \madd_reg_reg[31]_0\(6),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(2)
    );
\madd_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(1),
      I1 => \madd_reg_reg[31]_0\(5),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(1)
    );
\madd_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \madd_reg_reg[7]_0\(0),
      I1 => \madd_reg_reg[31]_0\(4),
      O => \DELAY_BLOCK[12].shift_array_reg[13][7]\(0)
    );
\madd_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(0),
      Q => \madd_reg_reg_n_0_[0]\,
      R => '0'
    );
\madd_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(10),
      Q => \madd_reg_reg_n_0_[10]\,
      R => '0'
    );
\madd_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(11),
      Q => \madd_reg_reg_n_0_[11]\,
      R => '0'
    );
\madd_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(12),
      Q => \madd_reg_reg_n_0_[12]\,
      R => '0'
    );
\madd_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(13),
      Q => \madd_reg_reg_n_0_[13]\,
      R => '0'
    );
\madd_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(14),
      Q => \madd_reg_reg_n_0_[14]\,
      R => '0'
    );
\madd_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(15),
      Q => \madd_reg_reg_n_0_[15]\,
      R => '0'
    );
\madd_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(16),
      Q => \madd_reg_reg_n_0_[16]\,
      R => '0'
    );
\madd_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(17),
      Q => \madd_reg_reg_n_0_[17]\,
      R => '0'
    );
\madd_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(18),
      Q => \madd_reg_reg_n_0_[18]\,
      R => '0'
    );
\madd_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(19),
      Q => \madd_reg_reg_n_0_[19]\,
      R => '0'
    );
\madd_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(1),
      Q => \madd_reg_reg_n_0_[1]\,
      R => '0'
    );
\madd_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(20),
      Q => \madd_reg_reg_n_0_[20]\,
      R => '0'
    );
\madd_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(21),
      Q => \madd_reg_reg_n_0_[21]\,
      R => '0'
    );
\madd_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(22),
      Q => \madd_reg_reg_n_0_[22]\,
      R => '0'
    );
\madd_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(23),
      Q => \madd_reg_reg_n_0_[23]\,
      R => '0'
    );
\madd_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(24),
      Q => \madd_reg_reg_n_0_[24]\,
      R => '0'
    );
\madd_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(25),
      Q => \madd_reg_reg_n_0_[25]\,
      R => '0'
    );
\madd_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(26),
      Q => \madd_reg_reg_n_0_[26]\,
      R => '0'
    );
\madd_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(27),
      Q => \madd_reg_reg_n_0_[27]\,
      R => '0'
    );
\madd_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(28),
      Q => \madd_reg_reg_n_0_[28]\,
      R => '0'
    );
\madd_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(29),
      Q => \madd_reg_reg_n_0_[29]\,
      R => '0'
    );
\madd_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(2),
      Q => \madd_reg_reg_n_0_[2]\,
      R => '0'
    );
\madd_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(30),
      Q => \madd_reg_reg_n_0_[30]\,
      R => '0'
    );
\madd_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(31),
      Q => \madd_reg_reg_n_0_[31]\,
      R => '0'
    );
\madd_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(32),
      Q => \madd_reg_reg_n_0_[32]\,
      R => '0'
    );
\madd_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(3),
      Q => \madd_reg_reg_n_0_[3]\,
      R => '0'
    );
\madd_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(4),
      Q => \madd_reg_reg_n_0_[4]\,
      R => '0'
    );
\madd_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(5),
      Q => \madd_reg_reg_n_0_[5]\,
      R => '0'
    );
\madd_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(6),
      Q => \madd_reg_reg_n_0_[6]\,
      R => '0'
    );
\madd_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(7),
      Q => \madd_reg_reg_n_0_[7]\,
      R => '0'
    );
\madd_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(8),
      Q => \madd_reg_reg_n_0_[8]\,
      R => '0'
    );
\madd_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_reg_reg[32]_0\(9),
      Q => \madd_reg_reg_n_0_[9]\,
      R => '0'
    );
\madd_res_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => madd_q(32),
      I1 => \madd_reg_reg_n_0_[0]\,
      O => \madd_res_reg[0]_i_1_n_0\
    );
\madd_res_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[10]\,
      I1 => madd_q(32),
      I2 => madd_q(10),
      O => madd_res(10)
    );
\madd_res_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[11]\,
      I1 => madd_q(32),
      I2 => madd_q(11),
      O => madd_res(11)
    );
\madd_res_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[12]\,
      I1 => madd_q(32),
      I2 => madd_q(12),
      O => madd_res(12)
    );
\madd_res_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[13]\,
      I1 => madd_q(32),
      I2 => madd_q(13),
      O => madd_res(13)
    );
\madd_res_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[14]\,
      I1 => madd_q(32),
      I2 => madd_q(14),
      O => madd_res(14)
    );
\madd_res_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[15]\,
      I1 => madd_q(32),
      I2 => madd_q(15),
      O => madd_res(15)
    );
\madd_res_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[16]\,
      I1 => madd_q(32),
      I2 => madd_q(16),
      O => madd_res(16)
    );
\madd_res_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[17]\,
      I1 => madd_q(32),
      I2 => madd_q(17),
      O => madd_res(17)
    );
\madd_res_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[18]\,
      I1 => madd_q(32),
      I2 => madd_q(18),
      O => madd_res(18)
    );
\madd_res_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[19]\,
      I1 => madd_q(32),
      I2 => madd_q(19),
      O => madd_res(19)
    );
\madd_res_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[1]\,
      I1 => madd_q(32),
      I2 => madd_q(1),
      O => madd_res(1)
    );
\madd_res_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[20]\,
      I1 => madd_q(32),
      I2 => madd_q(20),
      O => madd_res(20)
    );
\madd_res_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[21]\,
      I1 => madd_q(32),
      I2 => madd_q(21),
      O => madd_res(21)
    );
\madd_res_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[22]\,
      I1 => madd_q(32),
      I2 => madd_q(22),
      O => madd_res(22)
    );
\madd_res_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[23]\,
      I1 => madd_q(32),
      I2 => madd_q(23),
      O => madd_res(23)
    );
\madd_res_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[24]\,
      I1 => madd_q(32),
      I2 => madd_q(24),
      O => madd_res(24)
    );
\madd_res_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[25]\,
      I1 => madd_q(32),
      I2 => madd_q(25),
      O => madd_res(25)
    );
\madd_res_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[26]\,
      I1 => madd_q(32),
      I2 => madd_q(26),
      O => madd_res(26)
    );
\madd_res_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[27]\,
      I1 => madd_q(32),
      I2 => madd_q(27),
      O => madd_res(27)
    );
\madd_res_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[28]\,
      I1 => madd_q(32),
      I2 => madd_q(28),
      O => madd_res(28)
    );
\madd_res_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[29]\,
      I1 => madd_q(32),
      I2 => madd_q(29),
      O => madd_res(29)
    );
\madd_res_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[2]\,
      I1 => madd_q(32),
      I2 => madd_q(2),
      O => madd_res(2)
    );
\madd_res_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[30]\,
      I1 => madd_q(32),
      I2 => madd_q(30),
      O => madd_res(30)
    );
\madd_res_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[31]\,
      I1 => madd_q(32),
      I2 => madd_q(31),
      O => madd_res(31)
    );
\madd_res_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[3]\,
      I1 => madd_q(32),
      I2 => madd_q(3),
      O => madd_res(3)
    );
\madd_res_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[4]\,
      I1 => madd_q(32),
      I2 => madd_q(4),
      O => madd_res(4)
    );
\madd_res_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[5]\,
      I1 => madd_q(32),
      I2 => madd_q(5),
      O => madd_res(5)
    );
\madd_res_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[6]\,
      I1 => madd_q(32),
      I2 => madd_q(6),
      O => madd_res(6)
    );
\madd_res_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[7]\,
      I1 => madd_q(32),
      I2 => madd_q(7),
      O => madd_res(7)
    );
\madd_res_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[8]\,
      I1 => madd_q(32),
      I2 => madd_q(8),
      O => madd_res(8)
    );
\madd_res_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \madd_reg_reg_n_0_[9]\,
      I1 => madd_q(32),
      I2 => madd_q(9),
      O => madd_res(9)
    );
\madd_res_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \madd_res_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\madd_res_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(10),
      Q => \^q\(10),
      R => '0'
    );
\madd_res_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(11),
      Q => \^q\(11),
      R => '0'
    );
\madd_res_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(12),
      Q => \^q\(12),
      R => '0'
    );
\madd_res_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(13),
      Q => \^q\(13),
      R => '0'
    );
\madd_res_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(14),
      Q => \^q\(14),
      R => '0'
    );
\madd_res_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(15),
      Q => \^q\(15),
      R => '0'
    );
\madd_res_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(16),
      Q => \^q\(16),
      R => '0'
    );
\madd_res_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(17),
      Q => \^q\(17),
      R => '0'
    );
\madd_res_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(18),
      Q => \^q\(18),
      R => '0'
    );
\madd_res_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(19),
      Q => \^q\(19),
      R => '0'
    );
\madd_res_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(1),
      Q => \^q\(1),
      R => '0'
    );
\madd_res_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(20),
      Q => \^q\(20),
      R => '0'
    );
\madd_res_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(21),
      Q => \^q\(21),
      R => '0'
    );
\madd_res_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(22),
      Q => \^q\(22),
      R => '0'
    );
\madd_res_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(23),
      Q => \^q\(23),
      R => '0'
    );
\madd_res_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(24),
      Q => \^q\(24),
      R => '0'
    );
\madd_res_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(25),
      Q => \^q\(25),
      R => '0'
    );
\madd_res_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(26),
      Q => \^q\(26),
      R => '0'
    );
\madd_res_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(27),
      Q => \^q\(27),
      R => '0'
    );
\madd_res_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(28),
      Q => \^q\(28),
      R => '0'
    );
\madd_res_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(29),
      Q => \^q\(29),
      R => '0'
    );
\madd_res_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(2),
      Q => \^q\(2),
      R => '0'
    );
\madd_res_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(30),
      Q => \^q\(30),
      R => '0'
    );
\madd_res_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(31),
      Q => \^q\(31),
      R => '0'
    );
\madd_res_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(3),
      Q => \^q\(3),
      R => '0'
    );
\madd_res_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(4),
      Q => \^q\(4),
      R => '0'
    );
\madd_res_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(5),
      Q => \^q\(5),
      R => '0'
    );
\madd_res_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(6),
      Q => \^q\(6),
      R => '0'
    );
\madd_res_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(7),
      Q => \^q\(7),
      R => '0'
    );
\madd_res_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(8),
      Q => \^q\(8),
      R => '0'
    );
\madd_res_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => madd_res(9),
      Q => \^q\(9),
      R => '0'
    );
\y_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_1_n_0\,
      CO(3) => \y_reg[11]_i_1_n_0\,
      CO(2) => \y_reg[11]_i_1_n_1\,
      CO(1) => \y_reg[11]_i_1_n_2\,
      CO(0) => \y_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(12 downto 9),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \y_reg[11]\(3 downto 0)
    );
\y_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[11]_i_1_n_0\,
      CO(3) => \y_reg[15]_i_1_n_0\,
      CO(2) => \y_reg[15]_i_1_n_1\,
      CO(1) => \y_reg[15]_i_1_n_2\,
      CO(0) => \y_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(16 downto 13),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \y_reg[15]\(3 downto 0)
    );
\y_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[15]_i_1_n_0\,
      CO(3) => \y_reg[19]_i_1_n_0\,
      CO(2) => \y_reg[19]_i_1_n_1\,
      CO(1) => \y_reg[19]_i_1_n_2\,
      CO(0) => \y_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(20 downto 17),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \y_reg[19]\(3 downto 0)
    );
\y_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[19]_i_1_n_0\,
      CO(3) => \y_reg[23]_i_1_n_0\,
      CO(2) => \y_reg[23]_i_1_n_1\,
      CO(1) => \y_reg[23]_i_1_n_2\,
      CO(0) => \y_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(24 downto 21),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \y_reg[23]\(3 downto 0)
    );
\y_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[23]_i_1_n_0\,
      CO(3) => \y_reg[27]_i_1_n_0\,
      CO(2) => \y_reg[27]_i_1_n_1\,
      CO(1) => \y_reg[27]_i_1_n_2\,
      CO(0) => \y_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(28 downto 25),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => \y_reg[27]\(3 downto 0)
    );
\y_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[27]_i_1_n_0\,
      CO(3) => D(31),
      CO(2) => \NLW_y_reg[31]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \y_reg[31]_i_1_n_2\,
      CO(0) => \y_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(31 downto 29),
      O(3) => \NLW_y_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \y_reg[31]\(2 downto 0)
    );
\y_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[3]_i_1_n_0\,
      CO(2) => \y_reg[3]_i_1_n_1\,
      CO(1) => \y_reg[3]_i_1_n_2\,
      CO(0) => \y_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(1),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => \^q\(4 downto 2),
      S(0) => \y_reg[3]\(0)
    );
\y_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[3]_i_1_n_0\,
      CO(3) => \y_reg[7]_i_1_n_0\,
      CO(2) => \y_reg[7]_i_1_n_1\,
      CO(1) => \y_reg[7]_i_1_n_2\,
      CO(0) => \y_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \^q\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub is
  port (
    \msub_res_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \msub_res_reg_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub is
  signal msub : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \msub_carry__0_n_0\ : STD_LOGIC;
  signal \msub_carry__0_n_1\ : STD_LOGIC;
  signal \msub_carry__0_n_2\ : STD_LOGIC;
  signal \msub_carry__0_n_3\ : STD_LOGIC;
  signal \msub_carry__1_n_0\ : STD_LOGIC;
  signal \msub_carry__1_n_1\ : STD_LOGIC;
  signal \msub_carry__1_n_2\ : STD_LOGIC;
  signal \msub_carry__1_n_3\ : STD_LOGIC;
  signal \msub_carry__2_n_0\ : STD_LOGIC;
  signal \msub_carry__2_n_1\ : STD_LOGIC;
  signal \msub_carry__2_n_2\ : STD_LOGIC;
  signal \msub_carry__2_n_3\ : STD_LOGIC;
  signal \msub_carry__3_n_0\ : STD_LOGIC;
  signal \msub_carry__3_n_1\ : STD_LOGIC;
  signal \msub_carry__3_n_2\ : STD_LOGIC;
  signal \msub_carry__3_n_3\ : STD_LOGIC;
  signal \msub_carry__4_n_0\ : STD_LOGIC;
  signal \msub_carry__4_n_1\ : STD_LOGIC;
  signal \msub_carry__4_n_2\ : STD_LOGIC;
  signal \msub_carry__4_n_3\ : STD_LOGIC;
  signal \msub_carry__5_n_0\ : STD_LOGIC;
  signal \msub_carry__5_n_1\ : STD_LOGIC;
  signal \msub_carry__5_n_2\ : STD_LOGIC;
  signal \msub_carry__5_n_3\ : STD_LOGIC;
  signal \msub_carry__6_n_0\ : STD_LOGIC;
  signal \msub_carry__6_n_1\ : STD_LOGIC;
  signal \msub_carry__6_n_2\ : STD_LOGIC;
  signal \msub_carry__6_n_3\ : STD_LOGIC;
  signal msub_carry_n_0 : STD_LOGIC;
  signal msub_carry_n_1 : STD_LOGIC;
  signal msub_carry_n_2 : STD_LOGIC;
  signal msub_carry_n_3 : STD_LOGIC;
  signal \msub_q_carry__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__0_n_1\ : STD_LOGIC;
  signal \msub_q_carry__0_n_2\ : STD_LOGIC;
  signal \msub_q_carry__0_n_3\ : STD_LOGIC;
  signal \msub_q_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_n_1\ : STD_LOGIC;
  signal \msub_q_carry__1_n_2\ : STD_LOGIC;
  signal \msub_q_carry__1_n_3\ : STD_LOGIC;
  signal \msub_q_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_n_1\ : STD_LOGIC;
  signal \msub_q_carry__2_n_2\ : STD_LOGIC;
  signal \msub_q_carry__2_n_3\ : STD_LOGIC;
  signal \msub_q_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_n_1\ : STD_LOGIC;
  signal \msub_q_carry__3_n_2\ : STD_LOGIC;
  signal \msub_q_carry__3_n_3\ : STD_LOGIC;
  signal \msub_q_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_n_1\ : STD_LOGIC;
  signal \msub_q_carry__4_n_2\ : STD_LOGIC;
  signal \msub_q_carry__4_n_3\ : STD_LOGIC;
  signal \msub_q_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_n_1\ : STD_LOGIC;
  signal \msub_q_carry__5_n_2\ : STD_LOGIC;
  signal \msub_q_carry__5_n_3\ : STD_LOGIC;
  signal \msub_q_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_n_1\ : STD_LOGIC;
  signal \msub_q_carry__6_n_2\ : STD_LOGIC;
  signal \msub_q_carry__6_n_3\ : STD_LOGIC;
  signal \msub_q_carry_i_1__0_n_0\ : STD_LOGIC;
  signal msub_q_carry_n_0 : STD_LOGIC;
  signal msub_q_carry_n_1 : STD_LOGIC;
  signal msub_q_carry_n_2 : STD_LOGIC;
  signal msub_q_carry_n_3 : STD_LOGIC;
  signal \msub_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal msub_res : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^msub_res_reg_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \NLW_msub_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_msub_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_msub_q_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_y_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of msub_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__6\ : label is 35;
begin
  \msub_res_reg_reg[31]_1\(31 downto 0) <= \^msub_res_reg_reg[31]_1\(31 downto 0);
msub_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => msub_carry_n_0,
      CO(2) => msub_carry_n_1,
      CO(1) => msub_carry_n_2,
      CO(0) => msub_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => msub(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\msub_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => msub_carry_n_0,
      CO(3) => \msub_carry__0_n_0\,
      CO(2) => \msub_carry__0_n_1\,
      CO(1) => \msub_carry__0_n_2\,
      CO(0) => \msub_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[7]_0\(3 downto 0),
      O(3 downto 0) => msub(7 downto 4),
      S(3 downto 0) => \msub_reg_reg[7]_1\(3 downto 0)
    );
\msub_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__0_n_0\,
      CO(3) => \msub_carry__1_n_0\,
      CO(2) => \msub_carry__1_n_1\,
      CO(1) => \msub_carry__1_n_2\,
      CO(0) => \msub_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[11]_0\(3 downto 0),
      O(3 downto 0) => msub(11 downto 8),
      S(3 downto 0) => \msub_reg_reg[11]_1\(3 downto 0)
    );
\msub_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__1_n_0\,
      CO(3) => \msub_carry__2_n_0\,
      CO(2) => \msub_carry__2_n_1\,
      CO(1) => \msub_carry__2_n_2\,
      CO(0) => \msub_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[15]_0\(3 downto 0),
      O(3 downto 0) => msub(15 downto 12),
      S(3 downto 0) => \msub_reg_reg[15]_1\(3 downto 0)
    );
\msub_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__2_n_0\,
      CO(3) => \msub_carry__3_n_0\,
      CO(2) => \msub_carry__3_n_1\,
      CO(1) => \msub_carry__3_n_2\,
      CO(0) => \msub_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[19]_0\(3 downto 0),
      O(3 downto 0) => msub(19 downto 16),
      S(3 downto 0) => \msub_reg_reg[19]_1\(3 downto 0)
    );
\msub_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__3_n_0\,
      CO(3) => \msub_carry__4_n_0\,
      CO(2) => \msub_carry__4_n_1\,
      CO(1) => \msub_carry__4_n_2\,
      CO(0) => \msub_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[23]_0\(3 downto 0),
      O(3 downto 0) => msub(23 downto 20),
      S(3 downto 0) => \msub_reg_reg[23]_1\(3 downto 0)
    );
\msub_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__4_n_0\,
      CO(3) => \msub_carry__5_n_0\,
      CO(2) => \msub_carry__5_n_1\,
      CO(1) => \msub_carry__5_n_2\,
      CO(0) => \msub_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[27]_0\(3 downto 0),
      O(3 downto 0) => msub(27 downto 24),
      S(3 downto 0) => \msub_reg_reg[27]_1\(3 downto 0)
    );
\msub_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__5_n_0\,
      CO(3) => \msub_carry__6_n_0\,
      CO(2) => \msub_carry__6_n_1\,
      CO(1) => \msub_carry__6_n_2\,
      CO(0) => \msub_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[31]_0\(3 downto 0),
      O(3 downto 0) => msub(31 downto 28),
      S(3 downto 0) => \msub_reg_reg[31]_1\(3 downto 0)
    );
\msub_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__6_n_0\,
      CO(3 downto 0) => \NLW_msub_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_msub_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => msub(32),
      S(3 downto 0) => B"0001"
    );
msub_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => msub_q_carry_n_0,
      CO(2) => msub_q_carry_n_1,
      CO(1) => msub_q_carry_n_2,
      CO(0) => msub_q_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \msub_reg_reg_n_0_[0]\,
      O(3 downto 0) => msub_res(3 downto 0),
      S(3) => \msub_reg_reg_n_0_[3]\,
      S(2) => \msub_reg_reg_n_0_[2]\,
      S(1) => \msub_reg_reg_n_0_[1]\,
      S(0) => \msub_q_carry_i_1__0_n_0\
    );
\msub_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => msub_q_carry_n_0,
      CO(3) => \msub_q_carry__0_n_0\,
      CO(2) => \msub_q_carry__0_n_1\,
      CO(1) => \msub_q_carry__0_n_2\,
      CO(0) => \msub_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => msub_res(7 downto 4),
      S(3) => \msub_reg_reg_n_0_[7]\,
      S(2) => \msub_reg_reg_n_0_[6]\,
      S(1) => \msub_reg_reg_n_0_[5]\,
      S(0) => \msub_reg_reg_n_0_[4]\
    );
\msub_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__0_n_0\,
      CO(3) => \msub_q_carry__1_n_0\,
      CO(2) => \msub_q_carry__1_n_1\,
      CO(1) => \msub_q_carry__1_n_2\,
      CO(0) => \msub_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[11]\,
      DI(2) => \msub_reg_reg_n_0_[10]\,
      DI(1) => \msub_reg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3 downto 0) => msub_res(11 downto 8),
      S(3) => \msub_q_carry__1_i_1__0_n_0\,
      S(2) => \msub_q_carry__1_i_2__0_n_0\,
      S(1) => \msub_q_carry__1_i_3__0_n_0\,
      S(0) => \msub_reg_reg_n_0_[8]\
    );
\msub_q_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[11]\,
      I1 => \genblk1[0].q_reg\(2),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__1_i_1__0_n_0\
    );
\msub_q_carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[10]\,
      I1 => \genblk1[0].q_reg\(1),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__1_i_2__0_n_0\
    );
\msub_q_carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[9]\,
      I1 => \genblk1[0].q_reg\(0),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__1_i_3__0_n_0\
    );
\msub_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__1_n_0\,
      CO(3) => \msub_q_carry__2_n_0\,
      CO(2) => \msub_q_carry__2_n_1\,
      CO(1) => \msub_q_carry__2_n_2\,
      CO(0) => \msub_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[15]\,
      DI(2) => \msub_reg_reg_n_0_[14]\,
      DI(1) => \msub_reg_reg_n_0_[13]\,
      DI(0) => \msub_reg_reg_n_0_[12]\,
      O(3 downto 0) => msub_res(15 downto 12),
      S(3) => \msub_q_carry__2_i_1__0_n_0\,
      S(2) => \msub_q_carry__2_i_2__0_n_0\,
      S(1) => \msub_q_carry__2_i_3__0_n_0\,
      S(0) => \msub_q_carry__2_i_4__0_n_0\
    );
\msub_q_carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[15]\,
      I1 => \genblk1[0].q_reg\(6),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_1__0_n_0\
    );
\msub_q_carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[14]\,
      I1 => \genblk1[0].q_reg\(5),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_2__0_n_0\
    );
\msub_q_carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[13]\,
      I1 => \genblk1[0].q_reg\(4),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_3__0_n_0\
    );
\msub_q_carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[12]\,
      I1 => \genblk1[0].q_reg\(3),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_4__0_n_0\
    );
\msub_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__2_n_0\,
      CO(3) => \msub_q_carry__3_n_0\,
      CO(2) => \msub_q_carry__3_n_1\,
      CO(1) => \msub_q_carry__3_n_2\,
      CO(0) => \msub_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[19]\,
      DI(2) => \msub_reg_reg_n_0_[18]\,
      DI(1) => \msub_reg_reg_n_0_[17]\,
      DI(0) => \msub_reg_reg_n_0_[16]\,
      O(3 downto 0) => msub_res(19 downto 16),
      S(3) => \msub_q_carry__3_i_1__0_n_0\,
      S(2) => \msub_q_carry__3_i_2__0_n_0\,
      S(1) => \msub_q_carry__3_i_3__0_n_0\,
      S(0) => \msub_q_carry__3_i_4__0_n_0\
    );
\msub_q_carry__3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[19]\,
      I1 => \genblk8[0].q_reg\(3),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_1__0_n_0\
    );
\msub_q_carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[18]\,
      I1 => \genblk8[0].q_reg\(2),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_2__0_n_0\
    );
\msub_q_carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[17]\,
      I1 => \genblk8[0].q_reg\(1),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_3__0_n_0\
    );
\msub_q_carry__3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[16]\,
      I1 => \genblk8[0].q_reg\(0),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_4__0_n_0\
    );
\msub_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__3_n_0\,
      CO(3) => \msub_q_carry__4_n_0\,
      CO(2) => \msub_q_carry__4_n_1\,
      CO(1) => \msub_q_carry__4_n_2\,
      CO(0) => \msub_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[23]\,
      DI(2) => \msub_reg_reg_n_0_[22]\,
      DI(1) => \msub_reg_reg_n_0_[21]\,
      DI(0) => \msub_reg_reg_n_0_[20]\,
      O(3 downto 0) => msub_res(23 downto 20),
      S(3) => \msub_q_carry__4_i_1__0_n_0\,
      S(2) => \msub_q_carry__4_i_2__0_n_0\,
      S(1) => \msub_q_carry__4_i_3__0_n_0\,
      S(0) => \msub_q_carry__4_i_4__0_n_0\
    );
\msub_q_carry__4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[23]\,
      I1 => \genblk1[0].q_reg\(10),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_1__0_n_0\
    );
\msub_q_carry__4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[22]\,
      I1 => \genblk1[0].q_reg\(9),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_2__0_n_0\
    );
\msub_q_carry__4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[21]\,
      I1 => \genblk1[0].q_reg\(8),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_3__0_n_0\
    );
\msub_q_carry__4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[20]\,
      I1 => \genblk1[0].q_reg\(7),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_4__0_n_0\
    );
\msub_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__4_n_0\,
      CO(3) => \msub_q_carry__5_n_0\,
      CO(2) => \msub_q_carry__5_n_1\,
      CO(1) => \msub_q_carry__5_n_2\,
      CO(0) => \msub_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[27]\,
      DI(2) => \msub_reg_reg_n_0_[26]\,
      DI(1) => \msub_reg_reg_n_0_[25]\,
      DI(0) => \msub_reg_reg_n_0_[24]\,
      O(3 downto 0) => msub_res(27 downto 24),
      S(3) => \msub_q_carry__5_i_1__0_n_0\,
      S(2) => \msub_q_carry__5_i_2__0_n_0\,
      S(1) => \msub_q_carry__5_i_3__0_n_0\,
      S(0) => \msub_q_carry__5_i_4__0_n_0\
    );
\msub_q_carry__5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[27]\,
      I1 => \genblk1[0].q_reg\(14),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_1__0_n_0\
    );
\msub_q_carry__5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[26]\,
      I1 => \genblk1[0].q_reg\(13),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_2__0_n_0\
    );
\msub_q_carry__5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[25]\,
      I1 => \genblk1[0].q_reg\(12),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_3__0_n_0\
    );
\msub_q_carry__5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[24]\,
      I1 => \genblk1[0].q_reg\(11),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_4__0_n_0\
    );
\msub_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__5_n_0\,
      CO(3) => \NLW_msub_q_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \msub_q_carry__6_n_1\,
      CO(1) => \msub_q_carry__6_n_2\,
      CO(0) => \msub_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \msub_reg_reg_n_0_[30]\,
      DI(1) => \msub_reg_reg_n_0_[29]\,
      DI(0) => \msub_reg_reg_n_0_[28]\,
      O(3 downto 0) => msub_res(31 downto 28),
      S(3) => \msub_q_carry__6_i_1__0_n_0\,
      S(2) => \msub_q_carry__6_i_2__0_n_0\,
      S(1) => \msub_q_carry__6_i_3__0_n_0\,
      S(0) => \msub_q_carry__6_i_4__0_n_0\
    );
\msub_q_carry__6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[31]\,
      I1 => \genblk1[0].q_reg\(18),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_1__0_n_0\
    );
\msub_q_carry__6_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[30]\,
      I1 => \genblk1[0].q_reg\(17),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_2__0_n_0\
    );
\msub_q_carry__6_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[29]\,
      I1 => \genblk1[0].q_reg\(16),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_3__0_n_0\
    );
\msub_q_carry__6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[28]\,
      I1 => \genblk1[0].q_reg\(15),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_4__0_n_0\
    );
\msub_q_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[0]\,
      I1 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry_i_1__0_n_0\
    );
\msub_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(0),
      Q => \msub_reg_reg_n_0_[0]\,
      R => '0'
    );
\msub_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(10),
      Q => \msub_reg_reg_n_0_[10]\,
      R => '0'
    );
\msub_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(11),
      Q => \msub_reg_reg_n_0_[11]\,
      R => '0'
    );
\msub_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(12),
      Q => \msub_reg_reg_n_0_[12]\,
      R => '0'
    );
\msub_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(13),
      Q => \msub_reg_reg_n_0_[13]\,
      R => '0'
    );
\msub_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(14),
      Q => \msub_reg_reg_n_0_[14]\,
      R => '0'
    );
\msub_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(15),
      Q => \msub_reg_reg_n_0_[15]\,
      R => '0'
    );
\msub_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(16),
      Q => \msub_reg_reg_n_0_[16]\,
      R => '0'
    );
\msub_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(17),
      Q => \msub_reg_reg_n_0_[17]\,
      R => '0'
    );
\msub_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(18),
      Q => \msub_reg_reg_n_0_[18]\,
      R => '0'
    );
\msub_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(19),
      Q => \msub_reg_reg_n_0_[19]\,
      R => '0'
    );
\msub_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(1),
      Q => \msub_reg_reg_n_0_[1]\,
      R => '0'
    );
\msub_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(20),
      Q => \msub_reg_reg_n_0_[20]\,
      R => '0'
    );
\msub_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(21),
      Q => \msub_reg_reg_n_0_[21]\,
      R => '0'
    );
\msub_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(22),
      Q => \msub_reg_reg_n_0_[22]\,
      R => '0'
    );
\msub_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(23),
      Q => \msub_reg_reg_n_0_[23]\,
      R => '0'
    );
\msub_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(24),
      Q => \msub_reg_reg_n_0_[24]\,
      R => '0'
    );
\msub_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(25),
      Q => \msub_reg_reg_n_0_[25]\,
      R => '0'
    );
\msub_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(26),
      Q => \msub_reg_reg_n_0_[26]\,
      R => '0'
    );
\msub_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(27),
      Q => \msub_reg_reg_n_0_[27]\,
      R => '0'
    );
\msub_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(28),
      Q => \msub_reg_reg_n_0_[28]\,
      R => '0'
    );
\msub_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(29),
      Q => \msub_reg_reg_n_0_[29]\,
      R => '0'
    );
\msub_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(2),
      Q => \msub_reg_reg_n_0_[2]\,
      R => '0'
    );
\msub_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(30),
      Q => \msub_reg_reg_n_0_[30]\,
      R => '0'
    );
\msub_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(31),
      Q => \msub_reg_reg_n_0_[31]\,
      R => '0'
    );
\msub_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(32),
      Q => \msub_reg_reg_n_0_[32]\,
      R => '0'
    );
\msub_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(3),
      Q => \msub_reg_reg_n_0_[3]\,
      R => '0'
    );
\msub_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(4),
      Q => \msub_reg_reg_n_0_[4]\,
      R => '0'
    );
\msub_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(5),
      Q => \msub_reg_reg_n_0_[5]\,
      R => '0'
    );
\msub_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(6),
      Q => \msub_reg_reg_n_0_[6]\,
      R => '0'
    );
\msub_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(7),
      Q => \msub_reg_reg_n_0_[7]\,
      R => '0'
    );
\msub_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(8),
      Q => \msub_reg_reg_n_0_[8]\,
      R => '0'
    );
\msub_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(9),
      Q => \msub_reg_reg_n_0_[9]\,
      R => '0'
    );
\msub_res_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(0),
      Q => \^msub_res_reg_reg[31]_1\(0),
      R => '0'
    );
\msub_res_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(10),
      Q => \^msub_res_reg_reg[31]_1\(10),
      R => '0'
    );
\msub_res_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(11),
      Q => \^msub_res_reg_reg[31]_1\(11),
      R => '0'
    );
\msub_res_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(12),
      Q => \^msub_res_reg_reg[31]_1\(12),
      R => '0'
    );
\msub_res_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(13),
      Q => \^msub_res_reg_reg[31]_1\(13),
      R => '0'
    );
\msub_res_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(14),
      Q => \^msub_res_reg_reg[31]_1\(14),
      R => '0'
    );
\msub_res_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(15),
      Q => \^msub_res_reg_reg[31]_1\(15),
      R => '0'
    );
\msub_res_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(16),
      Q => \^msub_res_reg_reg[31]_1\(16),
      R => '0'
    );
\msub_res_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(17),
      Q => \^msub_res_reg_reg[31]_1\(17),
      R => '0'
    );
\msub_res_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(18),
      Q => \^msub_res_reg_reg[31]_1\(18),
      R => '0'
    );
\msub_res_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(19),
      Q => \^msub_res_reg_reg[31]_1\(19),
      R => '0'
    );
\msub_res_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(1),
      Q => \^msub_res_reg_reg[31]_1\(1),
      R => '0'
    );
\msub_res_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(20),
      Q => \^msub_res_reg_reg[31]_1\(20),
      R => '0'
    );
\msub_res_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(21),
      Q => \^msub_res_reg_reg[31]_1\(21),
      R => '0'
    );
\msub_res_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(22),
      Q => \^msub_res_reg_reg[31]_1\(22),
      R => '0'
    );
\msub_res_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(23),
      Q => \^msub_res_reg_reg[31]_1\(23),
      R => '0'
    );
\msub_res_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(24),
      Q => \^msub_res_reg_reg[31]_1\(24),
      R => '0'
    );
\msub_res_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(25),
      Q => \^msub_res_reg_reg[31]_1\(25),
      R => '0'
    );
\msub_res_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(26),
      Q => \^msub_res_reg_reg[31]_1\(26),
      R => '0'
    );
\msub_res_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(27),
      Q => \^msub_res_reg_reg[31]_1\(27),
      R => '0'
    );
\msub_res_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(28),
      Q => \^msub_res_reg_reg[31]_1\(28),
      R => '0'
    );
\msub_res_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(29),
      Q => \^msub_res_reg_reg[31]_1\(29),
      R => '0'
    );
\msub_res_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(2),
      Q => \^msub_res_reg_reg[31]_1\(2),
      R => '0'
    );
\msub_res_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(30),
      Q => \^msub_res_reg_reg[31]_1\(30),
      R => '0'
    );
\msub_res_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(31),
      Q => \^msub_res_reg_reg[31]_1\(31),
      R => '0'
    );
\msub_res_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(3),
      Q => \^msub_res_reg_reg[31]_1\(3),
      R => '0'
    );
\msub_res_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(4),
      Q => \^msub_res_reg_reg[31]_1\(4),
      R => '0'
    );
\msub_res_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(5),
      Q => \^msub_res_reg_reg[31]_1\(5),
      R => '0'
    );
\msub_res_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(6),
      Q => \^msub_res_reg_reg[31]_1\(6),
      R => '0'
    );
\msub_res_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(7),
      Q => \^msub_res_reg_reg[31]_1\(7),
      R => '0'
    );
\msub_res_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(8),
      Q => \^msub_res_reg_reg[31]_1\(8),
      R => '0'
    );
\msub_res_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(9),
      Q => \^msub_res_reg_reg[31]_1\(9),
      R => '0'
    );
\y_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_1__2_n_0\,
      CO(3) => \y_reg[11]_i_1__2_n_0\,
      CO(2) => \y_reg[11]_i_1__2_n_1\,
      CO(1) => \y_reg[11]_i_1__2_n_2\,
      CO(0) => \y_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(12 downto 9),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(11 downto 8),
      S(3 downto 0) => \y_reg[11]\(3 downto 0)
    );
\y_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[11]_i_1__2_n_0\,
      CO(3) => \y_reg[15]_i_1__2_n_0\,
      CO(2) => \y_reg[15]_i_1__2_n_1\,
      CO(1) => \y_reg[15]_i_1__2_n_2\,
      CO(0) => \y_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(16 downto 13),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(15 downto 12),
      S(3 downto 0) => \y_reg[15]\(3 downto 0)
    );
\y_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[15]_i_1__2_n_0\,
      CO(3) => \y_reg[19]_i_1__2_n_0\,
      CO(2) => \y_reg[19]_i_1__2_n_1\,
      CO(1) => \y_reg[19]_i_1__2_n_2\,
      CO(0) => \y_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(20 downto 17),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(19 downto 16),
      S(3 downto 0) => \y_reg[19]\(3 downto 0)
    );
\y_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[19]_i_1__2_n_0\,
      CO(3) => \y_reg[23]_i_1__2_n_0\,
      CO(2) => \y_reg[23]_i_1__2_n_1\,
      CO(1) => \y_reg[23]_i_1__2_n_2\,
      CO(0) => \y_reg[23]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(24 downto 21),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(23 downto 20),
      S(3 downto 0) => \y_reg[23]\(3 downto 0)
    );
\y_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[23]_i_1__2_n_0\,
      CO(3) => \y_reg[27]_i_1__2_n_0\,
      CO(2) => \y_reg[27]_i_1__2_n_1\,
      CO(1) => \y_reg[27]_i_1__2_n_2\,
      CO(0) => \y_reg[27]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(28 downto 25),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(27 downto 24),
      S(3 downto 0) => \y_reg[27]\(3 downto 0)
    );
\y_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[27]_i_1__2_n_0\,
      CO(3) => \msub_res_reg_reg[31]_0\(31),
      CO(2) => \NLW_y_reg[31]_i_1__2_CO_UNCONNECTED\(2),
      CO(1) => \y_reg[31]_i_1__2_n_2\,
      CO(0) => \y_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^msub_res_reg_reg[31]_1\(31 downto 29),
      O(3) => \NLW_y_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \msub_res_reg_reg[31]_0\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \y_reg[31]\(2 downto 0)
    );
\y_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[3]_i_1__2_n_0\,
      CO(2) => \y_reg[3]_i_1__2_n_1\,
      CO(1) => \y_reg[3]_i_1__2_n_2\,
      CO(0) => \y_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^msub_res_reg_reg[31]_1\(1),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(3 downto 0),
      S(3 downto 1) => \^msub_res_reg_reg[31]_1\(4 downto 2),
      S(0) => \y_reg[3]\(0)
    );
\y_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[3]_i_1__2_n_0\,
      CO(3) => \y_reg[7]_i_1__2_n_0\,
      CO(2) => \y_reg[7]_i_1__2_n_1\,
      CO(1) => \y_reg[7]_i_1__2_n_2\,
      CO(0) => \y_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(7 downto 4),
      S(3 downto 0) => \^msub_res_reg_reg[31]_1\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64 is
  port (
    \msub_res_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \msub_res_reg_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64 : entity is "modsub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64 is
  signal msub : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \msub_carry__0_n_0\ : STD_LOGIC;
  signal \msub_carry__0_n_1\ : STD_LOGIC;
  signal \msub_carry__0_n_2\ : STD_LOGIC;
  signal \msub_carry__0_n_3\ : STD_LOGIC;
  signal \msub_carry__1_n_0\ : STD_LOGIC;
  signal \msub_carry__1_n_1\ : STD_LOGIC;
  signal \msub_carry__1_n_2\ : STD_LOGIC;
  signal \msub_carry__1_n_3\ : STD_LOGIC;
  signal \msub_carry__2_n_0\ : STD_LOGIC;
  signal \msub_carry__2_n_1\ : STD_LOGIC;
  signal \msub_carry__2_n_2\ : STD_LOGIC;
  signal \msub_carry__2_n_3\ : STD_LOGIC;
  signal \msub_carry__3_n_0\ : STD_LOGIC;
  signal \msub_carry__3_n_1\ : STD_LOGIC;
  signal \msub_carry__3_n_2\ : STD_LOGIC;
  signal \msub_carry__3_n_3\ : STD_LOGIC;
  signal \msub_carry__4_n_0\ : STD_LOGIC;
  signal \msub_carry__4_n_1\ : STD_LOGIC;
  signal \msub_carry__4_n_2\ : STD_LOGIC;
  signal \msub_carry__4_n_3\ : STD_LOGIC;
  signal \msub_carry__5_n_0\ : STD_LOGIC;
  signal \msub_carry__5_n_1\ : STD_LOGIC;
  signal \msub_carry__5_n_2\ : STD_LOGIC;
  signal \msub_carry__5_n_3\ : STD_LOGIC;
  signal \msub_carry__6_n_0\ : STD_LOGIC;
  signal \msub_carry__6_n_1\ : STD_LOGIC;
  signal \msub_carry__6_n_2\ : STD_LOGIC;
  signal \msub_carry__6_n_3\ : STD_LOGIC;
  signal msub_carry_n_0 : STD_LOGIC;
  signal msub_carry_n_1 : STD_LOGIC;
  signal msub_carry_n_2 : STD_LOGIC;
  signal msub_carry_n_3 : STD_LOGIC;
  signal \msub_q_carry__0_n_0\ : STD_LOGIC;
  signal \msub_q_carry__0_n_1\ : STD_LOGIC;
  signal \msub_q_carry__0_n_2\ : STD_LOGIC;
  signal \msub_q_carry__0_n_3\ : STD_LOGIC;
  signal \msub_q_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__1_n_1\ : STD_LOGIC;
  signal \msub_q_carry__1_n_2\ : STD_LOGIC;
  signal \msub_q_carry__1_n_3\ : STD_LOGIC;
  signal \msub_q_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__2_n_1\ : STD_LOGIC;
  signal \msub_q_carry__2_n_2\ : STD_LOGIC;
  signal \msub_q_carry__2_n_3\ : STD_LOGIC;
  signal \msub_q_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__3_n_1\ : STD_LOGIC;
  signal \msub_q_carry__3_n_2\ : STD_LOGIC;
  signal \msub_q_carry__3_n_3\ : STD_LOGIC;
  signal \msub_q_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__4_n_1\ : STD_LOGIC;
  signal \msub_q_carry__4_n_2\ : STD_LOGIC;
  signal \msub_q_carry__4_n_3\ : STD_LOGIC;
  signal \msub_q_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_n_0\ : STD_LOGIC;
  signal \msub_q_carry__5_n_1\ : STD_LOGIC;
  signal \msub_q_carry__5_n_2\ : STD_LOGIC;
  signal \msub_q_carry__5_n_3\ : STD_LOGIC;
  signal \msub_q_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \msub_q_carry__6_n_1\ : STD_LOGIC;
  signal \msub_q_carry__6_n_2\ : STD_LOGIC;
  signal \msub_q_carry__6_n_3\ : STD_LOGIC;
  signal msub_q_carry_i_1_n_0 : STD_LOGIC;
  signal msub_q_carry_n_0 : STD_LOGIC;
  signal msub_q_carry_n_1 : STD_LOGIC;
  signal msub_q_carry_n_2 : STD_LOGIC;
  signal msub_q_carry_n_3 : STD_LOGIC;
  signal \msub_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \msub_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal msub_res : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^msub_res_reg_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \y_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \y_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \y_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \y_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_msub_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_msub_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_msub_q_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_y_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of msub_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \msub_q_carry__6\ : label is 35;
begin
  \msub_res_reg_reg[31]_1\(31 downto 0) <= \^msub_res_reg_reg[31]_1\(31 downto 0);
msub_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => msub_carry_n_0,
      CO(2) => msub_carry_n_1,
      CO(1) => msub_carry_n_2,
      CO(0) => msub_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => msub(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\msub_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => msub_carry_n_0,
      CO(3) => \msub_carry__0_n_0\,
      CO(2) => \msub_carry__0_n_1\,
      CO(1) => \msub_carry__0_n_2\,
      CO(0) => \msub_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[7]_0\(3 downto 0),
      O(3 downto 0) => msub(7 downto 4),
      S(3 downto 0) => \msub_reg_reg[7]_1\(3 downto 0)
    );
\msub_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__0_n_0\,
      CO(3) => \msub_carry__1_n_0\,
      CO(2) => \msub_carry__1_n_1\,
      CO(1) => \msub_carry__1_n_2\,
      CO(0) => \msub_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[11]_0\(3 downto 0),
      O(3 downto 0) => msub(11 downto 8),
      S(3 downto 0) => \msub_reg_reg[11]_1\(3 downto 0)
    );
\msub_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__1_n_0\,
      CO(3) => \msub_carry__2_n_0\,
      CO(2) => \msub_carry__2_n_1\,
      CO(1) => \msub_carry__2_n_2\,
      CO(0) => \msub_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[15]_0\(3 downto 0),
      O(3 downto 0) => msub(15 downto 12),
      S(3 downto 0) => \msub_reg_reg[15]_1\(3 downto 0)
    );
\msub_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__2_n_0\,
      CO(3) => \msub_carry__3_n_0\,
      CO(2) => \msub_carry__3_n_1\,
      CO(1) => \msub_carry__3_n_2\,
      CO(0) => \msub_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[19]_0\(3 downto 0),
      O(3 downto 0) => msub(19 downto 16),
      S(3 downto 0) => \msub_reg_reg[19]_1\(3 downto 0)
    );
\msub_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__3_n_0\,
      CO(3) => \msub_carry__4_n_0\,
      CO(2) => \msub_carry__4_n_1\,
      CO(1) => \msub_carry__4_n_2\,
      CO(0) => \msub_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[23]_0\(3 downto 0),
      O(3 downto 0) => msub(23 downto 20),
      S(3 downto 0) => \msub_reg_reg[23]_1\(3 downto 0)
    );
\msub_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__4_n_0\,
      CO(3) => \msub_carry__5_n_0\,
      CO(2) => \msub_carry__5_n_1\,
      CO(1) => \msub_carry__5_n_2\,
      CO(0) => \msub_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[27]_0\(3 downto 0),
      O(3 downto 0) => msub(27 downto 24),
      S(3 downto 0) => \msub_reg_reg[27]_1\(3 downto 0)
    );
\msub_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__5_n_0\,
      CO(3) => \msub_carry__6_n_0\,
      CO(2) => \msub_carry__6_n_1\,
      CO(1) => \msub_carry__6_n_2\,
      CO(0) => \msub_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \msub_reg_reg[31]_0\(3 downto 0),
      O(3 downto 0) => msub(31 downto 28),
      S(3 downto 0) => \msub_reg_reg[31]_1\(3 downto 0)
    );
\msub_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_carry__6_n_0\,
      CO(3 downto 0) => \NLW_msub_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_msub_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => msub(32),
      S(3 downto 0) => B"0001"
    );
msub_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => msub_q_carry_n_0,
      CO(2) => msub_q_carry_n_1,
      CO(1) => msub_q_carry_n_2,
      CO(0) => msub_q_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \msub_reg_reg_n_0_[0]\,
      O(3 downto 0) => msub_res(3 downto 0),
      S(3) => \msub_reg_reg_n_0_[3]\,
      S(2) => \msub_reg_reg_n_0_[2]\,
      S(1) => \msub_reg_reg_n_0_[1]\,
      S(0) => msub_q_carry_i_1_n_0
    );
\msub_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => msub_q_carry_n_0,
      CO(3) => \msub_q_carry__0_n_0\,
      CO(2) => \msub_q_carry__0_n_1\,
      CO(1) => \msub_q_carry__0_n_2\,
      CO(0) => \msub_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => msub_res(7 downto 4),
      S(3) => \msub_reg_reg_n_0_[7]\,
      S(2) => \msub_reg_reg_n_0_[6]\,
      S(1) => \msub_reg_reg_n_0_[5]\,
      S(0) => \msub_reg_reg_n_0_[4]\
    );
\msub_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__0_n_0\,
      CO(3) => \msub_q_carry__1_n_0\,
      CO(2) => \msub_q_carry__1_n_1\,
      CO(1) => \msub_q_carry__1_n_2\,
      CO(0) => \msub_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[11]\,
      DI(2) => \msub_reg_reg_n_0_[10]\,
      DI(1) => \msub_reg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3 downto 0) => msub_res(11 downto 8),
      S(3) => \msub_q_carry__1_i_1_n_0\,
      S(2) => \msub_q_carry__1_i_2_n_0\,
      S(1) => \msub_q_carry__1_i_3_n_0\,
      S(0) => \msub_reg_reg_n_0_[8]\
    );
\msub_q_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[11]\,
      I1 => \genblk1[0].q_reg\(2),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__1_i_1_n_0\
    );
\msub_q_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[10]\,
      I1 => \genblk1[0].q_reg\(1),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__1_i_2_n_0\
    );
\msub_q_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[9]\,
      I1 => \genblk1[0].q_reg\(0),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__1_i_3_n_0\
    );
\msub_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__1_n_0\,
      CO(3) => \msub_q_carry__2_n_0\,
      CO(2) => \msub_q_carry__2_n_1\,
      CO(1) => \msub_q_carry__2_n_2\,
      CO(0) => \msub_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[15]\,
      DI(2) => \msub_reg_reg_n_0_[14]\,
      DI(1) => \msub_reg_reg_n_0_[13]\,
      DI(0) => \msub_reg_reg_n_0_[12]\,
      O(3 downto 0) => msub_res(15 downto 12),
      S(3) => \msub_q_carry__2_i_1_n_0\,
      S(2) => \msub_q_carry__2_i_2_n_0\,
      S(1) => \msub_q_carry__2_i_3_n_0\,
      S(0) => \msub_q_carry__2_i_4_n_0\
    );
\msub_q_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[15]\,
      I1 => \genblk1[0].q_reg\(6),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_1_n_0\
    );
\msub_q_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[14]\,
      I1 => \genblk1[0].q_reg\(5),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_2_n_0\
    );
\msub_q_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[13]\,
      I1 => \genblk1[0].q_reg\(4),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_3_n_0\
    );
\msub_q_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[12]\,
      I1 => \genblk1[0].q_reg\(3),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__2_i_4_n_0\
    );
\msub_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__2_n_0\,
      CO(3) => \msub_q_carry__3_n_0\,
      CO(2) => \msub_q_carry__3_n_1\,
      CO(1) => \msub_q_carry__3_n_2\,
      CO(0) => \msub_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[19]\,
      DI(2) => \msub_reg_reg_n_0_[18]\,
      DI(1) => \msub_reg_reg_n_0_[17]\,
      DI(0) => \msub_reg_reg_n_0_[16]\,
      O(3 downto 0) => msub_res(19 downto 16),
      S(3) => \msub_q_carry__3_i_1_n_0\,
      S(2) => \msub_q_carry__3_i_2_n_0\,
      S(1) => \msub_q_carry__3_i_3_n_0\,
      S(0) => \msub_q_carry__3_i_4_n_0\
    );
\msub_q_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[19]\,
      I1 => \genblk8[0].q_reg\(3),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_1_n_0\
    );
\msub_q_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[18]\,
      I1 => \genblk8[0].q_reg\(2),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_2_n_0\
    );
\msub_q_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[17]\,
      I1 => \genblk8[0].q_reg\(1),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_3_n_0\
    );
\msub_q_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[16]\,
      I1 => \genblk8[0].q_reg\(0),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__3_i_4_n_0\
    );
\msub_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__3_n_0\,
      CO(3) => \msub_q_carry__4_n_0\,
      CO(2) => \msub_q_carry__4_n_1\,
      CO(1) => \msub_q_carry__4_n_2\,
      CO(0) => \msub_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[23]\,
      DI(2) => \msub_reg_reg_n_0_[22]\,
      DI(1) => \msub_reg_reg_n_0_[21]\,
      DI(0) => \msub_reg_reg_n_0_[20]\,
      O(3 downto 0) => msub_res(23 downto 20),
      S(3) => \msub_q_carry__4_i_1_n_0\,
      S(2) => \msub_q_carry__4_i_2_n_0\,
      S(1) => \msub_q_carry__4_i_3_n_0\,
      S(0) => \msub_q_carry__4_i_4_n_0\
    );
\msub_q_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[23]\,
      I1 => \genblk1[0].q_reg\(10),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_1_n_0\
    );
\msub_q_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[22]\,
      I1 => \genblk1[0].q_reg\(9),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_2_n_0\
    );
\msub_q_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[21]\,
      I1 => \genblk1[0].q_reg\(8),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_3_n_0\
    );
\msub_q_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[20]\,
      I1 => \genblk1[0].q_reg\(7),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__4_i_4_n_0\
    );
\msub_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__4_n_0\,
      CO(3) => \msub_q_carry__5_n_0\,
      CO(2) => \msub_q_carry__5_n_1\,
      CO(1) => \msub_q_carry__5_n_2\,
      CO(0) => \msub_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \msub_reg_reg_n_0_[27]\,
      DI(2) => \msub_reg_reg_n_0_[26]\,
      DI(1) => \msub_reg_reg_n_0_[25]\,
      DI(0) => \msub_reg_reg_n_0_[24]\,
      O(3 downto 0) => msub_res(27 downto 24),
      S(3) => \msub_q_carry__5_i_1_n_0\,
      S(2) => \msub_q_carry__5_i_2_n_0\,
      S(1) => \msub_q_carry__5_i_3_n_0\,
      S(0) => \msub_q_carry__5_i_4_n_0\
    );
\msub_q_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[27]\,
      I1 => \genblk1[0].q_reg\(14),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_1_n_0\
    );
\msub_q_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[26]\,
      I1 => \genblk1[0].q_reg\(13),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_2_n_0\
    );
\msub_q_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[25]\,
      I1 => \genblk1[0].q_reg\(12),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_3_n_0\
    );
\msub_q_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[24]\,
      I1 => \genblk1[0].q_reg\(11),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__5_i_4_n_0\
    );
\msub_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \msub_q_carry__5_n_0\,
      CO(3) => \NLW_msub_q_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \msub_q_carry__6_n_1\,
      CO(1) => \msub_q_carry__6_n_2\,
      CO(0) => \msub_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \msub_reg_reg_n_0_[30]\,
      DI(1) => \msub_reg_reg_n_0_[29]\,
      DI(0) => \msub_reg_reg_n_0_[28]\,
      O(3 downto 0) => msub_res(31 downto 28),
      S(3) => \msub_q_carry__6_i_1_n_0\,
      S(2) => \msub_q_carry__6_i_2_n_0\,
      S(1) => \msub_q_carry__6_i_3_n_0\,
      S(0) => \msub_q_carry__6_i_4_n_0\
    );
\msub_q_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[31]\,
      I1 => \genblk1[0].q_reg\(18),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_1_n_0\
    );
\msub_q_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[30]\,
      I1 => \genblk1[0].q_reg\(17),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_2_n_0\
    );
\msub_q_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[29]\,
      I1 => \genblk1[0].q_reg\(16),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_3_n_0\
    );
\msub_q_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[28]\,
      I1 => \genblk1[0].q_reg\(15),
      I2 => \msub_reg_reg_n_0_[32]\,
      O => \msub_q_carry__6_i_4_n_0\
    );
msub_q_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \msub_reg_reg_n_0_[0]\,
      I1 => \msub_reg_reg_n_0_[32]\,
      O => msub_q_carry_i_1_n_0
    );
\msub_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(0),
      Q => \msub_reg_reg_n_0_[0]\,
      R => '0'
    );
\msub_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(10),
      Q => \msub_reg_reg_n_0_[10]\,
      R => '0'
    );
\msub_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(11),
      Q => \msub_reg_reg_n_0_[11]\,
      R => '0'
    );
\msub_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(12),
      Q => \msub_reg_reg_n_0_[12]\,
      R => '0'
    );
\msub_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(13),
      Q => \msub_reg_reg_n_0_[13]\,
      R => '0'
    );
\msub_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(14),
      Q => \msub_reg_reg_n_0_[14]\,
      R => '0'
    );
\msub_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(15),
      Q => \msub_reg_reg_n_0_[15]\,
      R => '0'
    );
\msub_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(16),
      Q => \msub_reg_reg_n_0_[16]\,
      R => '0'
    );
\msub_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(17),
      Q => \msub_reg_reg_n_0_[17]\,
      R => '0'
    );
\msub_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(18),
      Q => \msub_reg_reg_n_0_[18]\,
      R => '0'
    );
\msub_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(19),
      Q => \msub_reg_reg_n_0_[19]\,
      R => '0'
    );
\msub_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(1),
      Q => \msub_reg_reg_n_0_[1]\,
      R => '0'
    );
\msub_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(20),
      Q => \msub_reg_reg_n_0_[20]\,
      R => '0'
    );
\msub_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(21),
      Q => \msub_reg_reg_n_0_[21]\,
      R => '0'
    );
\msub_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(22),
      Q => \msub_reg_reg_n_0_[22]\,
      R => '0'
    );
\msub_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(23),
      Q => \msub_reg_reg_n_0_[23]\,
      R => '0'
    );
\msub_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(24),
      Q => \msub_reg_reg_n_0_[24]\,
      R => '0'
    );
\msub_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(25),
      Q => \msub_reg_reg_n_0_[25]\,
      R => '0'
    );
\msub_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(26),
      Q => \msub_reg_reg_n_0_[26]\,
      R => '0'
    );
\msub_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(27),
      Q => \msub_reg_reg_n_0_[27]\,
      R => '0'
    );
\msub_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(28),
      Q => \msub_reg_reg_n_0_[28]\,
      R => '0'
    );
\msub_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(29),
      Q => \msub_reg_reg_n_0_[29]\,
      R => '0'
    );
\msub_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(2),
      Q => \msub_reg_reg_n_0_[2]\,
      R => '0'
    );
\msub_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(30),
      Q => \msub_reg_reg_n_0_[30]\,
      R => '0'
    );
\msub_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(31),
      Q => \msub_reg_reg_n_0_[31]\,
      R => '0'
    );
\msub_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(32),
      Q => \msub_reg_reg_n_0_[32]\,
      R => '0'
    );
\msub_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(3),
      Q => \msub_reg_reg_n_0_[3]\,
      R => '0'
    );
\msub_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(4),
      Q => \msub_reg_reg_n_0_[4]\,
      R => '0'
    );
\msub_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(5),
      Q => \msub_reg_reg_n_0_[5]\,
      R => '0'
    );
\msub_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(6),
      Q => \msub_reg_reg_n_0_[6]\,
      R => '0'
    );
\msub_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(7),
      Q => \msub_reg_reg_n_0_[7]\,
      R => '0'
    );
\msub_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(8),
      Q => \msub_reg_reg_n_0_[8]\,
      R => '0'
    );
\msub_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub(9),
      Q => \msub_reg_reg_n_0_[9]\,
      R => '0'
    );
\msub_res_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(0),
      Q => \^msub_res_reg_reg[31]_1\(0),
      R => '0'
    );
\msub_res_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(10),
      Q => \^msub_res_reg_reg[31]_1\(10),
      R => '0'
    );
\msub_res_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(11),
      Q => \^msub_res_reg_reg[31]_1\(11),
      R => '0'
    );
\msub_res_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(12),
      Q => \^msub_res_reg_reg[31]_1\(12),
      R => '0'
    );
\msub_res_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(13),
      Q => \^msub_res_reg_reg[31]_1\(13),
      R => '0'
    );
\msub_res_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(14),
      Q => \^msub_res_reg_reg[31]_1\(14),
      R => '0'
    );
\msub_res_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(15),
      Q => \^msub_res_reg_reg[31]_1\(15),
      R => '0'
    );
\msub_res_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(16),
      Q => \^msub_res_reg_reg[31]_1\(16),
      R => '0'
    );
\msub_res_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(17),
      Q => \^msub_res_reg_reg[31]_1\(17),
      R => '0'
    );
\msub_res_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(18),
      Q => \^msub_res_reg_reg[31]_1\(18),
      R => '0'
    );
\msub_res_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(19),
      Q => \^msub_res_reg_reg[31]_1\(19),
      R => '0'
    );
\msub_res_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(1),
      Q => \^msub_res_reg_reg[31]_1\(1),
      R => '0'
    );
\msub_res_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(20),
      Q => \^msub_res_reg_reg[31]_1\(20),
      R => '0'
    );
\msub_res_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(21),
      Q => \^msub_res_reg_reg[31]_1\(21),
      R => '0'
    );
\msub_res_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(22),
      Q => \^msub_res_reg_reg[31]_1\(22),
      R => '0'
    );
\msub_res_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(23),
      Q => \^msub_res_reg_reg[31]_1\(23),
      R => '0'
    );
\msub_res_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(24),
      Q => \^msub_res_reg_reg[31]_1\(24),
      R => '0'
    );
\msub_res_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(25),
      Q => \^msub_res_reg_reg[31]_1\(25),
      R => '0'
    );
\msub_res_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(26),
      Q => \^msub_res_reg_reg[31]_1\(26),
      R => '0'
    );
\msub_res_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(27),
      Q => \^msub_res_reg_reg[31]_1\(27),
      R => '0'
    );
\msub_res_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(28),
      Q => \^msub_res_reg_reg[31]_1\(28),
      R => '0'
    );
\msub_res_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(29),
      Q => \^msub_res_reg_reg[31]_1\(29),
      R => '0'
    );
\msub_res_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(2),
      Q => \^msub_res_reg_reg[31]_1\(2),
      R => '0'
    );
\msub_res_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(30),
      Q => \^msub_res_reg_reg[31]_1\(30),
      R => '0'
    );
\msub_res_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(31),
      Q => \^msub_res_reg_reg[31]_1\(31),
      R => '0'
    );
\msub_res_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(3),
      Q => \^msub_res_reg_reg[31]_1\(3),
      R => '0'
    );
\msub_res_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(4),
      Q => \^msub_res_reg_reg[31]_1\(4),
      R => '0'
    );
\msub_res_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(5),
      Q => \^msub_res_reg_reg[31]_1\(5),
      R => '0'
    );
\msub_res_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(6),
      Q => \^msub_res_reg_reg[31]_1\(6),
      R => '0'
    );
\msub_res_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(7),
      Q => \^msub_res_reg_reg[31]_1\(7),
      R => '0'
    );
\msub_res_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(8),
      Q => \^msub_res_reg_reg[31]_1\(8),
      R => '0'
    );
\msub_res_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => msub_res(9),
      Q => \^msub_res_reg_reg[31]_1\(9),
      R => '0'
    );
\y_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[7]_i_1__0_n_0\,
      CO(3) => \y_reg[11]_i_1__0_n_0\,
      CO(2) => \y_reg[11]_i_1__0_n_1\,
      CO(1) => \y_reg[11]_i_1__0_n_2\,
      CO(0) => \y_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(12 downto 9),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(11 downto 8),
      S(3 downto 0) => \y_reg[11]\(3 downto 0)
    );
\y_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[11]_i_1__0_n_0\,
      CO(3) => \y_reg[15]_i_1__0_n_0\,
      CO(2) => \y_reg[15]_i_1__0_n_1\,
      CO(1) => \y_reg[15]_i_1__0_n_2\,
      CO(0) => \y_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(16 downto 13),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(15 downto 12),
      S(3 downto 0) => \y_reg[15]\(3 downto 0)
    );
\y_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[15]_i_1__0_n_0\,
      CO(3) => \y_reg[19]_i_1__0_n_0\,
      CO(2) => \y_reg[19]_i_1__0_n_1\,
      CO(1) => \y_reg[19]_i_1__0_n_2\,
      CO(0) => \y_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(20 downto 17),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(19 downto 16),
      S(3 downto 0) => \y_reg[19]\(3 downto 0)
    );
\y_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[19]_i_1__0_n_0\,
      CO(3) => \y_reg[23]_i_1__0_n_0\,
      CO(2) => \y_reg[23]_i_1__0_n_1\,
      CO(1) => \y_reg[23]_i_1__0_n_2\,
      CO(0) => \y_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(24 downto 21),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(23 downto 20),
      S(3 downto 0) => \y_reg[23]\(3 downto 0)
    );
\y_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[23]_i_1__0_n_0\,
      CO(3) => \y_reg[27]_i_1__0_n_0\,
      CO(2) => \y_reg[27]_i_1__0_n_1\,
      CO(1) => \y_reg[27]_i_1__0_n_2\,
      CO(0) => \y_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^msub_res_reg_reg[31]_1\(28 downto 25),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(27 downto 24),
      S(3 downto 0) => \y_reg[27]\(3 downto 0)
    );
\y_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[27]_i_1__0_n_0\,
      CO(3) => \msub_res_reg_reg[31]_0\(31),
      CO(2) => \NLW_y_reg[31]_i_1__0_CO_UNCONNECTED\(2),
      CO(1) => \y_reg[31]_i_1__0_n_2\,
      CO(0) => \y_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^msub_res_reg_reg[31]_1\(31 downto 29),
      O(3) => \NLW_y_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \msub_res_reg_reg[31]_0\(30 downto 28),
      S(3) => '1',
      S(2 downto 0) => \y_reg[31]\(2 downto 0)
    );
\y_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_reg[3]_i_1__0_n_0\,
      CO(2) => \y_reg[3]_i_1__0_n_1\,
      CO(1) => \y_reg[3]_i_1__0_n_2\,
      CO(0) => \y_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^msub_res_reg_reg[31]_1\(1),
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(3 downto 0),
      S(3 downto 1) => \^msub_res_reg_reg[31]_1\(4 downto 2),
      S(0) => \y_reg[3]\(0)
    );
\y_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_reg[3]_i_1__0_n_0\,
      CO(3) => \y_reg[7]_i_1__0_n_0\,
      CO(2) => \y_reg[7]_i_1__0_n_1\,
      CO(1) => \y_reg[7]_i_1__0_n_2\,
      CO(0) => \y_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \msub_res_reg_reg[31]_0\(7 downto 4),
      S(3 downto 0) => \^msub_res_reg_reg[31]_1\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram is
  port (
    \rdata[1][0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/CORE/open_ntt/genblk2[1].poly_mem/ram_bank0/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \rdata[1][0]\(15 downto 0),
      DOBDO(15 downto 0) => \rdata[1][0]\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84 is
  port (
    \rdata[1][1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84 : entity is "ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/CORE/open_ntt/genblk2[1].poly_mem/ram_bank1/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(15 downto 0) => ram_reg_1(15 downto 0),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \rdata[1][1]\(15 downto 0),
      DOBDO(15 downto 0) => \rdata[1][1]\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram_reg_2(0),
      WEBWE(2) => ram_reg_2(0),
      WEBWE(1) => ram_reg_2(0),
      WEBWE(0) => ram_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85 is
  port (
    \rdata[0][0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85 : entity is "ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/CORE/open_ntt/genblk2[0].poly_mem/ram_bank0/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \rdata[0][0]\(15 downto 0),
      DOBDO(15 downto 0) => \rdata[0][0]\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86 is
  port (
    \rdata[0][1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86 : entity is "ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/CORE/open_ntt/genblk2[0].poly_mem/ram_bank1/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(15 downto 0) => ram_reg_1(15 downto 0),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \rdata[0][1]\(15 downto 0),
      DOBDO(15 downto 0) => \rdata[0][1]\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram_reg_2(0),
      WEBWE(2) => ram_reg_2(0),
      WEBWE(1) => ram_reg_2(0),
      WEBWE(0) => ram_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \last_instruction__3\ : out STD_LOGIC;
    \dout_ram_reg[9]_0\ : out STD_LOGIC;
    \dout_ram_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \nextstate1__6\ : in STD_LOGIC;
    control_low_word : in STD_LOGIC_VECTOR ( 6 downto 0 );
    command_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \dout_ram_reg[7]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\ : entity is "ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\ is
  signal IR_data : STD_LOGIC_VECTOR ( 9 to 9 );
  signal command_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal command_we : STD_LOGIC;
  signal dout_ram0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^last_instruction__3\ : STD_LOGIC;
  signal ram_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal ram_reg_0_31_6_9_n_1 : STD_LOGIC;
  signal wea_ext_ISA : STD_LOGIC;
  signal NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_6_9_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_31_6_9_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair456";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_5 : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_5 : label is "inst/ISA_CTRL/ins_ram/ram_reg_0_31_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31_6_9 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_31_6_9 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_9 : label is "inst/ISA_CTRL/ins_ram/ram_reg_0_31_6_9";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_9 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_31_6_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_9 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_9 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_9 : label is 9;
begin
  \last_instruction__3\ <= \^last_instruction__3\;
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFB0C3B0"
    )
        port map (
      I0 => \^last_instruction__3\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \nextstate1__6\,
      O => D(0)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => IR_data(9),
      I1 => command_in(2),
      I2 => command_in(4),
      I3 => command_in(0),
      I4 => command_in(1),
      I5 => command_in(3),
      O => \dout_ram_reg[9]_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAF0"
    )
        port map (
      I0 => Q(0),
      I1 => \^last_instruction__3\,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => command_in(3),
      I1 => command_in(1),
      I2 => command_in(0),
      I3 => command_in(4),
      I4 => command_in(2),
      O => \^last_instruction__3\
    );
\command_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => command_in(7),
      I1 => command_we,
      I2 => command_reg(0),
      O => \dout_ram_reg[7]_0\
    );
\dout_ram_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(0),
      Q => command_in(0),
      R => '0'
    );
\dout_ram_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(1),
      Q => command_in(1),
      R => '0'
    );
\dout_ram_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(2),
      Q => command_in(2),
      R => '0'
    );
\dout_ram_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(3),
      Q => command_in(3),
      R => '0'
    );
\dout_ram_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(4),
      Q => command_in(4),
      R => '0'
    );
\dout_ram_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(7),
      Q => command_in(7),
      R => '0'
    );
\dout_ram_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(8),
      Q => command_we,
      R => '0'
    );
\dout_ram_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dout_ram0(9),
      Q => IR_data(9),
      R => '0'
    );
ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \dout_ram_reg[7]_1\(4 downto 0),
      ADDRB(4 downto 0) => \dout_ram_reg[7]_1\(4 downto 0),
      ADDRC(4 downto 0) => \dout_ram_reg[7]_1\(4 downto 0),
      ADDRD(4 downto 0) => control_low_word(4 downto 0),
      DIA(1 downto 0) => dina_ext_low_word(1 downto 0),
      DIB(1 downto 0) => dina_ext_low_word(3 downto 2),
      DIC(1 downto 0) => dina_ext_low_word(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_ram0(1 downto 0),
      DOB(1 downto 0) => dout_ram0(3 downto 2),
      DOC(1) => ram_reg_0_31_0_5_n_4,
      DOC(0) => dout_ram0(4),
      DOD(1 downto 0) => NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => wea_ext_ISA
    );
ram_reg_0_31_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => control_low_word(5),
      I1 => control_low_word(6),
      O => wea_ext_ISA
    );
ram_reg_0_31_6_9: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \dout_ram_reg[7]_1\(4 downto 0),
      ADDRB(4 downto 0) => \dout_ram_reg[7]_1\(4 downto 0),
      ADDRC(4 downto 0) => \dout_ram_reg[7]_1\(4 downto 0),
      ADDRD(4 downto 0) => control_low_word(4 downto 0),
      DIA(1 downto 0) => dina_ext_low_word(7 downto 6),
      DIB(1 downto 0) => dina_ext_low_word(9 downto 8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => dout_ram0(7),
      DOA(0) => ram_reg_0_31_6_9_n_1,
      DOB(1 downto 0) => dout_ram0(9 downto 8),
      DOC(1 downto 0) => NLW_ram_reg_0_31_6_9_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_31_6_9_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => wea_ext_ISA
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    forward_reg_reg_rep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_rom_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    update_mult : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_rom_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dout_rom_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_dout_rom_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_rom_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dout_rom_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dout_rom_reg : label is "inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dout_rom_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dout_rom_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dout_rom_reg : label is 73;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of dout_rom_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of dout_rom_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of dout_rom_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dout_rom_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dout_rom_reg : label is 17;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  dout_rom_reg_0(31 downto 0) <= \^dout_rom_reg_0\(31 downto 0);
dout_rom_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"00000000000000000000000000071E3CEB36CB38EBBB3C8BC54EDAD7DB73CCFF",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C1E151FB5E74489FDFCDC1E19250489FC1E19250C1E19250C1E19E66C1E1C1E1",
      INIT_01 => X"489FE0BCC9814550DFCD331AFD06BE9BC1E151FB5E74B1DA489FC981DFCDFD06",
      INIT_02 => X"E1E17DDC29C6E1E17DDCE1E17DDCE1E1FA64E1E1E1E1CA6A5E7474F6B1DA52A3",
      INIT_03 => X"000F104A4A10E1E164BE96AB030829C6D7EFE709104AE1E164BE96AB29C6E709",
      INIT_04 => X"000000000000000000000000F7C596ABF3AD03088C4929C6F2B2D7EF33AAE709",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"1FFF151A1F9216C104BF1FFF1FFC16C11FFF1FFC1FFF1FFC1FFF00A11FFF1FFF",
      INIT_21 => X"16C11CCF081F1DD604BF1B8115621A621FFF151A1F921D5E16C1081F04BF1562",
      INIT_22 => X"1FFE0B390DC61FFE0B391FFE0B391FFE1BC41FFE1FFE1CA41F92110A1D5E1063",
      INIT_23 => X"1BFB00D5018D1FFE0C49056A18160DC6072F050E00D51FFE0C49056A0DC6050E",
      INIT_24 => X"0000000000000000000000001829056A06FF18160F540DC61D0D072F0883050E",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => Q(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"100",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^d\(15 downto 0),
      DOBDO(15 downto 14) => NLW_dout_rom_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^d\(31 downto 18),
      DOPADOP(1 downto 0) => \^d\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_dout_rom_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(23),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(23),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(23)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(22),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(22),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(21),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(21),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(20),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(20),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(19),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(19),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(18),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(18),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(17),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(17),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(16),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(16),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(16)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(15),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(15),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(15)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(14),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(14),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(14)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(13),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(13),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(13)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(12),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(12),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(12)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(11),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(11),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(11)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(10),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(10),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(10)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(9),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(9),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(9)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(8),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(8),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(8)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(7),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(7),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(7)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(6),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(6),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(6)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(5),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(5),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(5)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(4),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(4),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(4)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(3),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(3),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(3)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(2),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(2),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(2)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(1),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(1),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(1)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(0),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(0),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(0)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(31),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(31),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(31)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(30),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(30),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(30)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(29),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(29),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(29)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(28),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(28),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(28)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(27),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(27),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(27)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(26),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(26),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(26)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(25),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(25),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(25)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(24),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(24),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => forward_reg_reg_rep(24)
    );
\tw_out_internal_DP[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(0),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(0),
      O => \^dout_rom_reg_0\(0)
    );
\tw_out_internal_DP[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(10),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(10),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(10),
      O => \^dout_rom_reg_0\(10)
    );
\tw_out_internal_DP[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(11),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(11),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(11),
      O => \^dout_rom_reg_0\(11)
    );
\tw_out_internal_DP[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(12),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(12),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(12),
      O => \^dout_rom_reg_0\(12)
    );
\tw_out_internal_DP[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(13),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(13),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(13),
      O => \^dout_rom_reg_0\(13)
    );
\tw_out_internal_DP[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(14),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(14),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(14),
      O => \^dout_rom_reg_0\(14)
    );
\tw_out_internal_DP[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(15),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(15),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(15),
      O => \^dout_rom_reg_0\(15)
    );
\tw_out_internal_DP[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(16),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(16),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(16),
      O => \^dout_rom_reg_0\(16)
    );
\tw_out_internal_DP[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(17),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(17),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(17),
      O => \^dout_rom_reg_0\(17)
    );
\tw_out_internal_DP[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(18),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(18),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(18),
      O => \^dout_rom_reg_0\(18)
    );
\tw_out_internal_DP[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(19),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(19),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(19),
      O => \^dout_rom_reg_0\(19)
    );
\tw_out_internal_DP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(1),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(1),
      O => \^dout_rom_reg_0\(1)
    );
\tw_out_internal_DP[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(20),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(20),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(20),
      O => \^dout_rom_reg_0\(20)
    );
\tw_out_internal_DP[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(21),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(21),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(21),
      O => \^dout_rom_reg_0\(21)
    );
\tw_out_internal_DP[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(22),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(22),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(22),
      O => \^dout_rom_reg_0\(22)
    );
\tw_out_internal_DP[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(23),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(23),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(23),
      O => \^dout_rom_reg_0\(23)
    );
\tw_out_internal_DP[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(24),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(24),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(24),
      O => \^dout_rom_reg_0\(24)
    );
\tw_out_internal_DP[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(25),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(25),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(25),
      O => \^dout_rom_reg_0\(25)
    );
\tw_out_internal_DP[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(26),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(26),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(26),
      O => \^dout_rom_reg_0\(26)
    );
\tw_out_internal_DP[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(27),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(27),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(27),
      O => \^dout_rom_reg_0\(27)
    );
\tw_out_internal_DP[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(28),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(28),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(28),
      O => \^dout_rom_reg_0\(28)
    );
\tw_out_internal_DP[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(29),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(29),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(29),
      O => \^dout_rom_reg_0\(29)
    );
\tw_out_internal_DP[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(2),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(2),
      O => \^dout_rom_reg_0\(2)
    );
\tw_out_internal_DP[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(30),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(30),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(30),
      O => \^dout_rom_reg_0\(30)
    );
\tw_out_internal_DP[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(31),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(31),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(31),
      O => \^dout_rom_reg_0\(31)
    );
\tw_out_internal_DP[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(3),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(3),
      O => \^dout_rom_reg_0\(3)
    );
\tw_out_internal_DP[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(4),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(4),
      O => \^dout_rom_reg_0\(4)
    );
\tw_out_internal_DP[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(5),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(5),
      O => \^dout_rom_reg_0\(5)
    );
\tw_out_internal_DP[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(6),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(6),
      O => \^dout_rom_reg_0\(6)
    );
\tw_out_internal_DP[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(7),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(7),
      O => \^dout_rom_reg_0\(7)
    );
\tw_out_internal_DP[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(8),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(8),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(8),
      O => \^dout_rom_reg_0\(8)
    );
\tw_out_internal_DP[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(9),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(9),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(9),
      O => \^dout_rom_reg_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_rom_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]\ : in STD_LOGIC;
    tw_out_internal_DN1 : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[0]\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0\ : entity is "rom";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_rom_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dout_rom_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_dout_rom_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_rom_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dout_rom_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dout_rom_reg : label is "inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[1].tw_gen_pe/tw_rom/dout_rom_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dout_rom_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dout_rom_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dout_rom_reg : label is 73;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of dout_rom_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of dout_rom_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of dout_rom_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dout_rom_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dout_rom_reg : label is 17;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  dout_rom_reg_0(31 downto 0) <= \^dout_rom_reg_0\(31 downto 0);
dout_rom_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000002CDFA5B133E07ACAA0FD4CA7050C496724C3F",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BE9B51FB51FBB1DAC981FD0692505E74DFCD9250489F925092509E669E66C1E1",
      INIT_01 => X"C6B091B2F2F08DA25A245A40E6DB3B48FE5B51FBCA6A74F652A3E0BC4550331A",
      INIT_02 => X"104A7DDC96ABE7097DDC29C67DDC7DDCFA64FA64E1E13297EEFD9B7565E8ECBB",
      INIT_03 => X"31288844A1F8D67264BEF7C5F3AD8C49F2B233AA000F4A1064BE64BE0308D7EF",
      INIT_04 => X"0000000000000000000000003641A5FF1E012860AF8B8E6C17A8879D92D6D3BC",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"1A62151A151A1D5E081F15621FFC1F9204BF1FFC16C11FFC1FFC00A100A11FFF",
      INIT_21 => X"0A751F85010616E31C2E028719F91AE71AE8151A1CA4110A10631CCF1DD61B81",
      INIT_22 => X"00D50B39056A050E0B390DC60B390B391BC41BC41FFE08850A820F6704490444",
      INIT_23 => X"11FA1E1708911C500C49182906FF0F541D0D08831BFB018D0C490C491816072F",
      INIT_24 => X"00000000000000000000000003531C951254121A074A0DC11360147400EF0513",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => Q(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"100",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^d\(15 downto 0),
      DOBDO(15 downto 14) => NLW_dout_rom_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^d\(31 downto 18),
      DOPADOP(1 downto 0) => \^d\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_dout_rom_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(23),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(23),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(23)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(22),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(22),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(21),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(21),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(20),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(20),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(19),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(19),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(18),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(18),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(17),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(17),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(16),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(16),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(16)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(15),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(15),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(15)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(14),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(14),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(14)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(13),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(13),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(13)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(12),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(12),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(12)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(11),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(11),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(11)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(10),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(10),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(10)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(9),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(9),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(9)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(8),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(8),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(8)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(7),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(7),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(7)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(6),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(6),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(6)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(5),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(5),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(5)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(4),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(4),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(4)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(3),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(3),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(3)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(2),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(2),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(2)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(1),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(1),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(1)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(0),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(0),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(0)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(31),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(31),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(31)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(30),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(30),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(30)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(29),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(29),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(29)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(28),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(28),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(28)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(27),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(27),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(27)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(26),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(26),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(26)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(25),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(25),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(25)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dout_rom_reg_0\(24),
      I1 => \genblk3[1].genblk1[0].p_product_reg[2]\(24),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]\,
      O => A(24)
    );
\tw_out_internal_DP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(0),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(0),
      O => \^dout_rom_reg_0\(0)
    );
\tw_out_internal_DP[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(10),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(10),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(10),
      O => \^dout_rom_reg_0\(10)
    );
\tw_out_internal_DP[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(11),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(11),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(11),
      O => \^dout_rom_reg_0\(11)
    );
\tw_out_internal_DP[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(12),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(12),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(12),
      O => \^dout_rom_reg_0\(12)
    );
\tw_out_internal_DP[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(13),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(13),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(13),
      O => \^dout_rom_reg_0\(13)
    );
\tw_out_internal_DP[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(14),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(14),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(14),
      O => \^dout_rom_reg_0\(14)
    );
\tw_out_internal_DP[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(15),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(15),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(15),
      O => \^dout_rom_reg_0\(15)
    );
\tw_out_internal_DP[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(16),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(16),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(16),
      O => \^dout_rom_reg_0\(16)
    );
\tw_out_internal_DP[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(17),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(17),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(17),
      O => \^dout_rom_reg_0\(17)
    );
\tw_out_internal_DP[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(18),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(18),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(18),
      O => \^dout_rom_reg_0\(18)
    );
\tw_out_internal_DP[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(19),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(19),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(19),
      O => \^dout_rom_reg_0\(19)
    );
\tw_out_internal_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(1),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(1),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(1),
      O => \^dout_rom_reg_0\(1)
    );
\tw_out_internal_DP[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(20),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(20),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(20),
      O => \^dout_rom_reg_0\(20)
    );
\tw_out_internal_DP[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(21),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(21),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(21),
      O => \^dout_rom_reg_0\(21)
    );
\tw_out_internal_DP[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(22),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(22),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(22),
      O => \^dout_rom_reg_0\(22)
    );
\tw_out_internal_DP[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(23),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(23),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(23),
      O => \^dout_rom_reg_0\(23)
    );
\tw_out_internal_DP[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(24),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(24),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(24),
      O => \^dout_rom_reg_0\(24)
    );
\tw_out_internal_DP[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(25),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(25),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(25),
      O => \^dout_rom_reg_0\(25)
    );
\tw_out_internal_DP[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(26),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(26),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(26),
      O => \^dout_rom_reg_0\(26)
    );
\tw_out_internal_DP[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(27),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(27),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(27),
      O => \^dout_rom_reg_0\(27)
    );
\tw_out_internal_DP[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(28),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(28),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(28),
      O => \^dout_rom_reg_0\(28)
    );
\tw_out_internal_DP[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(29),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(29),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(29),
      O => \^dout_rom_reg_0\(29)
    );
\tw_out_internal_DP[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(2),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(2),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(2),
      O => \^dout_rom_reg_0\(2)
    );
\tw_out_internal_DP[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(30),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(30),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(30),
      O => \^dout_rom_reg_0\(30)
    );
\tw_out_internal_DP[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(31),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(31),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(31),
      O => \^dout_rom_reg_0\(31)
    );
\tw_out_internal_DP[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(3),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(3),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(3),
      O => \^dout_rom_reg_0\(3)
    );
\tw_out_internal_DP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(4),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(4),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(4),
      O => \^dout_rom_reg_0\(4)
    );
\tw_out_internal_DP[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(5),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(5),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(5),
      O => \^dout_rom_reg_0\(5)
    );
\tw_out_internal_DP[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(6),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(6),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(6),
      O => \^dout_rom_reg_0\(6)
    );
\tw_out_internal_DP[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(7),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(7),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(7),
      O => \^dout_rom_reg_0\(7)
    );
\tw_out_internal_DP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(8),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(8),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(8),
      O => \^dout_rom_reg_0\(8)
    );
\tw_out_internal_DP[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(9),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(9),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(9),
      O => \^dout_rom_reg_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_rom_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tw_out_internal_DP_reg[31]\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    update_mult : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1\ : entity is "rom";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dout_rom_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_dout_rom_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_rom_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dout_rom_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dout_rom_reg : label is "inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dout_rom_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dout_rom_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dout_rom_reg : label is 101;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of dout_rom_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of dout_rom_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of dout_rom_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dout_rom_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dout_rom_reg : label is 17;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
dout_rom_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"000000000000081D82CF6EA9148EE86EE76DDFEA1F125F44BE30743B34FFFFF3",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8787C1E1701EC7DD1F3ED7BCC1E1C5241F3EC1E1C524C1E1C524C1E1639BC1E1",
      INIT_01 => X"8F111F3EFAD2F63B0CF6D7BC67D68787CC73C1E1701EC7DDE2781F3EF63BD7BC",
      INIT_02 => X"0CF64176D7BCCEFE67D624A88787435FCC73E58FC1E1FAD213BFC7DD2EB4E278",
      INIT_03 => X"952B8FBE1DA4E1E1E8AE8FBEE1E1E8AEE1E1E8AEE1E1279DE1E182EAF63BB242",
      INIT_04 => X"6D64CD381DA449EB9C7692E1E1E16EDF952B3C078FBE6D641DA49C76E1E16EDF",
      INIT_05 => X"3B7F49EB48159C76D58692E1BE03E1E1BC873B90952BFBAA3C0730898FBEBC87",
      INIT_06 => X"0000000000000000000000000000000000000000D4366D64B27ECD38A3081DA4",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"03101FFF097F00FA03D502601FFF047303D51FFF04731FFF04731FFF1F5E1FFF",
      INIT_21 => X"127A03D50E431F9716BC0260013503100F1C1FFF097F00FA17F203D51F970260",
      INIT_22 => X"16BC1CE6026017430135014803100F140F1C0BAC1FFF0E431B5200FA084B17F2",
      INIT_23 => X"16E0197F077C1FFE14AE197F1FFE14AE1FFE14AE1FFE043B1FFE01BD1F970C38",
      INIT_24 => X"1832036F077C1E1A05E019A31FFE1D8516E000A8197F1832077C05E01FFE1D85",
      INIT_25 => X"1DDC1E1A1AC305E0050619A318741FFE13151CD516E0067500A810E7197F1315",
      INIT_26 => X"0000000000000000000000000000000000000000111A18321228036F0E1A077C",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => Q(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"100",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^d\(15 downto 0),
      DOBDO(15 downto 14) => NLW_dout_rom_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^d\(31 downto 18),
      DOPADOP(1 downto 0) => \^d\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_dout_rom_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\tw_out_internal_DP[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(0),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(0),
      O => dout_rom_reg_0(0)
    );
\tw_out_internal_DP[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(10),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(10),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(10),
      O => dout_rom_reg_0(10)
    );
\tw_out_internal_DP[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(11),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(11),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(11),
      O => dout_rom_reg_0(11)
    );
\tw_out_internal_DP[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(12),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(12),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(12),
      O => dout_rom_reg_0(12)
    );
\tw_out_internal_DP[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(13),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(13),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(13),
      O => dout_rom_reg_0(13)
    );
\tw_out_internal_DP[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(14),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(14),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(14),
      O => dout_rom_reg_0(14)
    );
\tw_out_internal_DP[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(15),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(15),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(15),
      O => dout_rom_reg_0(15)
    );
\tw_out_internal_DP[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(16),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(16),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(16),
      O => dout_rom_reg_0(16)
    );
\tw_out_internal_DP[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(17),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(17),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(17),
      O => dout_rom_reg_0(17)
    );
\tw_out_internal_DP[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(18),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(18),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(18),
      O => dout_rom_reg_0(18)
    );
\tw_out_internal_DP[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(19),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(19),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(19),
      O => dout_rom_reg_0(19)
    );
\tw_out_internal_DP[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(1),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(1),
      O => dout_rom_reg_0(1)
    );
\tw_out_internal_DP[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(20),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(20),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(20),
      O => dout_rom_reg_0(20)
    );
\tw_out_internal_DP[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(21),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(21),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(21),
      O => dout_rom_reg_0(21)
    );
\tw_out_internal_DP[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(22),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(22),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(22),
      O => dout_rom_reg_0(22)
    );
\tw_out_internal_DP[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(23),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(23),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(23),
      O => dout_rom_reg_0(23)
    );
\tw_out_internal_DP[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(24),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(24),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(24),
      O => dout_rom_reg_0(24)
    );
\tw_out_internal_DP[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(25),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(25),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(25),
      O => dout_rom_reg_0(25)
    );
\tw_out_internal_DP[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(26),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(26),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(26),
      O => dout_rom_reg_0(26)
    );
\tw_out_internal_DP[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(27),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(27),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(27),
      O => dout_rom_reg_0(27)
    );
\tw_out_internal_DP[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(28),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(28),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(28),
      O => dout_rom_reg_0(28)
    );
\tw_out_internal_DP[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(29),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(29),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(29),
      O => dout_rom_reg_0(29)
    );
\tw_out_internal_DP[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(2),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(2),
      O => dout_rom_reg_0(2)
    );
\tw_out_internal_DP[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(30),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(30),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(30),
      O => dout_rom_reg_0(30)
    );
\tw_out_internal_DP[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(31),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(31),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(31),
      O => dout_rom_reg_0(31)
    );
\tw_out_internal_DP[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(3),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(3),
      O => dout_rom_reg_0(3)
    );
\tw_out_internal_DP[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(4),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(4),
      O => dout_rom_reg_0(4)
    );
\tw_out_internal_DP[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(5),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(5),
      O => dout_rom_reg_0(5)
    );
\tw_out_internal_DP[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(6),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(6),
      O => dout_rom_reg_0(6)
    );
\tw_out_internal_DP[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(7),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(7),
      O => dout_rom_reg_0(7)
    );
\tw_out_internal_DP[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(8),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(8),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(8),
      O => dout_rom_reg_0(8)
    );
\tw_out_internal_DP[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(9),
      I1 => \tw_out_internal_DP_reg[31]\,
      I2 => \tw_out_internal_DP_reg[31]_0\(9),
      I3 => update_mult,
      I4 => \tw_out_internal_DP_reg[31]_1\(9),
      O => dout_rom_reg_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_rom_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tw_out_internal_DN1 : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[0]\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2\ : entity is "rom";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dout_rom_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_dout_rom_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of dout_rom_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_rom_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of dout_rom_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of dout_rom_reg : label is "inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[1].tw_gen_pe/tw_rom/dout_rom_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of dout_rom_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of dout_rom_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of dout_rom_reg : label is 101;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of dout_rom_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of dout_rom_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of dout_rom_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of dout_rom_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of dout_rom_reg : label is 17;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
dout_rom_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000F5DE9436EA9148EE86EE76DDFCE5B79C344BE30743B34FFFFF3",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8787C1E1701EC7DD1F3ED7BCC1E1C5241F3EC1E1C524C1E1C524C1E1639BC1E1",
      INIT_01 => X"8F111F3EFAD2F63B0CF6D7BC67D68787CC73C1E1701EC7DDE2781F3EF63BD7BC",
      INIT_02 => X"376930F24195F1AC145DE4D89647BDE410CB1517639BFAD213BFC7DD2EB4E278",
      INIT_03 => X"952B8FBE1DA4E1E1E8AE8FBEE1E1E8AEE1E1E8AEE1E1279DE1E167C24A18D029",
      INIT_04 => X"6D64CD381DA449EB9C7692E1E1E16EDF952B3C078FBE6D641DA49C76E1E16EDF",
      INIT_05 => X"EF02FDDEAAFFA1970EAD72CF8F77279DBC873B90952BFBAA3C0730898FBEBC87",
      INIT_06 => X"0000000000000000000000000000000000000000B437F45D0F3B96676B1883F3",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"03101FFF097F00FA03D502601FFF047303D51FFF04731FFF04731FFF1F5E1FFF",
      INIT_21 => X"127A03D50E431F9716BC0260013503100F1C1FFF097F00FA17F203D51F970260",
      INIT_22 => X"087B0E6D14EA1C9C07F911EE043314810FBE0F691F5E0E431B5200FA084B17F2",
      INIT_23 => X"16E0197F077C1FFE14AE197F1FFE14AE1FFE14AE1FFE043B1FFE0AD010E2188B",
      INIT_24 => X"1832036F077C1E1A05E019A31FFE1D8516E000A8197F1832077C05E01FFE1D85",
      INIT_25 => X"1F1214C911D50A821E6D071D1794043B13151CD516E0067500A810E7197F1315",
      INIT_26 => X"00000000000000000000000000000000000000000D1715641A4D0FD515F01D85",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => Q(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"100",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^d\(15 downto 0),
      DOBDO(15 downto 14) => NLW_dout_rom_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^d\(31 downto 18),
      DOPADOP(1 downto 0) => \^d\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_dout_rom_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\tw_out_internal_DP[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(0),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(0),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(0),
      O => dout_rom_reg_0(0)
    );
\tw_out_internal_DP[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(10),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(10),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(10),
      O => dout_rom_reg_0(10)
    );
\tw_out_internal_DP[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(11),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(11),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(11),
      O => dout_rom_reg_0(11)
    );
\tw_out_internal_DP[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(12),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(12),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(12),
      O => dout_rom_reg_0(12)
    );
\tw_out_internal_DP[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(13),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(13),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(13),
      O => dout_rom_reg_0(13)
    );
\tw_out_internal_DP[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(14),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(14),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(14),
      O => dout_rom_reg_0(14)
    );
\tw_out_internal_DP[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(15),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(15),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(15),
      O => dout_rom_reg_0(15)
    );
\tw_out_internal_DP[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(16),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(16),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(16),
      O => dout_rom_reg_0(16)
    );
\tw_out_internal_DP[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(17),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(17),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(17),
      O => dout_rom_reg_0(17)
    );
\tw_out_internal_DP[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(18),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(18),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(18),
      O => dout_rom_reg_0(18)
    );
\tw_out_internal_DP[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(19),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(19),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(19),
      O => dout_rom_reg_0(19)
    );
\tw_out_internal_DP[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(1),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(1),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(1),
      O => dout_rom_reg_0(1)
    );
\tw_out_internal_DP[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(20),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(20),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(20),
      O => dout_rom_reg_0(20)
    );
\tw_out_internal_DP[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(21),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(21),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(21),
      O => dout_rom_reg_0(21)
    );
\tw_out_internal_DP[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(22),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(22),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(22),
      O => dout_rom_reg_0(22)
    );
\tw_out_internal_DP[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(23),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(23),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(23),
      O => dout_rom_reg_0(23)
    );
\tw_out_internal_DP[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(24),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(24),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(24),
      O => dout_rom_reg_0(24)
    );
\tw_out_internal_DP[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(25),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(25),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(25),
      O => dout_rom_reg_0(25)
    );
\tw_out_internal_DP[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(26),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(26),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(26),
      O => dout_rom_reg_0(26)
    );
\tw_out_internal_DP[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(27),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(27),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(27),
      O => dout_rom_reg_0(27)
    );
\tw_out_internal_DP[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(28),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(28),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(28),
      O => dout_rom_reg_0(28)
    );
\tw_out_internal_DP[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(29),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(29),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(29),
      O => dout_rom_reg_0(29)
    );
\tw_out_internal_DP[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(2),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(2),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(2),
      O => dout_rom_reg_0(2)
    );
\tw_out_internal_DP[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(30),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(30),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(30),
      O => dout_rom_reg_0(30)
    );
\tw_out_internal_DP[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(31),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(31),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(31),
      O => dout_rom_reg_0(31)
    );
\tw_out_internal_DP[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(3),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(3),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(3),
      O => dout_rom_reg_0(3)
    );
\tw_out_internal_DP[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(4),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(4),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(4),
      O => dout_rom_reg_0(4)
    );
\tw_out_internal_DP[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(5),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(5),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(5),
      O => dout_rom_reg_0(5)
    );
\tw_out_internal_DP[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(6),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(6),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(6),
      O => dout_rom_reg_0(6)
    );
\tw_out_internal_DP[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(7),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(7),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(7),
      O => dout_rom_reg_0(7)
    );
\tw_out_internal_DP[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(8),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(8),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(8),
      O => dout_rom_reg_0(8)
    );
\tw_out_internal_DP[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(9),
      I1 => tw_out_internal_DN1,
      I2 => \tw_out_internal_DP_reg[31]\(9),
      I3 => \tw_out_internal_DP_reg[0]\,
      I4 => \tw_out_internal_DP_reg[31]_0\(9),
      O => dout_rom_reg_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \genblk1[0].bf_c_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DELAY_BLOCK[1].shift_array_reg[2]_0\ : in STD_LOGIC;
    \genblk1[0].bf_c_reg[0][16]\ : in STD_LOGIC;
    \genblk1[0].bf_c_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mult_opcode : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][11]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][17]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][25]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][26]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][27]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][28]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][29]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][30]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][31]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \genblk1[0].bf_a[0][9]_i_1\ : label is "soft_lutpair42";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\genblk1[0].bf_a[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \genblk1[0].bf_c_reg[0][31]\(0),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(0)
    );
\genblk1[0].bf_a[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \genblk1[0].bf_c_reg[0][31]\(10),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(10)
    );
\genblk1[0].bf_a[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \genblk1[0].bf_c_reg[0][31]\(11),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(11)
    );
\genblk1[0].bf_a[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \genblk1[0].bf_c_reg[0][31]\(12),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(12)
    );
\genblk1[0].bf_a[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \genblk1[0].bf_c_reg[0][31]\(13),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(13)
    );
\genblk1[0].bf_a[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \genblk1[0].bf_c_reg[0][31]\(14),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(14)
    );
\genblk1[0].bf_a[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \genblk1[0].bf_c_reg[0][31]\(15),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(15)
    );
\genblk1[0].bf_a[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \genblk1[0].bf_c_reg[0][31]\(16),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(16)
    );
\genblk1[0].bf_a[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \genblk1[0].bf_c_reg[0][31]\(17),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(17)
    );
\genblk1[0].bf_a[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \genblk1[0].bf_c_reg[0][31]\(18),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(18)
    );
\genblk1[0].bf_a[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \genblk1[0].bf_c_reg[0][31]\(19),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(19)
    );
\genblk1[0].bf_a[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \genblk1[0].bf_c_reg[0][31]\(1),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(1)
    );
\genblk1[0].bf_a[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \genblk1[0].bf_c_reg[0][31]\(20),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(20)
    );
\genblk1[0].bf_a[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \genblk1[0].bf_c_reg[0][31]\(21),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(21)
    );
\genblk1[0].bf_a[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \genblk1[0].bf_c_reg[0][31]\(22),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(22)
    );
\genblk1[0].bf_a[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \genblk1[0].bf_c_reg[0][31]\(23),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(23)
    );
\genblk1[0].bf_a[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \genblk1[0].bf_c_reg[0][31]\(24),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(24)
    );
\genblk1[0].bf_a[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \genblk1[0].bf_c_reg[0][31]\(25),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(25)
    );
\genblk1[0].bf_a[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \genblk1[0].bf_c_reg[0][31]\(26),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(26)
    );
\genblk1[0].bf_a[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \genblk1[0].bf_c_reg[0][31]\(27),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(27)
    );
\genblk1[0].bf_a[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \genblk1[0].bf_c_reg[0][31]\(28),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(28)
    );
\genblk1[0].bf_a[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \genblk1[0].bf_c_reg[0][31]\(29),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(29)
    );
\genblk1[0].bf_a[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \genblk1[0].bf_c_reg[0][31]\(2),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(2)
    );
\genblk1[0].bf_a[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \genblk1[0].bf_c_reg[0][31]\(30),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(30)
    );
\genblk1[0].bf_a[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(31),
      I1 => \genblk1[0].bf_c_reg[0][31]\(31),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(31)
    );
\genblk1[0].bf_a[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \genblk1[0].bf_c_reg[0][31]\(3),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(3)
    );
\genblk1[0].bf_a[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \genblk1[0].bf_c_reg[0][31]\(4),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(4)
    );
\genblk1[0].bf_a[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \genblk1[0].bf_c_reg[0][31]\(5),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(5)
    );
\genblk1[0].bf_a[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \genblk1[0].bf_c_reg[0][31]\(6),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(6)
    );
\genblk1[0].bf_a[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \genblk1[0].bf_c_reg[0][31]\(7),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(7)
    );
\genblk1[0].bf_a[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \genblk1[0].bf_c_reg[0][31]\(8),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(8)
    );
\genblk1[0].bf_a[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \genblk1[0].bf_c_reg[0][31]\(9),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => \shift_array_reg[0][31]_0\(9)
    );
\genblk1[0].bf_c[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \genblk1[0].bf_c_reg[0][31]\(0),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(0),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(0)
    );
\genblk1[0].bf_c[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \genblk1[0].bf_c_reg[0][31]\(10),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(10),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(10)
    );
\genblk1[0].bf_c[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \genblk1[0].bf_c_reg[0][31]\(11),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(11),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(11)
    );
\genblk1[0].bf_c[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \genblk1[0].bf_c_reg[0][31]\(12),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(12),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(12)
    );
\genblk1[0].bf_c[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \genblk1[0].bf_c_reg[0][31]\(13),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(13),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(13)
    );
\genblk1[0].bf_c[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \genblk1[0].bf_c_reg[0][31]\(14),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(14),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(14)
    );
\genblk1[0].bf_c[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \genblk1[0].bf_c_reg[0][31]\(15),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(15),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(15)
    );
\genblk1[0].bf_c[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \genblk1[0].bf_c_reg[0][31]\(16),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(16),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(16)
    );
\genblk1[0].bf_c[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \genblk1[0].bf_c_reg[0][31]\(17),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(17),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(17)
    );
\genblk1[0].bf_c[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \genblk1[0].bf_c_reg[0][31]\(18),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(18),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(18)
    );
\genblk1[0].bf_c[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \genblk1[0].bf_c_reg[0][31]\(19),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(19),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(19)
    );
\genblk1[0].bf_c[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \genblk1[0].bf_c_reg[0][31]\(1),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(1),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(1)
    );
\genblk1[0].bf_c[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \genblk1[0].bf_c_reg[0][31]\(20),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(20),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(20)
    );
\genblk1[0].bf_c[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \genblk1[0].bf_c_reg[0][31]\(21),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(21),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(21)
    );
\genblk1[0].bf_c[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \genblk1[0].bf_c_reg[0][31]\(22),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(22),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(22)
    );
\genblk1[0].bf_c[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \genblk1[0].bf_c_reg[0][31]\(23),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(23),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(23)
    );
\genblk1[0].bf_c[0][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \genblk1[0].bf_c_reg[0][31]\(24),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(24),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(24)
    );
\genblk1[0].bf_c[0][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \genblk1[0].bf_c_reg[0][31]\(25),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(25),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(25)
    );
\genblk1[0].bf_c[0][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \genblk1[0].bf_c_reg[0][31]\(26),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(26),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(26)
    );
\genblk1[0].bf_c[0][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \genblk1[0].bf_c_reg[0][31]\(27),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(27),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(27)
    );
\genblk1[0].bf_c[0][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \genblk1[0].bf_c_reg[0][31]\(28),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(28),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(28)
    );
\genblk1[0].bf_c[0][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \genblk1[0].bf_c_reg[0][31]\(29),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(29),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(29)
    );
\genblk1[0].bf_c[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \genblk1[0].bf_c_reg[0][31]\(2),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(2),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(2)
    );
\genblk1[0].bf_c[0][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \genblk1[0].bf_c_reg[0][31]\(30),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(30),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(30)
    );
\genblk1[0].bf_c[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \genblk1[0].bf_c_reg[0][31]\(31),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(31),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(31)
    );
\genblk1[0].bf_c[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \genblk1[0].bf_c_reg[0][31]\(3),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(3),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(3)
    );
\genblk1[0].bf_c[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \genblk1[0].bf_c_reg[0][31]\(4),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(4),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(4)
    );
\genblk1[0].bf_c[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \genblk1[0].bf_c_reg[0][31]\(5),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(5),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(5)
    );
\genblk1[0].bf_c[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \genblk1[0].bf_c_reg[0][31]\(6),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(6),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(6)
    );
\genblk1[0].bf_c[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \genblk1[0].bf_c_reg[0][31]\(7),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(7),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(7)
    );
\genblk1[0].bf_c[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \genblk1[0].bf_c_reg[0][31]\(8),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(8),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(8)
    );
\genblk1[0].bf_c[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \genblk1[0].bf_c_reg[0][31]\(9),
      I2 => \genblk1[0].bf_c_reg[0][16]\,
      I3 => \genblk1[0].bf_c_reg[0][31]_0\(9),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_1\(9)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \^q\(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \^q\(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65 is
  port (
    \shift_array_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk1[0].bf_b_reg[0][24]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65 is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][10]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][15]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][16]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][18]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][19]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][20]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][21]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][22]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][24]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][25]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][26]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][27]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][28]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][29]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][30]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][31]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \genblk1[0].bf_b[0][9]_i_1\ : label is "soft_lutpair58";
begin
\genblk1[0].bf_b[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][0]\,
      I1 => Q(0),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(0)
    );
\genblk1[0].bf_b[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][10]\,
      I1 => Q(10),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(10)
    );
\genblk1[0].bf_b[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][11]\,
      I1 => Q(11),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(11)
    );
\genblk1[0].bf_b[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][12]\,
      I1 => Q(12),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(12)
    );
\genblk1[0].bf_b[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][13]\,
      I1 => Q(13),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(13)
    );
\genblk1[0].bf_b[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][14]\,
      I1 => Q(14),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(14)
    );
\genblk1[0].bf_b[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][15]\,
      I1 => Q(15),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(15)
    );
\genblk1[0].bf_b[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][16]\,
      I1 => Q(16),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(16)
    );
\genblk1[0].bf_b[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][17]\,
      I1 => Q(17),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(17)
    );
\genblk1[0].bf_b[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][18]\,
      I1 => Q(18),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(18)
    );
\genblk1[0].bf_b[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][19]\,
      I1 => Q(19),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(19)
    );
\genblk1[0].bf_b[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(1)
    );
\genblk1[0].bf_b[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][20]\,
      I1 => Q(20),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(20)
    );
\genblk1[0].bf_b[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][21]\,
      I1 => Q(21),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(21)
    );
\genblk1[0].bf_b[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][22]\,
      I1 => Q(22),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(22)
    );
\genblk1[0].bf_b[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][23]\,
      I1 => Q(23),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(23)
    );
\genblk1[0].bf_b[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][24]\,
      I1 => Q(24),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(24)
    );
\genblk1[0].bf_b[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][25]\,
      I1 => Q(25),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(25)
    );
\genblk1[0].bf_b[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][26]\,
      I1 => Q(26),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(26)
    );
\genblk1[0].bf_b[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][27]\,
      I1 => Q(27),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(27)
    );
\genblk1[0].bf_b[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][28]\,
      I1 => Q(28),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(28)
    );
\genblk1[0].bf_b[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][29]\,
      I1 => Q(29),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(29)
    );
\genblk1[0].bf_b[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][2]\,
      I1 => Q(2),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(2)
    );
\genblk1[0].bf_b[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][30]\,
      I1 => Q(30),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(30)
    );
\genblk1[0].bf_b[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][31]\,
      I1 => Q(31),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(31)
    );
\genblk1[0].bf_b[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][3]\,
      I1 => Q(3),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(3)
    );
\genblk1[0].bf_b[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][4]\,
      I1 => Q(4),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(4)
    );
\genblk1[0].bf_b[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][5]\,
      I1 => Q(5),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(5)
    );
\genblk1[0].bf_b[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][6]\,
      I1 => Q(6),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(6)
    );
\genblk1[0].bf_b[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][7]\,
      I1 => Q(7),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(7)
    );
\genblk1[0].bf_b[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][8]\,
      I1 => Q(8),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(8)
    );
\genblk1[0].bf_b[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][9]\,
      I1 => Q(9),
      I2 => \genblk1[0].bf_b_reg[0][24]\,
      O => \shift_array_reg[0][31]_0\(9)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \shift_array_reg_n_0_[0][10]\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \shift_array_reg_n_0_[0][11]\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \shift_array_reg_n_0_[0][12]\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \shift_array_reg_n_0_[0][13]\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \shift_array_reg_n_0_[0][14]\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \shift_array_reg_n_0_[0][15]\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \shift_array_reg_n_0_[0][20]\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \shift_array_reg_n_0_[0][21]\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \shift_array_reg_n_0_[0][22]\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \shift_array_reg_n_0_[0][23]\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \shift_array_reg_n_0_[0][24]\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \shift_array_reg_n_0_[0][25]\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \shift_array_reg_n_0_[0][26]\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \shift_array_reg_n_0_[0][27]\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \shift_array_reg_n_0_[0][28]\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \shift_array_reg_n_0_[0][29]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \shift_array_reg_n_0_[0][30]\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \shift_array_reg_n_0_[0][31]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \shift_array_reg_n_0_[0][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \genblk1[1].bf_c_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DELAY_BLOCK[1].shift_array_reg[2]_0\ : in STD_LOGIC;
    \genblk1[1].bf_c_reg[1][16]\ : in STD_LOGIC;
    \genblk1[1].bf_c_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mult_opcode : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][14]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][15]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][16]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][20]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][21]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][22]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][24]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][25]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][26]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][27]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][28]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][29]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][30]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][31]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \genblk1[1].bf_a[1][9]_i_1\ : label is "soft_lutpair74";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\genblk1[1].bf_a[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \genblk1[1].bf_c_reg[1][31]\(0),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(0)
    );
\genblk1[1].bf_a[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \genblk1[1].bf_c_reg[1][31]\(10),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(10)
    );
\genblk1[1].bf_a[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \genblk1[1].bf_c_reg[1][31]\(11),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(11)
    );
\genblk1[1].bf_a[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \genblk1[1].bf_c_reg[1][31]\(12),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(12)
    );
\genblk1[1].bf_a[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \genblk1[1].bf_c_reg[1][31]\(13),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(13)
    );
\genblk1[1].bf_a[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \genblk1[1].bf_c_reg[1][31]\(14),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(14)
    );
\genblk1[1].bf_a[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \genblk1[1].bf_c_reg[1][31]\(15),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(15)
    );
\genblk1[1].bf_a[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \genblk1[1].bf_c_reg[1][31]\(16),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(16)
    );
\genblk1[1].bf_a[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \genblk1[1].bf_c_reg[1][31]\(17),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(17)
    );
\genblk1[1].bf_a[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \genblk1[1].bf_c_reg[1][31]\(18),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(18)
    );
\genblk1[1].bf_a[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \genblk1[1].bf_c_reg[1][31]\(19),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(19)
    );
\genblk1[1].bf_a[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \genblk1[1].bf_c_reg[1][31]\(1),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(1)
    );
\genblk1[1].bf_a[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \genblk1[1].bf_c_reg[1][31]\(20),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(20)
    );
\genblk1[1].bf_a[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \genblk1[1].bf_c_reg[1][31]\(21),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(21)
    );
\genblk1[1].bf_a[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \genblk1[1].bf_c_reg[1][31]\(22),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(22)
    );
\genblk1[1].bf_a[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \genblk1[1].bf_c_reg[1][31]\(23),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(23)
    );
\genblk1[1].bf_a[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \genblk1[1].bf_c_reg[1][31]\(24),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(24)
    );
\genblk1[1].bf_a[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \genblk1[1].bf_c_reg[1][31]\(25),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(25)
    );
\genblk1[1].bf_a[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \genblk1[1].bf_c_reg[1][31]\(26),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(26)
    );
\genblk1[1].bf_a[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \genblk1[1].bf_c_reg[1][31]\(27),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(27)
    );
\genblk1[1].bf_a[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \genblk1[1].bf_c_reg[1][31]\(28),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(28)
    );
\genblk1[1].bf_a[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \genblk1[1].bf_c_reg[1][31]\(29),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(29)
    );
\genblk1[1].bf_a[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \genblk1[1].bf_c_reg[1][31]\(2),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(2)
    );
\genblk1[1].bf_a[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \genblk1[1].bf_c_reg[1][31]\(30),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(30)
    );
\genblk1[1].bf_a[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(31),
      I1 => \genblk1[1].bf_c_reg[1][31]\(31),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(31)
    );
\genblk1[1].bf_a[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \genblk1[1].bf_c_reg[1][31]\(3),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(3)
    );
\genblk1[1].bf_a[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \genblk1[1].bf_c_reg[1][31]\(4),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(4)
    );
\genblk1[1].bf_a[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \genblk1[1].bf_c_reg[1][31]\(5),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(5)
    );
\genblk1[1].bf_a[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \genblk1[1].bf_c_reg[1][31]\(6),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(6)
    );
\genblk1[1].bf_a[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \genblk1[1].bf_c_reg[1][31]\(7),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(7)
    );
\genblk1[1].bf_a[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \genblk1[1].bf_c_reg[1][31]\(8),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(8)
    );
\genblk1[1].bf_a[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \genblk1[1].bf_c_reg[1][31]\(9),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      O => D(9)
    );
\genblk1[1].bf_c[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \genblk1[1].bf_c_reg[1][31]\(0),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(0),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(0)
    );
\genblk1[1].bf_c[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \genblk1[1].bf_c_reg[1][31]\(10),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(10),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(10)
    );
\genblk1[1].bf_c[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \genblk1[1].bf_c_reg[1][31]\(11),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(11),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(11)
    );
\genblk1[1].bf_c[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \genblk1[1].bf_c_reg[1][31]\(12),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(12),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(12)
    );
\genblk1[1].bf_c[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \genblk1[1].bf_c_reg[1][31]\(13),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(13),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(13)
    );
\genblk1[1].bf_c[1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \genblk1[1].bf_c_reg[1][31]\(14),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(14),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(14)
    );
\genblk1[1].bf_c[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \genblk1[1].bf_c_reg[1][31]\(15),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(15),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(15)
    );
\genblk1[1].bf_c[1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \genblk1[1].bf_c_reg[1][31]\(16),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(16),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(16)
    );
\genblk1[1].bf_c[1][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \genblk1[1].bf_c_reg[1][31]\(17),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(17),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(17)
    );
\genblk1[1].bf_c[1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \genblk1[1].bf_c_reg[1][31]\(18),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(18),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(18)
    );
\genblk1[1].bf_c[1][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \genblk1[1].bf_c_reg[1][31]\(19),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(19),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(19)
    );
\genblk1[1].bf_c[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \genblk1[1].bf_c_reg[1][31]\(1),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(1),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(1)
    );
\genblk1[1].bf_c[1][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \genblk1[1].bf_c_reg[1][31]\(20),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(20),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(20)
    );
\genblk1[1].bf_c[1][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \genblk1[1].bf_c_reg[1][31]\(21),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(21),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(21)
    );
\genblk1[1].bf_c[1][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \genblk1[1].bf_c_reg[1][31]\(22),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(22),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(22)
    );
\genblk1[1].bf_c[1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \genblk1[1].bf_c_reg[1][31]\(23),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(23),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(23)
    );
\genblk1[1].bf_c[1][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \genblk1[1].bf_c_reg[1][31]\(24),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(24),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(24)
    );
\genblk1[1].bf_c[1][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \genblk1[1].bf_c_reg[1][31]\(25),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(25),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(25)
    );
\genblk1[1].bf_c[1][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \genblk1[1].bf_c_reg[1][31]\(26),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(26),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(26)
    );
\genblk1[1].bf_c[1][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \genblk1[1].bf_c_reg[1][31]\(27),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(27),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(27)
    );
\genblk1[1].bf_c[1][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \genblk1[1].bf_c_reg[1][31]\(28),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(28),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(28)
    );
\genblk1[1].bf_c[1][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \genblk1[1].bf_c_reg[1][31]\(29),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(29),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(29)
    );
\genblk1[1].bf_c[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \genblk1[1].bf_c_reg[1][31]\(2),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(2),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(2)
    );
\genblk1[1].bf_c[1][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \genblk1[1].bf_c_reg[1][31]\(30),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(30),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(30)
    );
\genblk1[1].bf_c[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \genblk1[1].bf_c_reg[1][31]\(31),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(31),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(31)
    );
\genblk1[1].bf_c[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \genblk1[1].bf_c_reg[1][31]\(3),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(3),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(3)
    );
\genblk1[1].bf_c[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \genblk1[1].bf_c_reg[1][31]\(4),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(4),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(4)
    );
\genblk1[1].bf_c[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \genblk1[1].bf_c_reg[1][31]\(5),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(5),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(5)
    );
\genblk1[1].bf_c[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \genblk1[1].bf_c_reg[1][31]\(6),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(6),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(6)
    );
\genblk1[1].bf_c[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \genblk1[1].bf_c_reg[1][31]\(7),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(7),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(7)
    );
\genblk1[1].bf_c[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \genblk1[1].bf_c_reg[1][31]\(8),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(8),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(8)
    );
\genblk1[1].bf_c[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \genblk1[1].bf_c_reg[1][31]\(9),
      I2 => \genblk1[1].bf_c_reg[1][16]\,
      I3 => \genblk1[1].bf_c_reg[1][31]_0\(9),
      I4 => mult_opcode,
      O => \shift_array_reg[0][31]_0\(9)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(0),
      Q => \^q\(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(10),
      Q => \^q\(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(11),
      Q => \^q\(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(12),
      Q => \^q\(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(13),
      Q => \^q\(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(14),
      Q => \^q\(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(15),
      Q => \^q\(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(16),
      Q => \^q\(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(17),
      Q => \^q\(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(18),
      Q => \^q\(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(19),
      Q => \^q\(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(1),
      Q => \^q\(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(20),
      Q => \^q\(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(21),
      Q => \^q\(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(22),
      Q => \^q\(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(23),
      Q => \^q\(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(24),
      Q => \^q\(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(25),
      Q => \^q\(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(26),
      Q => \^q\(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(27),
      Q => \^q\(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(28),
      Q => \^q\(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(29),
      Q => \^q\(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(2),
      Q => \^q\(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(30),
      Q => \^q\(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(31),
      Q => \^q\(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(3),
      Q => \^q\(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(4),
      Q => \^q\(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(5),
      Q => \^q\(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(6),
      Q => \^q\(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(7),
      Q => \^q\(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(8),
      Q => \^q\(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69 is
  port (
    \shift_array_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk1[1].bf_b_reg[1][24]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69 is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][13]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][15]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][16]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][17]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][19]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][20]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][21]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][22]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][23]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][24]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][25]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][26]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][27]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][28]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][29]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][31]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \genblk1[1].bf_b[1][9]_i_1\ : label is "soft_lutpair90";
begin
\genblk1[1].bf_b[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][0]\,
      I1 => Q(0),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(0)
    );
\genblk1[1].bf_b[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][10]\,
      I1 => Q(10),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(10)
    );
\genblk1[1].bf_b[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][11]\,
      I1 => Q(11),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(11)
    );
\genblk1[1].bf_b[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][12]\,
      I1 => Q(12),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(12)
    );
\genblk1[1].bf_b[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][13]\,
      I1 => Q(13),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(13)
    );
\genblk1[1].bf_b[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][14]\,
      I1 => Q(14),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(14)
    );
\genblk1[1].bf_b[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][15]\,
      I1 => Q(15),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(15)
    );
\genblk1[1].bf_b[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][16]\,
      I1 => Q(16),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(16)
    );
\genblk1[1].bf_b[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][17]\,
      I1 => Q(17),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(17)
    );
\genblk1[1].bf_b[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][18]\,
      I1 => Q(18),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(18)
    );
\genblk1[1].bf_b[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][19]\,
      I1 => Q(19),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(19)
    );
\genblk1[1].bf_b[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(1)
    );
\genblk1[1].bf_b[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][20]\,
      I1 => Q(20),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(20)
    );
\genblk1[1].bf_b[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][21]\,
      I1 => Q(21),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(21)
    );
\genblk1[1].bf_b[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][22]\,
      I1 => Q(22),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(22)
    );
\genblk1[1].bf_b[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][23]\,
      I1 => Q(23),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(23)
    );
\genblk1[1].bf_b[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][24]\,
      I1 => Q(24),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(24)
    );
\genblk1[1].bf_b[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][25]\,
      I1 => Q(25),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(25)
    );
\genblk1[1].bf_b[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][26]\,
      I1 => Q(26),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(26)
    );
\genblk1[1].bf_b[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][27]\,
      I1 => Q(27),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(27)
    );
\genblk1[1].bf_b[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][28]\,
      I1 => Q(28),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(28)
    );
\genblk1[1].bf_b[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][29]\,
      I1 => Q(29),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(29)
    );
\genblk1[1].bf_b[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][2]\,
      I1 => Q(2),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(2)
    );
\genblk1[1].bf_b[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][30]\,
      I1 => Q(30),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(30)
    );
\genblk1[1].bf_b[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][31]\,
      I1 => Q(31),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(31)
    );
\genblk1[1].bf_b[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][3]\,
      I1 => Q(3),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(3)
    );
\genblk1[1].bf_b[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][4]\,
      I1 => Q(4),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(4)
    );
\genblk1[1].bf_b[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][5]\,
      I1 => Q(5),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(5)
    );
\genblk1[1].bf_b[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][6]\,
      I1 => Q(6),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(6)
    );
\genblk1[1].bf_b[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][7]\,
      I1 => Q(7),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(7)
    );
\genblk1[1].bf_b[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][8]\,
      I1 => Q(8),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(8)
    );
\genblk1[1].bf_b[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][9]\,
      I1 => Q(9),
      I2 => \genblk1[1].bf_b_reg[1][24]\,
      O => \shift_array_reg[0][31]_0\(9)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \shift_array_reg_n_0_[0][10]\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \shift_array_reg_n_0_[0][11]\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \shift_array_reg_n_0_[0][12]\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \shift_array_reg_n_0_[0][13]\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \shift_array_reg_n_0_[0][14]\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \shift_array_reg_n_0_[0][15]\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \shift_array_reg_n_0_[0][20]\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \shift_array_reg_n_0_[0][21]\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \shift_array_reg_n_0_[0][22]\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \shift_array_reg_n_0_[0][23]\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \shift_array_reg_n_0_[0][24]\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \shift_array_reg_n_0_[0][25]\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \shift_array_reg_n_0_[0][26]\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \shift_array_reg_n_0_[0][27]\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \shift_array_reg_n_0_[0][28]\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \shift_array_reg_n_0_[0][29]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \shift_array_reg_n_0_[0][30]\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \shift_array_reg_n_0_[0][31]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \shift_array_reg_n_0_[0][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79 : entity is "shiftreg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79 is
begin
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => Q(0),
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => Q(10),
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => Q(11),
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => Q(12),
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => Q(13),
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => Q(14),
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => Q(15),
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => Q(16),
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => Q(17),
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => Q(18),
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => Q(19),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => Q(1),
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => Q(20),
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => Q(21),
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => Q(22),
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => Q(23),
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => Q(24),
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => Q(25),
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => Q(26),
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => Q(27),
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => Q(28),
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => Q(29),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => Q(2),
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => Q(30),
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => Q(31),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => Q(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => Q(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => Q(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => Q(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => Q(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => Q(8),
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0\ is
  port (
    \DELAY_BLOCK[0].shift_array_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    control_low_word : in STD_LOGIC_VECTOR ( 0 to 0 );
    grant_ext : in STD_LOGIC;
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0\ is
  signal core_rwaddr : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]\,
      R => '0'
    );
\shift_array[0][0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(0),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(0),
      O => core_rwaddr(7)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(7),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2\ is
  port (
    forward_internal : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2\ is
  signal \shift_array_reg[0]_77\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0]_77\,
      Q => forward_internal,
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \shift_array_reg[0]_77\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_array_reg[0][0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20\ is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => E(0),
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][0]_0\,
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \shift_array_reg[0][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22\ is
  signal is_omega_c_addr : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => E(0),
      R => '0'
    );
\shift_array[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \shift_array_reg[0][0]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => is_omega_c_addr
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_omega_c_addr,
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \shift_array_reg[0][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25\ is
  signal is_omega_c_addr : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => E(0),
      R => '0'
    );
\shift_array[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \shift_array_reg[0][0]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => is_omega_c_addr
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_omega_c_addr,
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1\ is
  port (
    \DELAY_BLOCK[1].shift_array_reg[2]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    control_low_word : in STD_LOGIC_VECTOR ( 0 to 0 );
    grant_ext : in STD_LOGIC;
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\ : STD_LOGIC;
  signal core_rwaddr : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/raddr_high_shift/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/raddr_high_shift/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => core_rwaddr(8),
      Q => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(0),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(0),
      O => core_rwaddr(8)
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => \DELAY_BLOCK[1].shift_array_reg[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10\ is
  port (
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][30]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][29]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][28]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][27]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][26]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][25]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][24]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][23]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][22]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][21]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][20]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][19]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][18]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][17]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][16]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][15]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][14]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][13]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][12]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][11]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][10]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][9]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][8]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][7]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][6]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][5]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][4]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][3]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][2]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][1]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][0]_0\ : in STD_LOGIC;
    \madd_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10\ is
  signal \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0\ : STD_LOGIC;
  signal \^delay_block[12].shift_array_reg[13][11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][31]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \madd_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_madd_reg_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_madd_reg_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 ";
begin
  \DELAY_BLOCK[12].shift_array_reg[13][11]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][11]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][15]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][15]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][19]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][19]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][23]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][23]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][27]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][27]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][31]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][7]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][7]_0\(3 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][0]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][10]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][11]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][12]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][13]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][14]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][15]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][16]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][17]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][18]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][19]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][1]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][20]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][21]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][22]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][23]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][24]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][25]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][26]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][27]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][28]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][29]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][2]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][30]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][31]_2\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][3]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][4]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][5]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][6]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][7]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][8]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][9]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0\
    );
\DELAY_BLOCK[12].shift_array_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0\,
      Q => \^di\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0\,
      Q => \^di\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0\,
      Q => \^di\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0\,
      Q => \^di\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(1),
      R => '0'
    );
\madd_reg_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[7]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[11]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[11]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[11]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][11]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(11 downto 8),
      S(3 downto 0) => \madd_reg_reg[11]\(3 downto 0)
    );
\madd_reg_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[11]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[15]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[15]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[15]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][15]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(15 downto 12),
      S(3 downto 0) => \madd_reg_reg[15]\(3 downto 0)
    );
\madd_reg_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[15]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[19]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[19]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[19]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][19]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(19 downto 16),
      S(3 downto 0) => \madd_reg_reg[19]\(3 downto 0)
    );
\madd_reg_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[19]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[23]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[23]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[23]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][23]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(23 downto 20),
      S(3 downto 0) => \madd_reg_reg[23]\(3 downto 0)
    );
\madd_reg_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[23]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[27]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[27]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[27]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][27]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(27 downto 24),
      S(3 downto 0) => \madd_reg_reg[27]\(3 downto 0)
    );
\madd_reg_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[27]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[31]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[31]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[31]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][31]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(31 downto 28),
      S(3 downto 0) => \madd_reg_reg[31]\(3 downto 0)
    );
\madd_reg_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[31]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_madd_reg_reg[32]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(32),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_madd_reg_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\madd_reg_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \madd_reg_reg[3]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[3]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[3]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(3 downto 0),
      S(3 downto 0) => \madd_reg_reg[3]\(3 downto 0)
    );
\madd_reg_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[3]_i_1__0_n_0\,
      CO(3) => \madd_reg_reg[7]_i_1__0_n_0\,
      CO(2) => \madd_reg_reg[7]_i_1__0_n_1\,
      CO(1) => \madd_reg_reg[7]_i_1__0_n_2\,
      CO(0) => \madd_reg_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][7]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(7 downto 4),
      S(3 downto 0) => \madd_reg_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47\ is
  port (
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][30]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][29]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][28]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][27]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][26]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][25]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][24]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][23]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][22]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][21]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][20]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][19]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][18]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][17]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][16]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][15]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][14]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][13]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][12]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][11]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][10]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][9]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][8]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][7]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][6]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][5]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][4]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][3]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][2]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][1]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][0]_0\ : in STD_LOGIC;
    \madd_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47\ is
  signal \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0\ : STD_LOGIC;
  signal \^delay_block[12].shift_array_reg[13][11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][23]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][31]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \madd_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \madd_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_madd_reg_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_madd_reg_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 ";
  attribute srl_bus_name of \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] ";
  attribute srl_name of \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 ";
begin
  \DELAY_BLOCK[12].shift_array_reg[13][11]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][11]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][15]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][15]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][19]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][19]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][23]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][23]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][27]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][27]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][31]_0\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][7]_0\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][7]_0\(3 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][0]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][10]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][11]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][12]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][13]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][14]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][15]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][16]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][17]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][18]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][19]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][1]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][20]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][21]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][22]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][23]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][24]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][25]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][26]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][27]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][28]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][29]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][2]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][30]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][31]_2\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][3]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][4]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][5]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][6]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][7]_1\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][8]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0\
    );
\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[12].shift_array_reg[13][9]_0\,
      Q => \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0\
    );
\DELAY_BLOCK[12].shift_array_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0\,
      Q => \^di\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][15]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][19]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0\,
      Q => \^di\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][23]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][27]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0\,
      Q => \^di\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][31]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0\,
      Q => \^di\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(1),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(2),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][7]_0\(3),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(0),
      R => '0'
    );
\DELAY_BLOCK[12].shift_array_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0\,
      Q => \^delay_block[12].shift_array_reg[13][11]_0\(1),
      R => '0'
    );
\madd_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[7]_i_1_n_0\,
      CO(3) => \madd_reg_reg[11]_i_1_n_0\,
      CO(2) => \madd_reg_reg[11]_i_1_n_1\,
      CO(1) => \madd_reg_reg[11]_i_1_n_2\,
      CO(0) => \madd_reg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][11]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(11 downto 8),
      S(3 downto 0) => \madd_reg_reg[11]\(3 downto 0)
    );
\madd_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[11]_i_1_n_0\,
      CO(3) => \madd_reg_reg[15]_i_1_n_0\,
      CO(2) => \madd_reg_reg[15]_i_1_n_1\,
      CO(1) => \madd_reg_reg[15]_i_1_n_2\,
      CO(0) => \madd_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][15]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(15 downto 12),
      S(3 downto 0) => \madd_reg_reg[15]\(3 downto 0)
    );
\madd_reg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[15]_i_1_n_0\,
      CO(3) => \madd_reg_reg[19]_i_1_n_0\,
      CO(2) => \madd_reg_reg[19]_i_1_n_1\,
      CO(1) => \madd_reg_reg[19]_i_1_n_2\,
      CO(0) => \madd_reg_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][19]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(19 downto 16),
      S(3 downto 0) => \madd_reg_reg[19]\(3 downto 0)
    );
\madd_reg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[19]_i_1_n_0\,
      CO(3) => \madd_reg_reg[23]_i_1_n_0\,
      CO(2) => \madd_reg_reg[23]_i_1_n_1\,
      CO(1) => \madd_reg_reg[23]_i_1_n_2\,
      CO(0) => \madd_reg_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][23]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(23 downto 20),
      S(3 downto 0) => \madd_reg_reg[23]\(3 downto 0)
    );
\madd_reg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[23]_i_1_n_0\,
      CO(3) => \madd_reg_reg[27]_i_1_n_0\,
      CO(2) => \madd_reg_reg[27]_i_1_n_1\,
      CO(1) => \madd_reg_reg[27]_i_1_n_2\,
      CO(0) => \madd_reg_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][27]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(27 downto 24),
      S(3 downto 0) => \madd_reg_reg[27]\(3 downto 0)
    );
\madd_reg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[27]_i_1_n_0\,
      CO(3) => \madd_reg_reg[31]_i_1_n_0\,
      CO(2) => \madd_reg_reg[31]_i_1_n_1\,
      CO(1) => \madd_reg_reg[31]_i_1_n_2\,
      CO(0) => \madd_reg_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][31]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(31 downto 28),
      S(3 downto 0) => \madd_reg_reg[31]\(3 downto 0)
    );
\madd_reg_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[31]_i_1_n_0\,
      CO(3 downto 1) => \NLW_madd_reg_reg[32]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(32),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_madd_reg_reg[32]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\madd_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \madd_reg_reg[3]_i_1_n_0\,
      CO(2) => \madd_reg_reg[3]_i_1_n_1\,
      CO(1) => \madd_reg_reg[3]_i_1_n_2\,
      CO(0) => \madd_reg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(3 downto 0),
      S(3 downto 0) => \madd_reg_reg[3]\(3 downto 0)
    );
\madd_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \madd_reg_reg[3]_i_1_n_0\,
      CO(3) => \madd_reg_reg[7]_i_1_n_0\,
      CO(2) => \madd_reg_reg[7]_i_1_n_1\,
      CO(1) => \madd_reg_reg[7]_i_1_n_2\,
      CO(0) => \madd_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^delay_block[12].shift_array_reg[13][7]_0\(3 downto 0),
      O(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(7 downto 4),
      S(3 downto 0) => \madd_reg_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13\ is
  port (
    \DELAY_BLOCK[0].shift_array_reg[1][5]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1]_41\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_41\(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][2]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_41\(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][3]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_41\(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][4]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_41\(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][5]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_41\(5),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\tw_out_internal_DP[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111111"
    )
        port map (
      I0 => \DELAY_BLOCK[0].shift_array_reg[1]_41\(5),
      I1 => \DELAY_BLOCK[0].shift_array_reg[1]_41\(4),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]_41\(2),
      I3 => \DELAY_BLOCK[0].shift_array_reg[1]_41\(3),
      I4 => \DELAY_BLOCK[0].shift_array_reg[1]_41\(1),
      O => \DELAY_BLOCK[0].shift_array_reg[1][5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24\ is
  port (
    \DELAY_BLOCK[0].shift_array_reg[1][5]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1]_35\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_35\(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][2]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_35\(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][3]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_35\(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][4]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_35\(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][5]\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1]_35\(5),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\tw_out_internal_DP[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111111"
    )
        port map (
      I0 => \DELAY_BLOCK[0].shift_array_reg[1]_35\(5),
      I1 => \DELAY_BLOCK[0].shift_array_reg[1]_35\(4),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]_35\(2),
      I3 => \DELAY_BLOCK[0].shift_array_reg[1]_35\(3),
      I4 => \DELAY_BLOCK[0].shift_array_reg[1]_35\(1),
      O => \DELAY_BLOCK[0].shift_array_reg[1][5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82\ is
  port (
    clk_0 : out STD_LOGIC;
    clk_1 : out STD_LOGIC;
    clk_2 : out STD_LOGIC;
    clk_3 : out STD_LOGIC;
    clk_4 : out STD_LOGIC;
    clk_5 : out STD_LOGIC;
    \waddr_internal_DP_reg[5]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \waddr_internal_DP_reg[4]\ : in STD_LOGIC;
    \waddr_internal_DP_reg[3]\ : in STD_LOGIC;
    \waddr_internal_DP_reg[2]\ : in STD_LOGIC;
    \waddr_internal_DP_reg[1]\ : in STD_LOGIC;
    \waddr_internal_DP_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][1]_srl2 ";
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][2]_srl2 ";
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][3]_srl2 ";
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][4]_srl2 ";
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][5]_srl2 ";
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \waddr_internal_DP_reg[0]\,
      Q => clk_5
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \waddr_internal_DP_reg[1]\,
      Q => clk_4
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \waddr_internal_DP_reg[2]\,
      Q => clk_3
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \waddr_internal_DP_reg[3]\,
      Q => clk_2
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \waddr_internal_DP_reg[4]\,
      Q => clk_1
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \waddr_internal_DP_reg[5]\,
      Q => clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DELAY_BLOCK[17].shift_array_reg[18][8]_0\ : out STD_LOGIC;
    ntt_opcode_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DELAY_BLOCK[17].shift_array_reg[18][0]_0\ : out STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][1]_0\ : out STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][2]_0\ : out STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][3]_0\ : out STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][4]_0\ : out STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][5]_0\ : out STD_LOGIC;
    rd_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][5]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][4]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][3]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][2]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][1]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][0]_1\ : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    waddr_polyArith : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14\ is
  signal \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[17].shift_array_reg_n_0_[18][0]\ : STD_LOGIC;
  signal \DELAY_BLOCK[17].shift_array_reg_n_0_[18][1]\ : STD_LOGIC;
  signal \DELAY_BLOCK[17].shift_array_reg_n_0_[18][2]\ : STD_LOGIC;
  signal \DELAY_BLOCK[17].shift_array_reg_n_0_[18][3]\ : STD_LOGIC;
  signal \DELAY_BLOCK[17].shift_array_reg_n_0_[18][4]\ : STD_LOGIC;
  signal \DELAY_BLOCK[17].shift_array_reg_n_0_[18][5]\ : STD_LOGIC;
  signal dest_rom_gap_delayed : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ident_store_delayed : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2_i_1\ : label is "soft_lutpair4";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][1]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][2]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][3]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][4]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][5]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][6]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][7]_srl18 ";
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][8]_srl18 ";
  attribute SOFT_HLUTNM of \genblk1[0].dest_rom_gap_1DP[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \genblk1[0].dest_rom_gap_1DP[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \genblk1[1].op_addr_sel_1DP_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \shift_array[0][1]_i_1__3\ : label is "soft_lutpair2";
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][0]\,
      I1 => waddr_polyArith(0),
      I2 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][0]_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][1]\,
      I1 => waddr_polyArith(1),
      I2 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][1]_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][2]\,
      I1 => waddr_polyArith(2),
      I2 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][2]_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][3]\,
      I1 => waddr_polyArith(3),
      I2 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][3]_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][4]\,
      I1 => waddr_polyArith(4),
      I2 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][4]_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][5]\,
      I1 => waddr_polyArith(5),
      I2 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][5]_0\
    );
\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][0]_1\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][1]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][1]_1\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][2]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][2]_1\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][3]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][3]_1\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][4]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][4]_1\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][5]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][5]_1\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][6]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => rd_addr(0),
      Q => \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][7]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => rd_addr(1),
      Q => \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[16].shift_array_reg[17][8]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => rd_addr(2),
      Q => \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[17].shift_array_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0\,
      Q => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][0]\,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0\,
      Q => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][1]\,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0\,
      Q => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][2]\,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0\,
      Q => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][3]\,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0\,
      Q => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][4]\,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0\,
      Q => \DELAY_BLOCK[17].shift_array_reg_n_0_[18][5]\,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0\,
      Q => ident_store_delayed,
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0\,
      Q => dest_rom_gap_delayed(0),
      R => '0'
    );
\DELAY_BLOCK[17].shift_array_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_n_0\,
      Q => dest_rom_gap_delayed(1),
      R => '0'
    );
\genblk1[0].dest_rom_gap_1DP[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dest_rom_gap_delayed(0),
      I1 => ntt_opcode,
      O => D(0)
    );
\genblk1[0].dest_rom_gap_1DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ntt_opcode,
      I1 => dest_rom_gap_delayed(1),
      O => D(1)
    );
\genblk1[1].op_addr_sel_1DP_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dest_rom_gap_delayed(1),
      I1 => ntt_opcode,
      O => \DELAY_BLOCK[17].shift_array_reg[18][8]_0\
    );
\shift_array[0][1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ntt_opcode,
      I1 => ident_store_delayed,
      O => ntt_opcode_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DELAY_BLOCK[17].shift_array_reg[18][0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    valid_PolyArith : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15\ is
  signal \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0\ : STD_LOGIC;
  signal valid_delayed : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/valid_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18\ : label is "\inst/CORE/open_ntt/ntt_core/valid_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 ";
begin
\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[17].shift_array_reg[18][0]_0\,
      Q => \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0\,
      Q31 => \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[17].shift_array_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0\,
      Q => valid_delayed,
      R => '0'
    );
\shift_array[0][0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => valid_delayed,
      I1 => valid_PolyArith,
      I2 => ntt_opcode,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16\ is
  port (
    \nextstate1__6\ : out STD_LOGIC;
    done_DP_reg : out STD_LOGIC;
    done_internal : in STD_LOGIC;
    clk : in STD_LOGIC;
    \last_instruction__3\ : in STD_LOGIC;
    done_polyArith : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    done_DP : in STD_LOGIC;
    done_DP_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16\ is
  signal \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0\ : STD_LOGIC;
  signal done_tmp : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22\ : label is "\inst/CORE/open_ntt/ntt_core/done_delay1/DELAY_BLOCK[20].shift_array_reg[21] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22\ : label is "\inst/CORE/open_ntt/ntt_core/done_delay1/DELAY_BLOCK[20].shift_array_reg[21][0]_srl22 ";
begin
\DELAY_BLOCK[20].shift_array_reg[21][0]_srl22\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10101",
      CE => '1',
      CLK => clk,
      D => done_internal,
      Q => \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0\,
      Q31 => \NLW_DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[21].shift_array_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0\,
      Q => done_tmp,
      R => '0'
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFA"
    )
        port map (
      I0 => \last_instruction__3\,
      I1 => done_tmp,
      I2 => done_polyArith,
      I3 => ntt_opcode,
      I4 => \FSM_sequential_state_reg[1]\,
      O => \nextstate1__6\
    );
done_DP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFA0000"
    )
        port map (
      I0 => done_DP,
      I1 => done_tmp,
      I2 => done_polyArith,
      I3 => ntt_opcode,
      I4 => done_DP_reg_0,
      O => done_DP_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19\ is
  port (
    update_mult_adv : out STD_LOGIC;
    \DELAY_BLOCK[1].shift_array_reg[2][0]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    stage_done_initial : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \DELAY_BLOCK[1].shift_array_reg[2][0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\ : STD_LOGIC;
  signal \^update_mult_adv\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1\ : label is "soft_lutpair316";
begin
  update_mult_adv <= \^update_mult_adv\;
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \^update_mult_adv\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000455554145"
    )
        port map (
      I0 => stage_done_initial,
      I1 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2_n_0\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(5),
      I5 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2_n_0\,
      O => \^update_mult_adv\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44144FF4"
    )
        port map (
      I0 => \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(4),
      I1 => Q(4),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1_n_0\,
      I3 => Q(3),
      I4 => \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(3),
      I5 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0_n_0\,
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22221F2F22FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(2),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(0),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0_n_0\
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21\ is
  port (
    update_mult_adv_0 : out STD_LOGIC;
    update_mult : out STD_LOGIC;
    \i_i_reg[5]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \shift_array_reg[0][0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\ : STD_LOGIC;
  signal \^i_i_reg[5]\ : STD_LOGIC;
  signal \^update_mult_adv_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0\ : label is "soft_lutpair309";
begin
  \i_i_reg[5]\ <= \^i_i_reg[5]\;
  update_mult_adv_0 <= \^update_mult_adv_0\;
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \^update_mult_adv_0\,
      Q => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000455554145"
    )
        port map (
      I0 => \^i_i_reg[5]\,
      I1 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1_n_0\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \shift_array_reg[0][0]\(5),
      I5 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1_n_0\,
      O => \^update_mult_adv_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44144FF4"
    )
        port map (
      I0 => \shift_array_reg[0][0]\(4),
      I1 => Q(4),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0_n_0\,
      I3 => Q(3),
      I4 => \shift_array_reg[0][0]\(3),
      I5 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5_n_0\,
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22221F2F22FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \shift_array_reg[0][0]\(2),
      I2 => \shift_array_reg[0][0]\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \shift_array_reg[0][0]\(0),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5_n_0\
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => update_mult,
      R => '0'
    );
\shift_array[0][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \shift_array_reg[0][0]\(5),
      I1 => \shift_array_reg[0][0]\(4),
      I2 => \shift_array_reg[0][0]\(1),
      I3 => \shift_array_reg[0][0]\(0),
      I4 => \shift_array_reg[0][0]\(3),
      I5 => \shift_array_reg[0][0]\(2),
      O => \^i_i_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23\ is
  port (
    \DELAY_BLOCK[1].shift_array_reg[2][0]_0\ : out STD_LOGIC;
    update_mult_adv : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => update_mult_adv,
      Q => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26\ is
  port (
    update_mult : out STD_LOGIC;
    update_mult_adv : out STD_LOGIC;
    \i_i_reg[5]\ : out STD_LOGIC;
    \tmp_i_reg[2]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \DELAY_BLOCK[1].shift_array_reg[2][0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tw_rom_addr[6]_i_3__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\ : STD_LOGIC;
  signal \^i_i_reg[5]\ : STD_LOGIC;
  signal \^tmp_i_reg[2]\ : STD_LOGIC;
  signal update_mult_adv_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
begin
  \i_i_reg[5]\ <= \^i_i_reg[5]\;
  \tmp_i_reg[2]\ <= \^tmp_i_reg[2]\;
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => update_mult_adv_0,
      Q => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000051"
    )
        port map (
      I0 => \^i_i_reg[5]\,
      I1 => Q(5),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(5),
      I3 => Q(6),
      I4 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0_n_0\,
      I5 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0_n_0\,
      O => update_mult_adv
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tmp_i_reg[2]\,
      O => update_mult_adv_0
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \^i_i_reg[5]\,
      I1 => \tw_rom_addr[6]_i_3__0\(2),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(2),
      I3 => \tw_rom_addr[6]_i_3__0\(6),
      I4 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0\,
      I5 => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0\,
      O => \^tmp_i_reg[2]\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(3),
      I1 => Q(3),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(0),
      I3 => Q(0),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(3),
      I1 => \tw_rom_addr[6]_i_3__0\(3),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(0),
      I3 => \tw_rom_addr[6]_i_3__0\(0),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(4),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(2),
      I4 => Q(1),
      I5 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(1),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0_n_0\
    );
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(1),
      I1 => \tw_rom_addr[6]_i_3__0\(1),
      I2 => \tw_rom_addr[6]_i_3__0\(4),
      I3 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(4),
      I4 => \tw_rom_addr[6]_i_3__0\(5),
      I5 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(5),
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0\
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => update_mult,
      R => '0'
    );
\shift_array[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(5),
      I1 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(4),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(1),
      I3 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(0),
      I4 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(3),
      I5 => \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(2),
      O => \^i_i_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72\ is
  port (
    \DELAY_BLOCK[1].shift_array_reg[2]_0\ : out STD_LOGIC;
    \DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0\ : out STD_LOGIC;
    \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0\ : out STD_LOGIC;
    swap : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72\ is
  signal \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_swap/DELAY_BLOCK[0].shift_array_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_swap/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \DELAY_BLOCK[1].shift_array_reg[2][0]\ : label is "DELAY_BLOCK[1].shift_array_reg[2][0]";
  attribute ORIG_CELL_NAME of \DELAY_BLOCK[1].shift_array_reg[2][0]_rep\ : label is "DELAY_BLOCK[1].shift_array_reg[2][0]";
  attribute ORIG_CELL_NAME of \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0\ : label is "DELAY_BLOCK[1].shift_array_reg[2][0]";
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => swap,
      Q => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      R => '0'
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => \DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0\,
      R => '0'
    );
\DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0\,
      Q => \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_array_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \shift_array_reg[0][8]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \shift_array_reg[0][5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr0__1_carry__0_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr0__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal ident_store_internal : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 7 );
  attribute HLUTNM : string;
  attribute HLUTNM of \addr0__1_carry__0_i_1\ : label is "lutpair0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shift_array[0][7]_i_1__4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shift_array[0][8]_i_1__3\ : label is "soft_lutpair25";
begin
  DI(0) <= \^di\(0);
\addr0__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => \addr0__1_carry__0_i_2_0\(0),
      I1 => Q(0),
      I2 => \shift_array_reg[0][5]_0\(0),
      I3 => \shift_array_reg[0][5]_0\(3),
      O => \^di\(0)
    );
\addr0__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => \shift_array_reg[0][5]_0\(2),
      I1 => \shift_array_reg[0][5]_0\(0),
      I2 => Q(1),
      I3 => \addr0__1_carry__0_i_2_0\(1),
      I4 => \addr0__1_carry__0_i_4_n_0\,
      O => S(1)
    );
\addr0__1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \shift_array_reg[0][5]_0\(0),
      I3 => \addr0__1_carry__0_i_2_0\(1),
      I4 => \shift_array_reg[0][5]_0\(2),
      O => S(0)
    );
\addr0__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \shift_array_reg[0][5]_0\(1),
      I1 => \addr0__1_carry__0_i_2_0\(2),
      I2 => \shift_array_reg[0][5]_0\(0),
      I3 => Q(2),
      O => \addr0__1_carry__0_i_4_n_0\
    );
\shift_array[0][6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_array_reg[0][8]_1\(1),
      I1 => \shift_array_reg[0][8]_1\(2),
      O => ident_store_internal
    );
\shift_array[0][7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(3),
      I1 => \shift_array_reg[0][8]_1\(1),
      I2 => \shift_array_reg[0][8]_1\(2),
      O => p_2_out(7)
    );
\shift_array[0][8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(3),
      I1 => \shift_array_reg[0][8]_1\(1),
      I2 => \shift_array_reg[0][8]_1\(0),
      I3 => \shift_array_reg[0][8]_1\(2),
      O => p_2_out(8)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \shift_array_reg[0][8]_0\(0),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \shift_array_reg[0][8]_0\(1),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \shift_array_reg[0][8]_0\(2),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \shift_array_reg[0][8]_0\(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \shift_array_reg[0][8]_0\(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \shift_array_reg[0][8]_0\(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ident_store_internal,
      Q => \shift_array_reg[0][8]_0\(6),
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(7),
      Q => \shift_array_reg[0][8]_0\(7),
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_2_out(8),
      Q => \shift_array_reg[0][8]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83\ is
  port (
    k_loop_done00_in : out STD_LOGIC;
    \shift_array_reg[0][0]_0\ : out STD_LOGIC;
    \shift_array_reg[0][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \shift_array_reg[0][1]_0\ : out STD_LOGIC;
    \shift_array_reg[0][2]_0\ : out STD_LOGIC;
    \shift_array_reg[0][3]_0\ : out STD_LOGIC;
    \shift_array_reg[0][4]_0\ : out STD_LOGIC;
    \shift_array_reg[0][5]_1\ : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_DP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shift_array_reg[0][0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_array_reg[0][6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DELAY_BLOCK[17].shift_array_reg[18][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    forward_internal : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83\ is
  signal \^k_loop_done00_in\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \shift_array[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \shift_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \shift_array[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \shift_array[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \shift_array[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \shift_array[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \shift_array[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \shift_array[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \shift_array[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \shift_array[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \shift_array[0][5]_i_5_n_0\ : STD_LOGIC;
  signal \^shift_array_reg[0][5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_m_1[7]_i_7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \shift_array[0][0]_i_1__6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \shift_array[0][1]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \shift_array[0][2]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \shift_array[0][3]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \shift_array[0][3]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \shift_array[0][5]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \shift_array[0][6]_i_1__4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \shift_array[0][7]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \shift_array[0][8]_i_1__4\ : label is "soft_lutpair6";
begin
  k_loop_done00_in <= \^k_loop_done00_in\;
  \shift_array_reg[0][5]_0\(5 downto 0) <= \^shift_array_reg[0][5]_0\(5 downto 0);
\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^shift_array_reg[0][5]_0\(0),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(0),
      I2 => forward_internal,
      O => \shift_array_reg[0][0]_0\
    );
\DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^shift_array_reg[0][5]_0\(1),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(1),
      I2 => forward_internal,
      O => \shift_array_reg[0][1]_0\
    );
\DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^shift_array_reg[0][5]_0\(2),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(2),
      I2 => forward_internal,
      O => \shift_array_reg[0][2]_0\
    );
\DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^shift_array_reg[0][5]_0\(3),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(3),
      I2 => forward_internal,
      O => \shift_array_reg[0][3]_0\
    );
\DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^shift_array_reg[0][5]_0\(4),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(4),
      I2 => forward_internal,
      O => \shift_array_reg[0][4]_0\
    );
\DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^shift_array_reg[0][5]_0\(5),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(5),
      I2 => forward_internal,
      O => \shift_array_reg[0][5]_1\
    );
\DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][6]\,
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(6),
      I2 => forward_internal,
      O => rd_addr(0)
    );
\DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][7]\,
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(7),
      I2 => forward_internal,
      O => rd_addr(1)
    );
\DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg_n_0_[0][8]\,
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][8]\(8),
      I2 => forward_internal,
      O => rd_addr(2)
    );
\m_m_1[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \shift_array_reg[0][6]_0\(2),
      I1 => \shift_array_reg[0][6]_0\(1),
      I2 => \shift_array_reg[0][6]_0\(0),
      O => \^k_loop_done00_in\
    );
\shift_array[0][0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0B5B5E0"
    )
        port map (
      I0 => \^k_loop_done00_in\,
      I1 => s_DP(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \shift_array_reg[0][0]_1\(5),
      O => p_1_out(0)
    );
\shift_array[0][1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF1555FFEA4000"
    )
        port map (
      I0 => \^k_loop_done00_in\,
      I1 => Q(0),
      I2 => s_DP(0),
      I3 => \shift_array_reg[0][0]_1\(5),
      I4 => Q(1),
      I5 => \shift_array[0][1]_i_2_n_0\,
      O => p_1_out(1)
    );
\shift_array[0][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => s_DP(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \shift_array_reg[0][0]_1\(4),
      O => \shift_array[0][1]_i_2_n_0\
    );
\shift_array[0][2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB05AF14AF14BE50"
    )
        port map (
      I0 => \^k_loop_done00_in\,
      I1 => \shift_array[0][2]_i_2_n_0\,
      I2 => \shift_array[0][2]_i_3_n_0\,
      I3 => Q(2),
      I4 => \shift_array_reg[0][0]_1\(4),
      I5 => \shift_array[0][2]_i_4_n_0\,
      O => p_1_out(2)
    );
\shift_array[0][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => Q(1),
      I1 => \shift_array_reg[0][0]_1\(5),
      I2 => s_DP(0),
      I3 => Q(0),
      O => \shift_array[0][2]_i_2_n_0\
    );
\shift_array[0][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => s_DP(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => \shift_array_reg[0][0]_1\(3),
      O => \shift_array[0][2]_i_3_n_0\
    );
\shift_array[0][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => s_DP(1),
      O => \shift_array[0][2]_i_4_n_0\
    );
\shift_array[0][3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => Q(3),
      I1 => \^k_loop_done00_in\,
      I2 => \shift_array[0][3]_i_2_n_0\,
      I3 => \shift_array[0][3]_i_3_n_0\,
      I4 => \shift_array[0][3]_i_4_n_0\,
      O => p_1_out(3)
    );
\shift_array[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAA80AA808000"
    )
        port map (
      I0 => \shift_array[0][2]_i_3_n_0\,
      I1 => Q(0),
      I2 => s_DP(1),
      I3 => \shift_array_reg[0][0]_1\(4),
      I4 => Q(2),
      I5 => \shift_array[0][2]_i_2_n_0\,
      O => \shift_array[0][3]_i_2_n_0\
    );
\shift_array[0][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => s_DP(3),
      I1 => Q(0),
      I2 => Q(4),
      I3 => \shift_array_reg[0][0]_1\(2),
      O => \shift_array[0][3]_i_3_n_0\
    );
\shift_array[0][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => Q(3),
      I1 => \shift_array_reg[0][0]_1\(3),
      I2 => s_DP(2),
      I3 => Q(0),
      O => \shift_array[0][3]_i_4_n_0\
    );
\shift_array[0][4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => Q(4),
      I1 => \^k_loop_done00_in\,
      I2 => \shift_array[0][5]_i_2_n_0\,
      I3 => \shift_array[0][5]_i_4_n_0\,
      I4 => \shift_array[0][5]_i_3_n_0\,
      O => p_1_out(4)
    );
\shift_array[0][5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8BBBBBB8B888"
    )
        port map (
      I0 => Q(5),
      I1 => \^k_loop_done00_in\,
      I2 => \shift_array[0][5]_i_2_n_0\,
      I3 => \shift_array[0][5]_i_3_n_0\,
      I4 => \shift_array[0][5]_i_4_n_0\,
      I5 => \shift_array[0][5]_i_5_n_0\,
      O => p_1_out(5)
    );
\shift_array[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF966696660000"
    )
        port map (
      I0 => \shift_array_reg[0][0]_1\(2),
      I1 => Q(4),
      I2 => Q(0),
      I3 => s_DP(3),
      I4 => \shift_array[0][3]_i_4_n_0\,
      I5 => \shift_array[0][3]_i_2_n_0\,
      O => \shift_array[0][5]_i_2_n_0\
    );
\shift_array[0][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => Q(4),
      I1 => \shift_array_reg[0][0]_1\(2),
      I2 => s_DP(3),
      I3 => Q(0),
      O => \shift_array[0][5]_i_3_n_0\
    );
\shift_array[0][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => s_DP(4),
      I1 => Q(0),
      I2 => Q(5),
      I3 => \shift_array_reg[0][0]_1\(1),
      O => \shift_array[0][5]_i_4_n_0\
    );
\shift_array[0][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8173FC017E83FC0"
    )
        port map (
      I0 => s_DP(4),
      I1 => \shift_array_reg[0][0]_1\(1),
      I2 => Q(5),
      I3 => \shift_array_reg[0][0]_1\(0),
      I4 => Q(0),
      I5 => s_DP(5),
      O => \shift_array[0][5]_i_5_n_0\
    );
\shift_array[0][6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => m(0),
      I1 => \shift_array_reg[0][6]_0\(0),
      I2 => \shift_array_reg[0][6]_0\(1),
      I3 => \shift_array_reg[0][6]_0\(2),
      O => p_1_out(6)
    );
\shift_array[0][7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \shift_array_reg[0][6]_0\(0),
      I1 => \shift_array_reg[0][6]_0\(1),
      I2 => \shift_array_reg[0][6]_0\(2),
      O => p_1_out(7)
    );
\shift_array[0][8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \shift_array_reg[0][6]_0\(2),
      I1 => \shift_array_reg[0][6]_0\(0),
      I2 => \shift_array_reg[0][6]_0\(1),
      O => p_1_out(8)
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(0),
      Q => \^shift_array_reg[0][5]_0\(0),
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(1),
      Q => \^shift_array_reg[0][5]_0\(1),
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(2),
      Q => \^shift_array_reg[0][5]_0\(2),
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(3),
      Q => \^shift_array_reg[0][5]_0\(3),
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(4),
      Q => \^shift_array_reg[0][5]_0\(4),
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(5),
      Q => \^shift_array_reg[0][5]_0\(5),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_out(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_array_reg[0][13]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3\ is
  signal \shift_array_reg[0]_5\ : STD_LOGIC_VECTOR ( 13 downto 6 );
begin
\addr_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shift_array_reg[0]_5\(13),
      I1 => p_0_in(0),
      I2 => \shift_array_reg[0]_5\(6),
      O => D(0)
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][13]_0\(1),
      Q => \shift_array_reg[0]_5\(13),
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][13]_0\(0),
      Q => \shift_array_reg[0]_5\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4\ is
  port (
    done_polyArith : out STD_LOGIC;
    \addr_reg_reg[0]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    done_internal_1DP : in STD_LOGIC;
    sub_opcode : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4\ is
  signal \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0\ : STD_LOGIC;
  signal \^addr_reg_reg[0]\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24\ : label is "\inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/sr_done/DELAY_BLOCK[22].shift_array_reg[23] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24\ : label is "\inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/sr_done/DELAY_BLOCK[22].shift_array_reg[23][0]_srl24 ";
begin
  \addr_reg_reg[0]\ <= \^addr_reg_reg[0]\;
\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10111",
      CE => '1',
      CLK => clk,
      D => \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0\,
      Q => \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0\,
      Q31 => \NLW_DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000040004000"
    )
        port map (
      I0 => \^addr_reg_reg[0]\,
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      I4 => done_internal_1DP,
      I5 => sub_opcode,
      O => \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0\
    );
\DELAY_BLOCK[23].shift_array_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0\,
      Q => done_polyArith,
      R => '0'
    );
o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \^addr_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5\ is
  port (
    \genblk8[0].q_reg\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \shift_array_reg[0][9]_0\ : out STD_LOGIC;
    \shift_array_reg[0][10]_0\ : out STD_LOGIC;
    \shift_array_reg[0][11]_0\ : out STD_LOGIC;
    \shift_array_reg[0][12]_0\ : out STD_LOGIC;
    \shift_array_reg[0][13]_0\ : out STD_LOGIC;
    \shift_array_reg[0][14]_0\ : out STD_LOGIC;
    \shift_array_reg[0][15]_0\ : out STD_LOGIC;
    \shift_array_reg[0][20]_0\ : out STD_LOGIC;
    \shift_array_reg[0][21]_0\ : out STD_LOGIC;
    \shift_array_reg[0][22]_0\ : out STD_LOGIC;
    \shift_array_reg[0][23]_0\ : out STD_LOGIC;
    \shift_array_reg[0][24]_0\ : out STD_LOGIC;
    \shift_array_reg[0][25]_0\ : out STD_LOGIC;
    \shift_array_reg[0][26]_0\ : out STD_LOGIC;
    \shift_array_reg[0][27]_0\ : out STD_LOGIC;
    \shift_array_reg[0][28]_0\ : out STD_LOGIC;
    \shift_array_reg[0][29]_0\ : out STD_LOGIC;
    \shift_array_reg[0][30]_0\ : out STD_LOGIC;
    \shift_array_reg[0][31]_0\ : out STD_LOGIC;
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \shift_array_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5\ is
  signal \shift_array_reg[0][0]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][1]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][2]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][3]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][4]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][5]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][6]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][7]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg[0][8]_srl2_n_0\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_array_reg[0][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \shift_array_reg[0][0]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][0]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][1]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][1]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][1]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][2]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][2]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][2]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][3]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][3]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][3]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][4]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][4]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][4]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][5]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][5]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][5]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][6]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][6]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][6]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][7]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][7]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][7]_srl2 ";
  attribute srl_bus_name of \shift_array_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] ";
  attribute srl_name of \shift_array_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][8]_srl2 ";
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][0]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][16]\,
      Q => \genblk8[0].q_reg\(9),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][17]\,
      Q => \genblk8[0].q_reg\(10),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][18]\,
      Q => \genblk8[0].q_reg\(11),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][19]\,
      Q => \genblk8[0].q_reg\(12),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][1]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][2]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][3]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][4]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][5]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(5),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][6]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(6),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][7]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(7),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][8]_srl2_n_0\,
      Q => \genblk8[0].q_reg\(8),
      R => '0'
    );
\shift_array_reg[0][0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(0),
      Q => \shift_array_reg[0][0]_srl2_n_0\
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(1),
      Q => \shift_array_reg[0][10]_0\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(2),
      Q => \shift_array_reg[0][11]_0\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(3),
      Q => \shift_array_reg[0][12]_0\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(4),
      Q => \shift_array_reg[0][13]_0\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(5),
      Q => \shift_array_reg[0][14]_0\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(6),
      Q => \shift_array_reg[0][15]_0\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(7),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(8),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(9),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(10),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(1),
      Q => \shift_array_reg[0][1]_srl2_n_0\
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(11),
      Q => \shift_array_reg[0][20]_0\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(12),
      Q => \shift_array_reg[0][21]_0\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(13),
      Q => \shift_array_reg[0][22]_0\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(14),
      Q => \shift_array_reg[0][23]_0\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(15),
      Q => \shift_array_reg[0][24]_0\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(16),
      Q => \shift_array_reg[0][25]_0\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(17),
      Q => \shift_array_reg[0][26]_0\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(18),
      Q => \shift_array_reg[0][27]_0\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(19),
      Q => \shift_array_reg[0][28]_0\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(20),
      Q => \shift_array_reg[0][29]_0\,
      R => '0'
    );
\shift_array_reg[0][2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(2),
      Q => \shift_array_reg[0][2]_srl2_n_0\
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(21),
      Q => \shift_array_reg[0][30]_0\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(22),
      Q => \shift_array_reg[0][31]_0\,
      R => '0'
    );
\shift_array_reg[0][3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(3),
      Q => \shift_array_reg[0][3]_srl2_n_0\
    );
\shift_array_reg[0][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(4),
      Q => \shift_array_reg[0][4]_srl2_n_0\
    );
\shift_array_reg[0][5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(5),
      Q => \shift_array_reg[0][5]_srl2_n_0\
    );
\shift_array_reg[0][6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(6),
      Q => \shift_array_reg[0][6]_srl2_n_0\
    );
\shift_array_reg[0][7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(7),
      Q => \shift_array_reg[0][7]_srl2_n_0\
    );
\shift_array_reg[0][8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dina_ext_low_word(8),
      Q => \shift_array_reg[0][8]_srl2_n_0\
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_1\(0),
      Q => \shift_array_reg[0][9]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3\ is
  port (
    \genblk1[0].q_reg\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \DELAY_BLOCK[0].shift_array_reg[1][20]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][21]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][22]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][23]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][24]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][25]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][26]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][27]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][28]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][29]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][30]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][31]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][9]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][10]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][11]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][12]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][13]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][14]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3\ is
begin
\DELAY_BLOCK[0].shift_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][10]_0\,
      Q => \genblk1[0].q_reg\(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][11]_0\,
      Q => \genblk1[0].q_reg\(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][12]_0\,
      Q => \genblk1[0].q_reg\(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][13]_0\,
      Q => \genblk1[0].q_reg\(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][14]_0\,
      Q => \genblk1[0].q_reg\(5),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][15]_0\,
      Q => \genblk1[0].q_reg\(6),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][20]_0\,
      Q => \genblk1[0].q_reg\(7),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][21]_0\,
      Q => \genblk1[0].q_reg\(8),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][22]_0\,
      Q => \genblk1[0].q_reg\(9),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][23]_0\,
      Q => \genblk1[0].q_reg\(10),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][24]_0\,
      Q => \genblk1[0].q_reg\(11),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][25]_0\,
      Q => \genblk1[0].q_reg\(12),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][26]_0\,
      Q => \genblk1[0].q_reg\(13),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][27]_0\,
      Q => \genblk1[0].q_reg\(14),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][28]_0\,
      Q => \genblk1[0].q_reg\(15),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][29]_0\,
      Q => \genblk1[0].q_reg\(16),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][30]_0\,
      Q => \genblk1[0].q_reg\(17),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][31]_0\,
      Q => \genblk1[0].q_reg\(18),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[0].shift_array_reg[1][9]_0\,
      Q => \genblk1[0].q_reg\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66\ is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => Q(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][10]\,
      Q => Q(10),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][11]\,
      Q => Q(11),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][12]\,
      Q => Q(12),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][13]\,
      Q => Q(13),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][14]\,
      Q => Q(14),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][15]\,
      Q => Q(15),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][16]\,
      Q => Q(16),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][17]\,
      Q => Q(17),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][18]\,
      Q => Q(18),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][19]\,
      Q => Q(19),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => Q(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][20]\,
      Q => Q(20),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][21]\,
      Q => Q(21),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][22]\,
      Q => Q(22),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][23]\,
      Q => Q(23),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][24]\,
      Q => Q(24),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][25]\,
      Q => Q(25),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][26]\,
      Q => Q(26),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][27]\,
      Q => Q(27),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][28]\,
      Q => Q(28),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][29]\,
      Q => Q(29),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][2]\,
      Q => Q(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][30]\,
      Q => Q(30),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][31]\,
      Q => Q(31),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][3]\,
      Q => Q(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][4]\,
      Q => Q(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][5]\,
      Q => Q(5),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][6]\,
      Q => Q(6),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][7]\,
      Q => Q(7),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][8]\,
      Q => Q(8),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][9]\,
      Q => Q(9),
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => \shift_array_reg_n_0_[0][10]\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => \shift_array_reg_n_0_[0][11]\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => \shift_array_reg_n_0_[0][12]\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => \shift_array_reg_n_0_[0][13]\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => \shift_array_reg_n_0_[0][14]\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => \shift_array_reg_n_0_[0][15]\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => \shift_array_reg_n_0_[0][20]\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => \shift_array_reg_n_0_[0][21]\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => \shift_array_reg_n_0_[0][22]\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => \shift_array_reg_n_0_[0][23]\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => \shift_array_reg_n_0_[0][24]\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => \shift_array_reg_n_0_[0][25]\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => \shift_array_reg_n_0_[0][26]\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => \shift_array_reg_n_0_[0][27]\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => \shift_array_reg_n_0_[0][28]\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => \shift_array_reg_n_0_[0][29]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => \shift_array_reg_n_0_[0][30]\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => \shift_array_reg_n_0_[0][31]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => \shift_array_reg_n_0_[0][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70\ is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => Q(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][10]\,
      Q => Q(10),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][11]\,
      Q => Q(11),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][12]\,
      Q => Q(12),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][13]\,
      Q => Q(13),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][14]\,
      Q => Q(14),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][15]\,
      Q => Q(15),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][16]\,
      Q => Q(16),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][17]\,
      Q => Q(17),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][18]\,
      Q => Q(18),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][19]\,
      Q => Q(19),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => Q(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][20]\,
      Q => Q(20),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][21]\,
      Q => Q(21),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][22]\,
      Q => Q(22),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][23]\,
      Q => Q(23),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][24]\,
      Q => Q(24),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][25]\,
      Q => Q(25),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][26]\,
      Q => Q(26),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][27]\,
      Q => Q(27),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][28]\,
      Q => Q(28),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][29]\,
      Q => Q(29),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][2]\,
      Q => Q(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][30]\,
      Q => Q(30),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][31]\,
      Q => Q(31),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][3]\,
      Q => Q(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][4]\,
      Q => Q(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][5]\,
      Q => Q(5),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][6]\,
      Q => Q(6),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][7]\,
      Q => Q(7),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][8]\,
      Q => Q(8),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][9]\,
      Q => Q(9),
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => \shift_array_reg_n_0_[0][10]\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => \shift_array_reg_n_0_[0][11]\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => \shift_array_reg_n_0_[0][12]\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => \shift_array_reg_n_0_[0][13]\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => \shift_array_reg_n_0_[0][14]\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => \shift_array_reg_n_0_[0][15]\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => \shift_array_reg_n_0_[0][20]\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => \shift_array_reg_n_0_[0][21]\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => \shift_array_reg_n_0_[0][22]\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => \shift_array_reg_n_0_[0][23]\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => \shift_array_reg_n_0_[0][24]\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => \shift_array_reg_n_0_[0][25]\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => \shift_array_reg_n_0_[0][26]\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => \shift_array_reg_n_0_[0][27]\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => \shift_array_reg_n_0_[0][28]\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => \shift_array_reg_n_0_[0][29]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => \shift_array_reg_n_0_[0][30]\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => \shift_array_reg_n_0_[0][31]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => \shift_array_reg_n_0_[0][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76\ is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => Q(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][10]\,
      Q => Q(10),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][11]\,
      Q => Q(11),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][12]\,
      Q => Q(12),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][13]\,
      Q => Q(13),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][14]\,
      Q => Q(14),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][15]\,
      Q => Q(15),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][16]\,
      Q => Q(16),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][17]\,
      Q => Q(17),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][18]\,
      Q => Q(18),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][19]\,
      Q => Q(19),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => Q(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][20]\,
      Q => Q(20),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][21]\,
      Q => Q(21),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][22]\,
      Q => Q(22),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][23]\,
      Q => Q(23),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][24]\,
      Q => Q(24),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][25]\,
      Q => Q(25),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][26]\,
      Q => Q(26),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][27]\,
      Q => Q(27),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][28]\,
      Q => Q(28),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][29]\,
      Q => Q(29),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][2]\,
      Q => Q(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][30]\,
      Q => Q(30),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][31]\,
      Q => Q(31),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][3]\,
      Q => Q(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][4]\,
      Q => Q(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][5]\,
      Q => Q(5),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][6]\,
      Q => Q(6),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][7]\,
      Q => Q(7),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][8]\,
      Q => Q(8),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][9]\,
      Q => Q(9),
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => \shift_array_reg_n_0_[0][10]\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => \shift_array_reg_n_0_[0][11]\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => \shift_array_reg_n_0_[0][12]\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => \shift_array_reg_n_0_[0][13]\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => \shift_array_reg_n_0_[0][14]\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => \shift_array_reg_n_0_[0][15]\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => \shift_array_reg_n_0_[0][20]\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => \shift_array_reg_n_0_[0][21]\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => \shift_array_reg_n_0_[0][22]\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => \shift_array_reg_n_0_[0][23]\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => \shift_array_reg_n_0_[0][24]\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => \shift_array_reg_n_0_[0][25]\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => \shift_array_reg_n_0_[0][26]\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => \shift_array_reg_n_0_[0][27]\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => \shift_array_reg_n_0_[0][28]\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => \shift_array_reg_n_0_[0][29]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => \shift_array_reg_n_0_[0][30]\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => \shift_array_reg_n_0_[0][31]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => \shift_array_reg_n_0_[0][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80\ is
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][9]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => Q(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][10]\,
      Q => Q(10),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][11]\,
      Q => Q(11),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][12]\,
      Q => Q(12),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][13]\,
      Q => Q(13),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][14]\,
      Q => Q(14),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][15]\,
      Q => Q(15),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][16]\,
      Q => Q(16),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][17]\,
      Q => Q(17),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][18]\,
      Q => Q(18),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][19]\,
      Q => Q(19),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => Q(1),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][20]\,
      Q => Q(20),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][21]\,
      Q => Q(21),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][22]\,
      Q => Q(22),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][23]\,
      Q => Q(23),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][24]\,
      Q => Q(24),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][25]\,
      Q => Q(25),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][26]\,
      Q => Q(26),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][27]\,
      Q => Q(27),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][28]\,
      Q => Q(28),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][29]\,
      Q => Q(29),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][2]\,
      Q => Q(2),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][30]\,
      Q => Q(30),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][31]\,
      Q => Q(31),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][3]\,
      Q => Q(3),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][4]\,
      Q => Q(4),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][5]\,
      Q => Q(5),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][6]\,
      Q => Q(6),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][7]\,
      Q => Q(7),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][8]\,
      Q => Q(8),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][9]\,
      Q => Q(9),
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(10),
      Q => \shift_array_reg_n_0_[0][10]\,
      R => '0'
    );
\shift_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(11),
      Q => \shift_array_reg_n_0_[0][11]\,
      R => '0'
    );
\shift_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(12),
      Q => \shift_array_reg_n_0_[0][12]\,
      R => '0'
    );
\shift_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(13),
      Q => \shift_array_reg_n_0_[0][13]\,
      R => '0'
    );
\shift_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(14),
      Q => \shift_array_reg_n_0_[0][14]\,
      R => '0'
    );
\shift_array_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(15),
      Q => \shift_array_reg_n_0_[0][15]\,
      R => '0'
    );
\shift_array_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(16),
      Q => \shift_array_reg_n_0_[0][16]\,
      R => '0'
    );
\shift_array_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(17),
      Q => \shift_array_reg_n_0_[0][17]\,
      R => '0'
    );
\shift_array_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(18),
      Q => \shift_array_reg_n_0_[0][18]\,
      R => '0'
    );
\shift_array_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(19),
      Q => \shift_array_reg_n_0_[0][19]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
\shift_array_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(20),
      Q => \shift_array_reg_n_0_[0][20]\,
      R => '0'
    );
\shift_array_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(21),
      Q => \shift_array_reg_n_0_[0][21]\,
      R => '0'
    );
\shift_array_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(22),
      Q => \shift_array_reg_n_0_[0][22]\,
      R => '0'
    );
\shift_array_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(23),
      Q => \shift_array_reg_n_0_[0][23]\,
      R => '0'
    );
\shift_array_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(24),
      Q => \shift_array_reg_n_0_[0][24]\,
      R => '0'
    );
\shift_array_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(25),
      Q => \shift_array_reg_n_0_[0][25]\,
      R => '0'
    );
\shift_array_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(26),
      Q => \shift_array_reg_n_0_[0][26]\,
      R => '0'
    );
\shift_array_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(27),
      Q => \shift_array_reg_n_0_[0][27]\,
      R => '0'
    );
\shift_array_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(28),
      Q => \shift_array_reg_n_0_[0][28]\,
      R => '0'
    );
\shift_array_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(29),
      Q => \shift_array_reg_n_0_[0][29]\,
      R => '0'
    );
\shift_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(2),
      Q => \shift_array_reg_n_0_[0][2]\,
      R => '0'
    );
\shift_array_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(30),
      Q => \shift_array_reg_n_0_[0][30]\,
      R => '0'
    );
\shift_array_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(31),
      Q => \shift_array_reg_n_0_[0][31]\,
      R => '0'
    );
\shift_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(3),
      Q => \shift_array_reg_n_0_[0][3]\,
      R => '0'
    );
\shift_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(4),
      Q => \shift_array_reg_n_0_[0][4]\,
      R => '0'
    );
\shift_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(5),
      Q => \shift_array_reg_n_0_[0][5]\,
      R => '0'
    );
\shift_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(6),
      Q => \shift_array_reg_n_0_[0][6]\,
      R => '0'
    );
\shift_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(7),
      Q => \shift_array_reg_n_0_[0][7]\,
      R => '0'
    );
\shift_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(8),
      Q => \shift_array_reg_n_0_[0][8]\,
      R => '0'
    );
\shift_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg[0][31]_0\(9),
      Q => \shift_array_reg_n_0_[0][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6\ is
  port (
    valid_PolyArith : out STD_LOGIC;
    clk : in STD_LOGIC;
    valid_2DP : in STD_LOGIC;
    sub_opcode : in STD_LOGIC;
    valid_1DP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6\ is
  signal \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0\ : STD_LOGIC;
  signal valid_delay : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_valid/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_valid/DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 ";
begin
\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => valid_delay,
      Q => \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => valid_2DP,
      I1 => sub_opcode,
      I2 => valid_1DP,
      O => valid_delay
    );
\DELAY_BLOCK[19].shift_array_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0\,
      Q => valid_PolyArith,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7\ is
  port (
    waddr_polyArith : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \DELAY_BLOCK[19].shift_array_reg[20][5]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[19].shift_array_reg[20][5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7\ is
  signal \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0\ : STD_LOGIC;
  signal \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0\ : STD_LOGIC;
  signal addr_delay : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name : string;
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1\ : label is "soft_lutpair102";
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][1]_srl20 ";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_i_1\ : label is "soft_lutpair102";
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][2]_srl20 ";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_i_1\ : label is "soft_lutpair103";
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][3]_srl20 ";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_i_1\ : label is "soft_lutpair103";
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][4]_srl20 ";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_i_1\ : label is "soft_lutpair104";
  attribute srl_bus_name of \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] ";
  attribute srl_name of \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20\ : label is "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][5]_srl20 ";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_i_1\ : label is "soft_lutpair104";
begin
\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => addr_delay(0),
      Q => \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \DELAY_BLOCK[19].shift_array_reg[20][5]_0\,
      I2 => \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(0),
      O => addr_delay(0)
    );
\DELAY_BLOCK[18].shift_array_reg[19][1]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => addr_delay(1),
      Q => \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \DELAY_BLOCK[19].shift_array_reg[20][5]_0\,
      I2 => \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(1),
      O => addr_delay(1)
    );
\DELAY_BLOCK[18].shift_array_reg[19][2]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => addr_delay(2),
      Q => \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \DELAY_BLOCK[19].shift_array_reg[20][5]_0\,
      I2 => \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(2),
      O => addr_delay(2)
    );
\DELAY_BLOCK[18].shift_array_reg[19][3]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => addr_delay(3),
      Q => \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \DELAY_BLOCK[19].shift_array_reg[20][5]_0\,
      I2 => \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(3),
      O => addr_delay(3)
    );
\DELAY_BLOCK[18].shift_array_reg[19][4]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => addr_delay(4),
      Q => \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \DELAY_BLOCK[19].shift_array_reg[20][5]_0\,
      I2 => \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(4),
      O => addr_delay(4)
    );
\DELAY_BLOCK[18].shift_array_reg[19][5]_srl20\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10011",
      CE => '1',
      CLK => clk,
      D => addr_delay(5),
      Q => \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0\,
      Q31 => \NLW_DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_Q31_UNCONNECTED\
    );
\DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \DELAY_BLOCK[19].shift_array_reg[20][5]_0\,
      I2 => \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(5),
      O => addr_delay(5)
    );
\DELAY_BLOCK[19].shift_array_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0\,
      Q => waddr_polyArith(0),
      R => '0'
    );
\DELAY_BLOCK[19].shift_array_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0\,
      Q => waddr_polyArith(1),
      R => '0'
    );
\DELAY_BLOCK[19].shift_array_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0\,
      Q => waddr_polyArith(2),
      R => '0'
    );
\DELAY_BLOCK[19].shift_array_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0\,
      Q => waddr_polyArith(3),
      R => '0'
    );
\DELAY_BLOCK[19].shift_array_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0\,
      Q => waddr_polyArith(4),
      R => '0'
    );
\DELAY_BLOCK[19].shift_array_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0\,
      Q => waddr_polyArith(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8\ is
  port (
    \DELAY_BLOCK[0].shift_array_reg[1][0]_0\ : out STD_LOGIC;
    forward_internal : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8\ is
  signal \genblk8[0].opcode_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
begin
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => \genblk8[0].opcode_reg\(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => \genblk8[0].opcode_reg\(1),
      R => '0'
    );
dif_by_2_DP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \genblk8[0].opcode_reg\(0),
      I1 => \genblk8[0].opcode_reg\(1),
      I2 => forward_internal,
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_0\
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DELAY_BLOCK[0].shift_array_reg[1][0]_0\ : out STD_LOGIC;
    \genblk1[1].op1_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \op0[0]_74\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk1[1].op0_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk1[0].op1_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    swap_reg : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    sub_opcode : in STD_LOGIC;
    \wdata_internal_DP_reg[1][1][0]\ : in STD_LOGIC;
    \wdata_internal_DP_reg[1][1][0]_0\ : in STD_LOGIC;
    \wdata_internal_DP_reg[1][0][0]\ : in STD_LOGIC;
    \wdata_internal_DP_reg[1][0][0]_0\ : in STD_LOGIC;
    \wdata_internal_DP_reg[0][1][0]\ : in STD_LOGIC;
    \wdata_internal_DP_reg[0][1][0]_0\ : in STD_LOGIC;
    \wdata_internal_DP_reg[0][1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][1][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][1][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][1][31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wdata_internal_DP_reg[0][1][31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81\ : entity is "shiftreg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ident_store_delay : STD_LOGIC;
  signal \^op0[0]_74\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op0[1]_73\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op1[0]_76\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op1[1]_75\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shift_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \shift_array_reg_n_0_[0][1]\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  \op0[0]_74\(31 downto 0) <= \^op0[0]_74\(31 downto 0);
\DELAY_BLOCK[0].shift_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][0]\,
      Q => \^q\(0),
      R => '0'
    );
\DELAY_BLOCK[0].shift_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \shift_array_reg_n_0_[0][1]\,
      Q => ident_store_delay,
      R => '0'
    );
\shift_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \shift_array_reg_n_0_[0][0]\,
      R => '0'
    );
\shift_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \shift_array_reg_n_0_[0][1]\,
      R => '0'
    );
swap_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202F"
    )
        port map (
      I0 => \^q\(0),
      I1 => swap_reg,
      I2 => ntt_opcode,
      I3 => sub_opcode,
      O => \DELAY_BLOCK[0].shift_array_reg[1][0]_0\
    );
\wdata_internal_DP[0][0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(0),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(0),
      O => \^op0[0]_74\(0)
    );
\wdata_internal_DP[0][0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(10),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(10),
      O => \^op0[0]_74\(10)
    );
\wdata_internal_DP[0][0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(11),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(11),
      O => \^op0[0]_74\(11)
    );
\wdata_internal_DP[0][0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(12),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(12),
      O => \^op0[0]_74\(12)
    );
\wdata_internal_DP[0][0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(13),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(13),
      O => \^op0[0]_74\(13)
    );
\wdata_internal_DP[0][0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(14),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(14),
      O => \^op0[0]_74\(14)
    );
\wdata_internal_DP[0][0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(15),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(15),
      O => \^op0[0]_74\(15)
    );
\wdata_internal_DP[0][0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(16),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(16),
      O => \^op0[0]_74\(16)
    );
\wdata_internal_DP[0][0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(17),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(17),
      O => \^op0[0]_74\(17)
    );
\wdata_internal_DP[0][0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(18),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(18),
      O => \^op0[0]_74\(18)
    );
\wdata_internal_DP[0][0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(19),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(19),
      O => \^op0[0]_74\(19)
    );
\wdata_internal_DP[0][0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(1),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(1),
      O => \^op0[0]_74\(1)
    );
\wdata_internal_DP[0][0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(20),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(20),
      O => \^op0[0]_74\(20)
    );
\wdata_internal_DP[0][0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(21),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(21),
      O => \^op0[0]_74\(21)
    );
\wdata_internal_DP[0][0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(22),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(22),
      O => \^op0[0]_74\(22)
    );
\wdata_internal_DP[0][0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(23),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(23),
      O => \^op0[0]_74\(23)
    );
\wdata_internal_DP[0][0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(24),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(24),
      O => \^op0[0]_74\(24)
    );
\wdata_internal_DP[0][0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(25),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(25),
      O => \^op0[0]_74\(25)
    );
\wdata_internal_DP[0][0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(26),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(26),
      O => \^op0[0]_74\(26)
    );
\wdata_internal_DP[0][0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(27),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(27),
      O => \^op0[0]_74\(27)
    );
\wdata_internal_DP[0][0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(28),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(28),
      O => \^op0[0]_74\(28)
    );
\wdata_internal_DP[0][0][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(29),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(29),
      O => \^op0[0]_74\(29)
    );
\wdata_internal_DP[0][0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(2),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(2),
      O => \^op0[0]_74\(2)
    );
\wdata_internal_DP[0][0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(30),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(30),
      O => \^op0[0]_74\(30)
    );
\wdata_internal_DP[0][0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(31),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(31),
      O => \^op0[0]_74\(31)
    );
\wdata_internal_DP[0][0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(3),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(3),
      O => \^op0[0]_74\(3)
    );
\wdata_internal_DP[0][0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(4),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(4),
      O => \^op0[0]_74\(4)
    );
\wdata_internal_DP[0][0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(5),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(5),
      O => \^op0[0]_74\(5)
    );
\wdata_internal_DP[0][0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(6),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(6),
      O => \^op0[0]_74\(6)
    );
\wdata_internal_DP[0][0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(7),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(7),
      O => \^op0[0]_74\(7)
    );
\wdata_internal_DP[0][0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(8),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(8),
      O => \^op0[0]_74\(8)
    );
\wdata_internal_DP[0][0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][0][31]\(9),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][0][31]_0\(9),
      O => \^op0[0]_74\(9)
    );
\wdata_internal_DP[0][1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(0),
      I1 => \op1[0]_76\(0),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(0),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(0),
      O => \genblk1[0].op1_addr_reg[0]\(0)
    );
\wdata_internal_DP[0][1][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(0),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(0),
      O => \op1[1]_75\(0)
    );
\wdata_internal_DP[0][1][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(0),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(0),
      O => \op1[0]_76\(0)
    );
\wdata_internal_DP[0][1][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(0),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(0),
      O => \op0[1]_73\(0)
    );
\wdata_internal_DP[0][1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(10),
      I1 => \op1[0]_76\(10),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(10),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(10),
      O => \genblk1[0].op1_addr_reg[0]\(10)
    );
\wdata_internal_DP[0][1][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(10),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(10),
      O => \op1[1]_75\(10)
    );
\wdata_internal_DP[0][1][10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(10),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(10),
      O => \op1[0]_76\(10)
    );
\wdata_internal_DP[0][1][10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(10),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(10),
      O => \op0[1]_73\(10)
    );
\wdata_internal_DP[0][1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(11),
      I1 => \op1[0]_76\(11),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(11),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(11),
      O => \genblk1[0].op1_addr_reg[0]\(11)
    );
\wdata_internal_DP[0][1][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(11),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(11),
      O => \op1[1]_75\(11)
    );
\wdata_internal_DP[0][1][11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(11),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(11),
      O => \op1[0]_76\(11)
    );
\wdata_internal_DP[0][1][11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(11),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(11),
      O => \op0[1]_73\(11)
    );
\wdata_internal_DP[0][1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(12),
      I1 => \op1[0]_76\(12),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(12),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(12),
      O => \genblk1[0].op1_addr_reg[0]\(12)
    );
\wdata_internal_DP[0][1][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(12),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(12),
      O => \op1[1]_75\(12)
    );
\wdata_internal_DP[0][1][12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(12),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(12),
      O => \op1[0]_76\(12)
    );
\wdata_internal_DP[0][1][12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(12),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(12),
      O => \op0[1]_73\(12)
    );
\wdata_internal_DP[0][1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(13),
      I1 => \op1[0]_76\(13),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(13),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(13),
      O => \genblk1[0].op1_addr_reg[0]\(13)
    );
\wdata_internal_DP[0][1][13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(13),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(13),
      O => \op1[1]_75\(13)
    );
\wdata_internal_DP[0][1][13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(13),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(13),
      O => \op1[0]_76\(13)
    );
\wdata_internal_DP[0][1][13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(13),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(13),
      O => \op0[1]_73\(13)
    );
\wdata_internal_DP[0][1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(14),
      I1 => \op1[0]_76\(14),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(14),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(14),
      O => \genblk1[0].op1_addr_reg[0]\(14)
    );
\wdata_internal_DP[0][1][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(14),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(14),
      O => \op1[1]_75\(14)
    );
\wdata_internal_DP[0][1][14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(14),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(14),
      O => \op1[0]_76\(14)
    );
\wdata_internal_DP[0][1][14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(14),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(14),
      O => \op0[1]_73\(14)
    );
\wdata_internal_DP[0][1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(15),
      I1 => \op1[0]_76\(15),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(15),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(15),
      O => \genblk1[0].op1_addr_reg[0]\(15)
    );
\wdata_internal_DP[0][1][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(15),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(15),
      O => \op1[1]_75\(15)
    );
\wdata_internal_DP[0][1][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(15),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(15),
      O => \op1[0]_76\(15)
    );
\wdata_internal_DP[0][1][15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(15),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(15),
      O => \op0[1]_73\(15)
    );
\wdata_internal_DP[0][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(16),
      I1 => \op1[0]_76\(16),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(16),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(16),
      O => \genblk1[0].op1_addr_reg[0]\(16)
    );
\wdata_internal_DP[0][1][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(16),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(16),
      O => \op1[1]_75\(16)
    );
\wdata_internal_DP[0][1][16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(16),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(16),
      O => \op1[0]_76\(16)
    );
\wdata_internal_DP[0][1][16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(16),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(16),
      O => \op0[1]_73\(16)
    );
\wdata_internal_DP[0][1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(17),
      I1 => \op1[0]_76\(17),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(17),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(17),
      O => \genblk1[0].op1_addr_reg[0]\(17)
    );
\wdata_internal_DP[0][1][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(17),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(17),
      O => \op1[1]_75\(17)
    );
\wdata_internal_DP[0][1][17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(17),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(17),
      O => \op1[0]_76\(17)
    );
\wdata_internal_DP[0][1][17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(17),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(17),
      O => \op0[1]_73\(17)
    );
\wdata_internal_DP[0][1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(18),
      I1 => \op1[0]_76\(18),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(18),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(18),
      O => \genblk1[0].op1_addr_reg[0]\(18)
    );
\wdata_internal_DP[0][1][18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(18),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(18),
      O => \op1[1]_75\(18)
    );
\wdata_internal_DP[0][1][18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(18),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(18),
      O => \op1[0]_76\(18)
    );
\wdata_internal_DP[0][1][18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(18),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(18),
      O => \op0[1]_73\(18)
    );
\wdata_internal_DP[0][1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(19),
      I1 => \op1[0]_76\(19),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(19),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(19),
      O => \genblk1[0].op1_addr_reg[0]\(19)
    );
\wdata_internal_DP[0][1][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(19),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(19),
      O => \op1[1]_75\(19)
    );
\wdata_internal_DP[0][1][19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(19),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(19),
      O => \op1[0]_76\(19)
    );
\wdata_internal_DP[0][1][19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(19),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(19),
      O => \op0[1]_73\(19)
    );
\wdata_internal_DP[0][1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(1),
      I1 => \op1[0]_76\(1),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(1),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(1),
      O => \genblk1[0].op1_addr_reg[0]\(1)
    );
\wdata_internal_DP[0][1][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(1),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(1),
      O => \op1[1]_75\(1)
    );
\wdata_internal_DP[0][1][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(1),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(1),
      O => \op1[0]_76\(1)
    );
\wdata_internal_DP[0][1][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(1),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(1),
      O => \op0[1]_73\(1)
    );
\wdata_internal_DP[0][1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(20),
      I1 => \op1[0]_76\(20),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(20),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(20),
      O => \genblk1[0].op1_addr_reg[0]\(20)
    );
\wdata_internal_DP[0][1][20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(20),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(20),
      O => \op1[1]_75\(20)
    );
\wdata_internal_DP[0][1][20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(20),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(20),
      O => \op1[0]_76\(20)
    );
\wdata_internal_DP[0][1][20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(20),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(20),
      O => \op0[1]_73\(20)
    );
\wdata_internal_DP[0][1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(21),
      I1 => \op1[0]_76\(21),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(21),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(21),
      O => \genblk1[0].op1_addr_reg[0]\(21)
    );
\wdata_internal_DP[0][1][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(21),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(21),
      O => \op1[1]_75\(21)
    );
\wdata_internal_DP[0][1][21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(21),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(21),
      O => \op1[0]_76\(21)
    );
\wdata_internal_DP[0][1][21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(21),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(21),
      O => \op0[1]_73\(21)
    );
\wdata_internal_DP[0][1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(22),
      I1 => \op1[0]_76\(22),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(22),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(22),
      O => \genblk1[0].op1_addr_reg[0]\(22)
    );
\wdata_internal_DP[0][1][22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(22),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(22),
      O => \op1[1]_75\(22)
    );
\wdata_internal_DP[0][1][22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(22),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(22),
      O => \op1[0]_76\(22)
    );
\wdata_internal_DP[0][1][22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(22),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(22),
      O => \op0[1]_73\(22)
    );
\wdata_internal_DP[0][1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(23),
      I1 => \op1[0]_76\(23),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(23),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(23),
      O => \genblk1[0].op1_addr_reg[0]\(23)
    );
\wdata_internal_DP[0][1][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(23),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(23),
      O => \op1[1]_75\(23)
    );
\wdata_internal_DP[0][1][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(23),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(23),
      O => \op1[0]_76\(23)
    );
\wdata_internal_DP[0][1][23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(23),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(23),
      O => \op0[1]_73\(23)
    );
\wdata_internal_DP[0][1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(24),
      I1 => \op1[0]_76\(24),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(24),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(24),
      O => \genblk1[0].op1_addr_reg[0]\(24)
    );
\wdata_internal_DP[0][1][24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(24),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(24),
      O => \op1[1]_75\(24)
    );
\wdata_internal_DP[0][1][24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(24),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(24),
      O => \op1[0]_76\(24)
    );
\wdata_internal_DP[0][1][24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(24),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(24),
      O => \op0[1]_73\(24)
    );
\wdata_internal_DP[0][1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(25),
      I1 => \op1[0]_76\(25),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(25),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(25),
      O => \genblk1[0].op1_addr_reg[0]\(25)
    );
\wdata_internal_DP[0][1][25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(25),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(25),
      O => \op1[1]_75\(25)
    );
\wdata_internal_DP[0][1][25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(25),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(25),
      O => \op1[0]_76\(25)
    );
\wdata_internal_DP[0][1][25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(25),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(25),
      O => \op0[1]_73\(25)
    );
\wdata_internal_DP[0][1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(26),
      I1 => \op1[0]_76\(26),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(26),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(26),
      O => \genblk1[0].op1_addr_reg[0]\(26)
    );
\wdata_internal_DP[0][1][26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(26),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(26),
      O => \op1[1]_75\(26)
    );
\wdata_internal_DP[0][1][26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(26),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(26),
      O => \op1[0]_76\(26)
    );
\wdata_internal_DP[0][1][26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(26),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(26),
      O => \op0[1]_73\(26)
    );
\wdata_internal_DP[0][1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(27),
      I1 => \op1[0]_76\(27),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(27),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(27),
      O => \genblk1[0].op1_addr_reg[0]\(27)
    );
\wdata_internal_DP[0][1][27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(27),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(27),
      O => \op1[1]_75\(27)
    );
\wdata_internal_DP[0][1][27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(27),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(27),
      O => \op1[0]_76\(27)
    );
\wdata_internal_DP[0][1][27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(27),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(27),
      O => \op0[1]_73\(27)
    );
\wdata_internal_DP[0][1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(28),
      I1 => \op1[0]_76\(28),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(28),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(28),
      O => \genblk1[0].op1_addr_reg[0]\(28)
    );
\wdata_internal_DP[0][1][28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(28),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(28),
      O => \op1[1]_75\(28)
    );
\wdata_internal_DP[0][1][28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(28),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(28),
      O => \op1[0]_76\(28)
    );
\wdata_internal_DP[0][1][28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(28),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(28),
      O => \op0[1]_73\(28)
    );
\wdata_internal_DP[0][1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(29),
      I1 => \op1[0]_76\(29),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(29),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(29),
      O => \genblk1[0].op1_addr_reg[0]\(29)
    );
\wdata_internal_DP[0][1][29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(29),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(29),
      O => \op1[1]_75\(29)
    );
\wdata_internal_DP[0][1][29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(29),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(29),
      O => \op1[0]_76\(29)
    );
\wdata_internal_DP[0][1][29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(29),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(29),
      O => \op0[1]_73\(29)
    );
\wdata_internal_DP[0][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(2),
      I1 => \op1[0]_76\(2),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(2),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(2),
      O => \genblk1[0].op1_addr_reg[0]\(2)
    );
\wdata_internal_DP[0][1][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(2),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(2),
      O => \op1[1]_75\(2)
    );
\wdata_internal_DP[0][1][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(2),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(2),
      O => \op1[0]_76\(2)
    );
\wdata_internal_DP[0][1][2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(2),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(2),
      O => \op0[1]_73\(2)
    );
\wdata_internal_DP[0][1][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(30),
      I1 => \op1[0]_76\(30),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(30),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(30),
      O => \genblk1[0].op1_addr_reg[0]\(30)
    );
\wdata_internal_DP[0][1][30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(30),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(30),
      O => \op1[1]_75\(30)
    );
\wdata_internal_DP[0][1][30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(30),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(30),
      O => \op1[0]_76\(30)
    );
\wdata_internal_DP[0][1][30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(30),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(30),
      O => \op0[1]_73\(30)
    );
\wdata_internal_DP[0][1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(31),
      I1 => \op1[0]_76\(31),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(31),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(31),
      O => \genblk1[0].op1_addr_reg[0]\(31)
    );
\wdata_internal_DP[0][1][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(31),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(31),
      O => \op1[1]_75\(31)
    );
\wdata_internal_DP[0][1][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(31),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(31),
      O => \op1[0]_76\(31)
    );
\wdata_internal_DP[0][1][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(31),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(31),
      O => \op0[1]_73\(31)
    );
\wdata_internal_DP[0][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(3),
      I1 => \op1[0]_76\(3),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(3),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(3),
      O => \genblk1[0].op1_addr_reg[0]\(3)
    );
\wdata_internal_DP[0][1][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(3),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(3),
      O => \op1[1]_75\(3)
    );
\wdata_internal_DP[0][1][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(3),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(3),
      O => \op1[0]_76\(3)
    );
\wdata_internal_DP[0][1][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(3),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(3),
      O => \op0[1]_73\(3)
    );
\wdata_internal_DP[0][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(4),
      I1 => \op1[0]_76\(4),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(4),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(4),
      O => \genblk1[0].op1_addr_reg[0]\(4)
    );
\wdata_internal_DP[0][1][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(4),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(4),
      O => \op1[1]_75\(4)
    );
\wdata_internal_DP[0][1][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(4),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(4),
      O => \op1[0]_76\(4)
    );
\wdata_internal_DP[0][1][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(4),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(4),
      O => \op0[1]_73\(4)
    );
\wdata_internal_DP[0][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(5),
      I1 => \op1[0]_76\(5),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(5),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(5),
      O => \genblk1[0].op1_addr_reg[0]\(5)
    );
\wdata_internal_DP[0][1][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(5),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(5),
      O => \op1[1]_75\(5)
    );
\wdata_internal_DP[0][1][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(5),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(5),
      O => \op1[0]_76\(5)
    );
\wdata_internal_DP[0][1][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(5),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(5),
      O => \op0[1]_73\(5)
    );
\wdata_internal_DP[0][1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(6),
      I1 => \op1[0]_76\(6),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(6),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(6),
      O => \genblk1[0].op1_addr_reg[0]\(6)
    );
\wdata_internal_DP[0][1][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(6),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(6),
      O => \op1[1]_75\(6)
    );
\wdata_internal_DP[0][1][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(6),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(6),
      O => \op1[0]_76\(6)
    );
\wdata_internal_DP[0][1][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(6),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(6),
      O => \op0[1]_73\(6)
    );
\wdata_internal_DP[0][1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(7),
      I1 => \op1[0]_76\(7),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(7),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(7),
      O => \genblk1[0].op1_addr_reg[0]\(7)
    );
\wdata_internal_DP[0][1][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(7),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(7),
      O => \op1[1]_75\(7)
    );
\wdata_internal_DP[0][1][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(7),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(7),
      O => \op1[0]_76\(7)
    );
\wdata_internal_DP[0][1][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(7),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(7),
      O => \op0[1]_73\(7)
    );
\wdata_internal_DP[0][1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(8),
      I1 => \op1[0]_76\(8),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(8),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(8),
      O => \genblk1[0].op1_addr_reg[0]\(8)
    );
\wdata_internal_DP[0][1][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(8),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(8),
      O => \op1[1]_75\(8)
    );
\wdata_internal_DP[0][1][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(8),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(8),
      O => \op1[0]_76\(8)
    );
\wdata_internal_DP[0][1][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(8),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(8),
      O => \op0[1]_73\(8)
    );
\wdata_internal_DP[0][1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(9),
      I1 => \op1[0]_76\(9),
      I2 => \wdata_internal_DP_reg[0][1][0]\,
      I3 => \op0[1]_73\(9),
      I4 => \wdata_internal_DP_reg[0][1][0]_0\,
      I5 => \^op0[0]_74\(9),
      O => \genblk1[0].op1_addr_reg[0]\(9)
    );
\wdata_internal_DP[0][1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_1\(9),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_2\(9),
      O => \op1[1]_75\(9)
    );
\wdata_internal_DP[0][1][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]_3\(9),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_4\(9),
      O => \op1[0]_76\(9)
    );
\wdata_internal_DP[0][1][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => ident_store_delay,
      I1 => \wdata_internal_DP_reg[0][1][31]\(9),
      I2 => swap_reg,
      I3 => \wdata_internal_DP_reg[0][1][31]_0\(9),
      O => \op0[1]_73\(9)
    );
\wdata_internal_DP[1][0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(0),
      I1 => \op1[0]_76\(0),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(0),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(0),
      O => \genblk1[1].op0_addr_reg[0]\(0)
    );
\wdata_internal_DP[1][0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(10),
      I1 => \op1[0]_76\(10),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(10),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(10),
      O => \genblk1[1].op0_addr_reg[0]\(10)
    );
\wdata_internal_DP[1][0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(11),
      I1 => \op1[0]_76\(11),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(11),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(11),
      O => \genblk1[1].op0_addr_reg[0]\(11)
    );
\wdata_internal_DP[1][0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(12),
      I1 => \op1[0]_76\(12),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(12),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(12),
      O => \genblk1[1].op0_addr_reg[0]\(12)
    );
\wdata_internal_DP[1][0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(13),
      I1 => \op1[0]_76\(13),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(13),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(13),
      O => \genblk1[1].op0_addr_reg[0]\(13)
    );
\wdata_internal_DP[1][0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(14),
      I1 => \op1[0]_76\(14),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(14),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(14),
      O => \genblk1[1].op0_addr_reg[0]\(14)
    );
\wdata_internal_DP[1][0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(15),
      I1 => \op1[0]_76\(15),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(15),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(15),
      O => \genblk1[1].op0_addr_reg[0]\(15)
    );
\wdata_internal_DP[1][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(16),
      I1 => \op1[0]_76\(16),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(16),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(16),
      O => \genblk1[1].op0_addr_reg[0]\(16)
    );
\wdata_internal_DP[1][0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(17),
      I1 => \op1[0]_76\(17),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(17),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(17),
      O => \genblk1[1].op0_addr_reg[0]\(17)
    );
\wdata_internal_DP[1][0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(18),
      I1 => \op1[0]_76\(18),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(18),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(18),
      O => \genblk1[1].op0_addr_reg[0]\(18)
    );
\wdata_internal_DP[1][0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(19),
      I1 => \op1[0]_76\(19),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(19),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(19),
      O => \genblk1[1].op0_addr_reg[0]\(19)
    );
\wdata_internal_DP[1][0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(1),
      I1 => \op1[0]_76\(1),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(1),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(1),
      O => \genblk1[1].op0_addr_reg[0]\(1)
    );
\wdata_internal_DP[1][0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(20),
      I1 => \op1[0]_76\(20),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(20),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(20),
      O => \genblk1[1].op0_addr_reg[0]\(20)
    );
\wdata_internal_DP[1][0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(21),
      I1 => \op1[0]_76\(21),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(21),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(21),
      O => \genblk1[1].op0_addr_reg[0]\(21)
    );
\wdata_internal_DP[1][0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(22),
      I1 => \op1[0]_76\(22),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(22),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(22),
      O => \genblk1[1].op0_addr_reg[0]\(22)
    );
\wdata_internal_DP[1][0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(23),
      I1 => \op1[0]_76\(23),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(23),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(23),
      O => \genblk1[1].op0_addr_reg[0]\(23)
    );
\wdata_internal_DP[1][0][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(24),
      I1 => \op1[0]_76\(24),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(24),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(24),
      O => \genblk1[1].op0_addr_reg[0]\(24)
    );
\wdata_internal_DP[1][0][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(25),
      I1 => \op1[0]_76\(25),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(25),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(25),
      O => \genblk1[1].op0_addr_reg[0]\(25)
    );
\wdata_internal_DP[1][0][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(26),
      I1 => \op1[0]_76\(26),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(26),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(26),
      O => \genblk1[1].op0_addr_reg[0]\(26)
    );
\wdata_internal_DP[1][0][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(27),
      I1 => \op1[0]_76\(27),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(27),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(27),
      O => \genblk1[1].op0_addr_reg[0]\(27)
    );
\wdata_internal_DP[1][0][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(28),
      I1 => \op1[0]_76\(28),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(28),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(28),
      O => \genblk1[1].op0_addr_reg[0]\(28)
    );
\wdata_internal_DP[1][0][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(29),
      I1 => \op1[0]_76\(29),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(29),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(29),
      O => \genblk1[1].op0_addr_reg[0]\(29)
    );
\wdata_internal_DP[1][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(2),
      I1 => \op1[0]_76\(2),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(2),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(2),
      O => \genblk1[1].op0_addr_reg[0]\(2)
    );
\wdata_internal_DP[1][0][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(30),
      I1 => \op1[0]_76\(30),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(30),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(30),
      O => \genblk1[1].op0_addr_reg[0]\(30)
    );
\wdata_internal_DP[1][0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(31),
      I1 => \op1[0]_76\(31),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(31),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(31),
      O => \genblk1[1].op0_addr_reg[0]\(31)
    );
\wdata_internal_DP[1][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(3),
      I1 => \op1[0]_76\(3),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(3),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(3),
      O => \genblk1[1].op0_addr_reg[0]\(3)
    );
\wdata_internal_DP[1][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(4),
      I1 => \op1[0]_76\(4),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(4),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(4),
      O => \genblk1[1].op0_addr_reg[0]\(4)
    );
\wdata_internal_DP[1][0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(5),
      I1 => \op1[0]_76\(5),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(5),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(5),
      O => \genblk1[1].op0_addr_reg[0]\(5)
    );
\wdata_internal_DP[1][0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(6),
      I1 => \op1[0]_76\(6),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(6),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(6),
      O => \genblk1[1].op0_addr_reg[0]\(6)
    );
\wdata_internal_DP[1][0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(7),
      I1 => \op1[0]_76\(7),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(7),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(7),
      O => \genblk1[1].op0_addr_reg[0]\(7)
    );
\wdata_internal_DP[1][0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(8),
      I1 => \op1[0]_76\(8),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(8),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(8),
      O => \genblk1[1].op0_addr_reg[0]\(8)
    );
\wdata_internal_DP[1][0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(9),
      I1 => \op1[0]_76\(9),
      I2 => \wdata_internal_DP_reg[1][0][0]\,
      I3 => \op0[1]_73\(9),
      I4 => \wdata_internal_DP_reg[1][0][0]_0\,
      I5 => \^op0[0]_74\(9),
      O => \genblk1[1].op0_addr_reg[0]\(9)
    );
\wdata_internal_DP[1][1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(0),
      I1 => \op1[0]_76\(0),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(0),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(0),
      O => \genblk1[1].op1_addr_reg[0]\(0)
    );
\wdata_internal_DP[1][1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(10),
      I1 => \op1[0]_76\(10),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(10),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(10),
      O => \genblk1[1].op1_addr_reg[0]\(10)
    );
\wdata_internal_DP[1][1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(11),
      I1 => \op1[0]_76\(11),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(11),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(11),
      O => \genblk1[1].op1_addr_reg[0]\(11)
    );
\wdata_internal_DP[1][1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(12),
      I1 => \op1[0]_76\(12),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(12),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(12),
      O => \genblk1[1].op1_addr_reg[0]\(12)
    );
\wdata_internal_DP[1][1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(13),
      I1 => \op1[0]_76\(13),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(13),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(13),
      O => \genblk1[1].op1_addr_reg[0]\(13)
    );
\wdata_internal_DP[1][1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(14),
      I1 => \op1[0]_76\(14),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(14),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(14),
      O => \genblk1[1].op1_addr_reg[0]\(14)
    );
\wdata_internal_DP[1][1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(15),
      I1 => \op1[0]_76\(15),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(15),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(15),
      O => \genblk1[1].op1_addr_reg[0]\(15)
    );
\wdata_internal_DP[1][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(16),
      I1 => \op1[0]_76\(16),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(16),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(16),
      O => \genblk1[1].op1_addr_reg[0]\(16)
    );
\wdata_internal_DP[1][1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(17),
      I1 => \op1[0]_76\(17),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(17),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(17),
      O => \genblk1[1].op1_addr_reg[0]\(17)
    );
\wdata_internal_DP[1][1][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(18),
      I1 => \op1[0]_76\(18),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(18),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(18),
      O => \genblk1[1].op1_addr_reg[0]\(18)
    );
\wdata_internal_DP[1][1][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(19),
      I1 => \op1[0]_76\(19),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(19),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(19),
      O => \genblk1[1].op1_addr_reg[0]\(19)
    );
\wdata_internal_DP[1][1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(1),
      I1 => \op1[0]_76\(1),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(1),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(1),
      O => \genblk1[1].op1_addr_reg[0]\(1)
    );
\wdata_internal_DP[1][1][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(20),
      I1 => \op1[0]_76\(20),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(20),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(20),
      O => \genblk1[1].op1_addr_reg[0]\(20)
    );
\wdata_internal_DP[1][1][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(21),
      I1 => \op1[0]_76\(21),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(21),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(21),
      O => \genblk1[1].op1_addr_reg[0]\(21)
    );
\wdata_internal_DP[1][1][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(22),
      I1 => \op1[0]_76\(22),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(22),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(22),
      O => \genblk1[1].op1_addr_reg[0]\(22)
    );
\wdata_internal_DP[1][1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(23),
      I1 => \op1[0]_76\(23),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(23),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(23),
      O => \genblk1[1].op1_addr_reg[0]\(23)
    );
\wdata_internal_DP[1][1][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(24),
      I1 => \op1[0]_76\(24),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(24),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(24),
      O => \genblk1[1].op1_addr_reg[0]\(24)
    );
\wdata_internal_DP[1][1][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(25),
      I1 => \op1[0]_76\(25),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(25),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(25),
      O => \genblk1[1].op1_addr_reg[0]\(25)
    );
\wdata_internal_DP[1][1][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(26),
      I1 => \op1[0]_76\(26),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(26),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(26),
      O => \genblk1[1].op1_addr_reg[0]\(26)
    );
\wdata_internal_DP[1][1][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(27),
      I1 => \op1[0]_76\(27),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(27),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(27),
      O => \genblk1[1].op1_addr_reg[0]\(27)
    );
\wdata_internal_DP[1][1][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(28),
      I1 => \op1[0]_76\(28),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(28),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(28),
      O => \genblk1[1].op1_addr_reg[0]\(28)
    );
\wdata_internal_DP[1][1][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(29),
      I1 => \op1[0]_76\(29),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(29),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(29),
      O => \genblk1[1].op1_addr_reg[0]\(29)
    );
\wdata_internal_DP[1][1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(2),
      I1 => \op1[0]_76\(2),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(2),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(2),
      O => \genblk1[1].op1_addr_reg[0]\(2)
    );
\wdata_internal_DP[1][1][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(30),
      I1 => \op1[0]_76\(30),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(30),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(30),
      O => \genblk1[1].op1_addr_reg[0]\(30)
    );
\wdata_internal_DP[1][1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(31),
      I1 => \op1[0]_76\(31),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(31),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(31),
      O => \genblk1[1].op1_addr_reg[0]\(31)
    );
\wdata_internal_DP[1][1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(3),
      I1 => \op1[0]_76\(3),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(3),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(3),
      O => \genblk1[1].op1_addr_reg[0]\(3)
    );
\wdata_internal_DP[1][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(4),
      I1 => \op1[0]_76\(4),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(4),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(4),
      O => \genblk1[1].op1_addr_reg[0]\(4)
    );
\wdata_internal_DP[1][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(5),
      I1 => \op1[0]_76\(5),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(5),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(5),
      O => \genblk1[1].op1_addr_reg[0]\(5)
    );
\wdata_internal_DP[1][1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(6),
      I1 => \op1[0]_76\(6),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(6),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(6),
      O => \genblk1[1].op1_addr_reg[0]\(6)
    );
\wdata_internal_DP[1][1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(7),
      I1 => \op1[0]_76\(7),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(7),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(7),
      O => \genblk1[1].op1_addr_reg[0]\(7)
    );
\wdata_internal_DP[1][1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(8),
      I1 => \op1[0]_76\(8),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(8),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(8),
      O => \genblk1[1].op1_addr_reg[0]\(8)
    );
\wdata_internal_DP[1][1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \op1[1]_75\(9),
      I1 => \op1[0]_76\(9),
      I2 => \wdata_internal_DP_reg[1][1][0]\,
      I3 => \op0[1]_73\(9),
      I4 => \wdata_internal_DP_reg[1][1][0]_0\,
      I5 => \^op0[0]_74\(9),
      O => \genblk1[1].op1_addr_reg[0]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen is
  port (
    done_internal : out STD_LOGIC;
    \shift_array_reg[0][0]\ : out STD_LOGIC;
    \shift_array_reg[0][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \shift_array_reg[0][1]\ : out STD_LOGIC;
    \shift_array_reg[0][2]\ : out STD_LOGIC;
    \shift_array_reg[0][3]\ : out STD_LOGIC;
    \shift_array_reg[0][4]\ : out STD_LOGIC;
    \shift_array_reg[0][5]_0\ : out STD_LOGIC;
    rd_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \j_reg[5]_0\ : in STD_LOGIC;
    stage_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    forward_internal : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen is
  signal \j[5]_i_1__0_n_0\ : STD_LOGIC;
  signal j_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \k[5]_i_1__0_n_0\ : STD_LOGIC;
  signal k_loop_done00 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal k_loop_done00_in : STD_LOGIC;
  signal k_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \m_m_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_m_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_m_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_m_1[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_DP : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s_m_1_DP : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_m_1_DP0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_m_1_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stage_DN : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stage_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \j[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \j[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \j[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \j[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \k[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \k[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \k[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \k[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_m_1_DP[1]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_m_1_DP[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_m_1_DP[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_m_1_DP[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \stage_DP[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \stage_DP[2]_i_1__0\ : label is "soft_lutpair21";
begin
\DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => m(7),
      I2 => stage_done,
      I3 => Q(0),
      I4 => forward_internal,
      O => done_internal
    );
\j[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg(0),
      O => p_0_in(0)
    );
\j[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg(0),
      I1 => j_reg(1),
      O => p_0_in(1)
    );
\j[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_reg(0),
      I1 => j_reg(1),
      I2 => j_reg(2),
      O => p_0_in(2)
    );
\j[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg(1),
      I1 => j_reg(0),
      I2 => j_reg(2),
      I3 => j_reg(3),
      O => p_0_in(3)
    );
\j[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg(2),
      I1 => j_reg(0),
      I2 => j_reg(1),
      I3 => j_reg(3),
      I4 => j_reg(4),
      O => p_0_in(4)
    );
\j[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \m_m_1[7]_i_3_n_0\,
      I1 => \m_m_1[7]_i_4_n_0\,
      I2 => \j_reg[5]_0\,
      O => \j[5]_i_1__0_n_0\
    );
\j[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg(3),
      I1 => j_reg(1),
      I2 => j_reg(0),
      I3 => j_reg(2),
      I4 => j_reg(4),
      I5 => j_reg(5),
      O => p_0_in(5)
    );
\j_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => j_reg(0),
      R => \j[5]_i_1__0_n_0\
    );
\j_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => j_reg(1),
      R => \j[5]_i_1__0_n_0\
    );
\j_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => j_reg(2),
      R => \j[5]_i_1__0_n_0\
    );
\j_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => j_reg(3),
      R => \j[5]_i_1__0_n_0\
    );
\j_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => j_reg(4),
      R => \j[5]_i_1__0_n_0\
    );
\j_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => j_reg(5),
      R => \j[5]_i_1__0_n_0\
    );
\k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_reg(0),
      O => \p_0_in__0\(0)
    );
\k[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_reg(0),
      I1 => k_reg(1),
      O => \p_0_in__0\(1)
    );
\k[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => k_reg(0),
      I1 => k_reg(1),
      I2 => k_reg(2),
      O => \p_0_in__0\(2)
    );
\k[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => k_reg(1),
      I1 => k_reg(0),
      I2 => k_reg(2),
      I3 => k_reg(3),
      O => \p_0_in__0\(3)
    );
\k[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => k_reg(2),
      I1 => k_reg(0),
      I2 => k_reg(1),
      I3 => k_reg(3),
      I4 => k_reg(4),
      O => \p_0_in__0\(4)
    );
\k[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \j_reg[5]_0\,
      O => \k[5]_i_1__0_n_0\
    );
\k[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_m_1[7]_i_3_n_0\,
      I1 => \m_m_1[7]_i_4_n_0\,
      O => sel
    );
\k[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => k_reg(3),
      I1 => k_reg(1),
      I2 => k_reg(0),
      I3 => k_reg(2),
      I4 => k_reg(4),
      I5 => k_reg(5),
      O => \p_0_in__0\(5)
    );
\k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \p_0_in__0\(0),
      Q => k_reg(0),
      R => \k[5]_i_1__0_n_0\
    );
\k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \p_0_in__0\(1),
      Q => k_reg(1),
      R => \k[5]_i_1__0_n_0\
    );
\k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \p_0_in__0\(2),
      Q => k_reg(2),
      R => \k[5]_i_1__0_n_0\
    );
\k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \p_0_in__0\(3),
      Q => k_reg(3),
      R => \k[5]_i_1__0_n_0\
    );
\k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \p_0_in__0\(4),
      Q => k_reg(4),
      R => \k[5]_i_1__0_n_0\
    );
\k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sel,
      D => \p_0_in__0\(5),
      Q => k_reg(5),
      R => \k[5]_i_1__0_n_0\
    );
\m_m_1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008000"
    )
        port map (
      I0 => \m_m_1[7]_i_3_n_0\,
      I1 => \m_m_1[7]_i_4_n_0\,
      I2 => \m_m_1[7]_i_5_n_0\,
      I3 => \m_m_1[7]_i_6_n_0\,
      I4 => k_loop_done00(6),
      I5 => k_loop_done00_in,
      O => p_0_in1_in
    );
\m_m_1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg(0),
      I1 => s_m_1_DP(0),
      I2 => s_m_1_DP(2),
      I3 => j_reg(2),
      I4 => s_m_1_DP(1),
      I5 => j_reg(1),
      O => \m_m_1[7]_i_3_n_0\
    );
\m_m_1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg(3),
      I1 => s_m_1_DP(3),
      I2 => s_m_1_DP(5),
      I3 => j_reg(5),
      I4 => s_m_1_DP(4),
      I5 => j_reg(4),
      O => \m_m_1[7]_i_4_n_0\
    );
\m_m_1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => k_reg(3),
      I1 => k_loop_done00(3),
      I2 => k_loop_done00(5),
      I3 => k_reg(5),
      I4 => k_loop_done00(4),
      I5 => k_reg(4),
      O => \m_m_1[7]_i_5_n_0\
    );
\m_m_1[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => k_reg(0),
      I1 => k_loop_done00(0),
      I2 => k_loop_done00(2),
      I3 => k_reg(2),
      I4 => k_loop_done00(1),
      I5 => k_reg(1),
      O => \m_m_1[7]_i_6_n_0\
    );
\m_m_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => p_0_in1_in,
      Q => \m_m_1_reg_n_0_[0]\,
      R => SR(0)
    );
\m_m_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \m_m_1_reg_n_0_[0]\,
      Q => k_loop_done00(0),
      R => SR(0)
    );
\m_m_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => k_loop_done00(0),
      Q => k_loop_done00(1),
      R => SR(0)
    );
\m_m_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => k_loop_done00(1),
      Q => k_loop_done00(2),
      R => SR(0)
    );
\m_m_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => k_loop_done00(2),
      Q => k_loop_done00(3),
      R => SR(0)
    );
\m_m_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => k_loop_done00(3),
      Q => k_loop_done00(4),
      R => SR(0)
    );
\m_m_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => k_loop_done00(4),
      Q => k_loop_done00(5),
      R => SR(0)
    );
\m_m_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => k_loop_done00(5),
      Q => k_loop_done00(6),
      R => SR(0)
    );
\m_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => '0',
      Q => \m_reg_n_0_[0]\,
      S => SR(0)
    );
\m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \m_reg_n_0_[0]\,
      Q => \m_reg_n_0_[1]\,
      R => SR(0)
    );
\m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => s_DP(1),
      Q => m(7),
      R => SR(0)
    );
\s_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => s_DP(2),
      Q => s_DP(1),
      R => SR(0)
    );
\s_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => s_DP(3),
      Q => s_DP(2),
      R => SR(0)
    );
\s_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => s_DP(4),
      Q => s_DP(3),
      R => SR(0)
    );
\s_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => s_DP(5),
      Q => s_DP(4),
      R => SR(0)
    );
\s_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \m_reg_n_0_[1]\,
      Q => s_DP(5),
      R => SR(0)
    );
\s_DP_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \m_reg_n_0_[0]\,
      Q => s_DP(6),
      S => SR(0)
    );
\s_m_1_DP[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_DP(1),
      O => s_m_1_DP0(0)
    );
\s_m_1_DP[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_DP(1),
      I1 => s_DP(2),
      O => \s_m_1_DP[1]_i_1__0_n_0\
    );
\s_m_1_DP[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => s_DP(2),
      I1 => s_DP(1),
      I2 => s_DP(3),
      O => \s_m_1_DP[2]_i_1_n_0\
    );
\s_m_1_DP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => s_DP(3),
      I1 => s_DP(1),
      I2 => s_DP(2),
      I3 => s_DP(4),
      O => \s_m_1_DP[3]_i_1_n_0\
    );
\s_m_1_DP[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => s_DP(4),
      I1 => s_DP(2),
      I2 => s_DP(1),
      I3 => s_DP(3),
      I4 => s_DP(5),
      O => \s_m_1_DP[4]_i_1_n_0\
    );
\s_m_1_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => s_DP(5),
      I1 => s_DP(3),
      I2 => s_DP(1),
      I3 => s_DP(2),
      I4 => s_DP(4),
      I5 => \m_reg_n_0_[1]\,
      O => \s_m_1_DP[5]_i_1_n_0\
    );
\s_m_1_DP_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => s_m_1_DP0(0),
      Q => s_m_1_DP(0),
      S => SR(0)
    );
\s_m_1_DP_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \s_m_1_DP[1]_i_1__0_n_0\,
      Q => s_m_1_DP(1),
      S => SR(0)
    );
\s_m_1_DP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \s_m_1_DP[2]_i_1_n_0\,
      Q => s_m_1_DP(2),
      S => SR(0)
    );
\s_m_1_DP_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \s_m_1_DP[3]_i_1_n_0\,
      Q => s_m_1_DP(3),
      S => SR(0)
    );
\s_m_1_DP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \s_m_1_DP[4]_i_1_n_0\,
      Q => s_m_1_DP(4),
      S => SR(0)
    );
\s_m_1_DP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => \s_m_1_DP[5]_i_1_n_0\,
      Q => s_m_1_DP(5),
      S => SR(0)
    );
sr_out: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83\
     port map (
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(8 downto 0) => \DELAY_BLOCK[17].shift_array_reg[18][8]\(8 downto 0),
      Q(5 downto 0) => j_reg(5 downto 0),
      clk => clk,
      forward_internal => forward_internal,
      k_loop_done00_in => k_loop_done00_in,
      m(0) => m(7),
      rd_addr(2 downto 0) => rd_addr(2 downto 0),
      s_DP(5 downto 0) => s_DP(6 downto 1),
      \shift_array_reg[0][0]_0\ => \shift_array_reg[0][0]\,
      \shift_array_reg[0][0]_1\(5 downto 0) => k_reg(5 downto 0),
      \shift_array_reg[0][1]_0\ => \shift_array_reg[0][1]\,
      \shift_array_reg[0][2]_0\ => \shift_array_reg[0][2]\,
      \shift_array_reg[0][3]_0\ => \shift_array_reg[0][3]\,
      \shift_array_reg[0][4]_0\ => \shift_array_reg[0][4]\,
      \shift_array_reg[0][5]_0\(5 downto 0) => \shift_array_reg[0][5]\(5 downto 0),
      \shift_array_reg[0][5]_1\ => \shift_array_reg[0][5]_0\,
      \shift_array_reg[0][6]_0\(2 downto 0) => stage_DP(2 downto 0)
    );
\stage_DP[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage_DP(0),
      O => stage_DN(0)
    );
\stage_DP[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => stage_DP(0),
      I1 => stage_DP(1),
      O => stage_DN(1)
    );
\stage_DP[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => stage_DP(0),
      I1 => stage_DP(1),
      I2 => stage_DP(2),
      O => stage_DN(2)
    );
\stage_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => stage_DN(0),
      Q => stage_DP(0),
      R => SR(0)
    );
\stage_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => stage_DN(1),
      Q => stage_DP(1),
      R => SR(0)
    );
\stage_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in1_in,
      D => stage_DN(2),
      Q => stage_DP(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith is
  port (
    done_polyArith : out STD_LOGIC;
    valid_reg_0 : out STD_LOGIC;
    swap : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    addr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    valid_1DP : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    valid_reg_1 : in STD_LOGIC;
    sub_opcode : in STD_LOGIC;
    grant_ext : in STD_LOGIC;
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    control_low_word : in STD_LOGIC_VECTOR ( 6 downto 0 );
    forward_internal : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    poly_base_a : in STD_LOGIC_VECTOR ( 0 to 0 );
    poly_base_b : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith is
  signal \^addr_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_out1 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \addr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal done_internal : STD_LOGIC;
  signal done_internal_1DP : STD_LOGIC;
  signal o_i_1_n_0 : STD_LOGIC;
  signal o_i_2_n_0 : STD_LOGIC;
  signal o_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal raddr_polyArith : STD_LOGIC_VECTOR ( 6 to 6 );
  signal ram_reg_i_48_n_0 : STD_LOGIC;
  signal ram_reg_i_49_n_0 : STD_LOGIC;
  signal ram_reg_i_50_n_0 : STD_LOGIC;
  signal ram_reg_i_51_n_0 : STD_LOGIC;
  signal ram_reg_i_52_n_0 : STD_LOGIC;
  signal ram_reg_i_53_n_0 : STD_LOGIC;
  signal ram_reg_i_54_n_0 : STD_LOGIC;
  signal sr_done_n_1 : STD_LOGIC;
  signal \^swap\ : STD_LOGIC;
  signal \swap_i_1__0_n_0\ : STD_LOGIC;
  signal valid_i_1_n_0 : STD_LOGIC;
  signal valid_polyArith_internal : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_reg[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addr_reg[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addr_reg[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addr_reg[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addr_reg[5]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of o_i_3 : label is "soft_lutpair24";
begin
  addr_out(5 downto 0) <= \^addr_out\(5 downto 0);
  swap <= \^swap\;
\addr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \^addr_out\(0),
      R => '0'
    );
\addr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \^addr_out\(1),
      R => '0'
    );
\addr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \^addr_out\(2),
      R => '0'
    );
\addr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \^addr_out\(3),
      R => '0'
    );
\addr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \^addr_out\(4),
      R => '0'
    );
\addr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => \^addr_out\(5),
      R => '0'
    );
\addr_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => addr_out1(6),
      Q => raddr_polyArith(6),
      R => '0'
    );
\addr_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => p_1_in(0)
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      O => p_1_in(1)
    );
\addr_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => p_1_in(2)
    );
\addr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => p_1_in(3)
    );
\addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      I5 => p_0_in(4),
      O => p_1_in(4)
    );
\addr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \addr_reg[5]_i_2_n_0\,
      I2 => p_0_in(5),
      O => p_1_in(5)
    );
\addr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      O => \addr_reg[5]_i_2_n_0\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => p_1_in(0),
      Q => p_0_in(1),
      R => o_i_1_n_0
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => p_1_in(1),
      Q => p_0_in(2),
      R => o_i_1_n_0
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => p_1_in(2),
      Q => p_0_in(3),
      R => o_i_1_n_0
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => p_1_in(3),
      Q => p_0_in(4),
      R => o_i_1_n_0
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => p_1_in(4),
      Q => p_0_in(5),
      R => o_i_1_n_0
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => p_1_in(5),
      Q => p_0_in(6),
      R => o_i_1_n_0
    );
done_internal_1DP_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sr_done_n_1,
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      O => done_internal
    );
done_internal_1DP_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_internal,
      Q => done_internal_1DP,
      R => '0'
    );
o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ntt_opcode,
      I1 => valid_reg_1,
      O => o_i_1_n_0
    );
o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => sr_done_n_1,
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      O => o_i_2_n_0
    );
o_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(0),
      O => o_i_3_n_0
    );
o_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => o_i_2_n_0,
      D => o_i_3_n_0,
      Q => p_0_in(0),
      R => o_i_1_n_0
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(6),
      I3 => control_low_word(6),
      I4 => ram_reg_i_48_n_0,
      O => ADDRARDADDR(6)
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(5),
      I3 => control_low_word(5),
      I4 => ram_reg_i_49_n_0,
      O => ADDRARDADDR(5)
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(4),
      I3 => control_low_word(4),
      I4 => ram_reg_i_50_n_0,
      O => ADDRARDADDR(4)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(3),
      I3 => control_low_word(3),
      I4 => ram_reg_i_51_n_0,
      O => ADDRARDADDR(3)
    );
ram_reg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => raddr_polyArith(6),
      I1 => ntt_opcode,
      I2 => poly_base_a(0),
      I3 => valid_reg_1,
      O => ram_reg_i_48_n_0
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => \^addr_out\(5),
      I1 => ntt_opcode,
      I2 => forward_internal,
      I3 => Q(5),
      I4 => ram_reg(5),
      I5 => valid_reg_1,
      O => ram_reg_i_49_n_0
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(2),
      I3 => control_low_word(2),
      I4 => ram_reg_i_52_n_0,
      O => ADDRARDADDR(2)
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => \^addr_out\(4),
      I1 => ntt_opcode,
      I2 => forward_internal,
      I3 => Q(4),
      I4 => ram_reg(4),
      I5 => valid_reg_1,
      O => ram_reg_i_50_n_0
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => \^addr_out\(3),
      I1 => ntt_opcode,
      I2 => forward_internal,
      I3 => Q(3),
      I4 => ram_reg(3),
      I5 => valid_reg_1,
      O => ram_reg_i_51_n_0
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => \^addr_out\(2),
      I1 => ntt_opcode,
      I2 => forward_internal,
      I3 => Q(2),
      I4 => ram_reg(2),
      I5 => valid_reg_1,
      O => ram_reg_i_52_n_0
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => \^addr_out\(1),
      I1 => ntt_opcode,
      I2 => forward_internal,
      I3 => Q(1),
      I4 => ram_reg(1),
      I5 => valid_reg_1,
      O => ram_reg_i_53_n_0
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22E2200000000"
    )
        port map (
      I0 => \^addr_out\(0),
      I1 => ntt_opcode,
      I2 => forward_internal,
      I3 => Q(0),
      I4 => ram_reg(0),
      I5 => valid_reg_1,
      O => ram_reg_i_54_n_0
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(1),
      I3 => control_low_word(1),
      I4 => ram_reg_i_53_n_0,
      O => ADDRARDADDR(1)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5410"
    )
        port map (
      I0 => valid_reg_1,
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(0),
      I3 => control_low_word(0),
      I4 => ram_reg_i_54_n_0,
      O => ADDRARDADDR(0)
    );
sr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3\
     port map (
      D(0) => addr_out1(6),
      clk => clk,
      p_0_in(0) => p_0_in(0),
      \shift_array_reg[0][13]_0\(1) => poly_base_a(0),
      \shift_array_reg[0][13]_0\(0) => poly_base_b(0)
    );
sr_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4\
     port map (
      \addr_reg_reg[0]\ => sr_done_n_1,
      clk => clk,
      done_internal_1DP => done_internal_1DP,
      done_polyArith => done_polyArith,
      p_0_in(6 downto 0) => p_0_in(6 downto 0),
      sub_opcode => sub_opcode
    );
\swap_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => sr_done_n_1,
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      I4 => \^swap\,
      I5 => p_0_in(0),
      O => \swap_i_1__0_n_0\
    );
swap_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \swap_i_1__0_n_0\,
      Q => \^swap\,
      R => '0'
    );
valid_1DP_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_polyArith_internal,
      I1 => valid_1DP,
      O => valid_reg_0
    );
valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF0000"
    )
        port map (
      I0 => sr_done_n_1,
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      I4 => valid_reg_1,
      I5 => ntt_opcode,
      O => valid_i_1_n_0
    );
valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => valid_i_1_n_0,
      Q => valid_polyArith_internal,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stage_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_array_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \m_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0\ : entity is "AddrGen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \addr0__1_carry__0_n_3\ : STD_LOGIC;
  signal \addr0__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_i_5_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_i_6_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_n_0\ : STD_LOGIC;
  signal \addr0__1_carry_n_1\ : STD_LOGIC;
  signal \addr0__1_carry_n_2\ : STD_LOGIC;
  signal \addr0__1_carry_n_3\ : STD_LOGIC;
  signal \j[5]_i_1_n_0\ : STD_LOGIC;
  signal j_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \k[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \k[5]_i_1_n_0\ : STD_LOGIC;
  signal \k[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \k[5]_i_4_n_0\ : STD_LOGIC;
  signal \k[5]_i_5_n_0\ : STD_LOGIC;
  signal k_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \m_m_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_m_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_DN : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \s_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_m_1_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_m_1_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_m_1_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_m_1_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_m_1_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_m_1_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_m_1_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_m_1_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal sr_out_n_0 : STD_LOGIC;
  signal sr_out_n_1 : STD_LOGIC;
  signal sr_out_n_2 : STD_LOGIC;
  signal \stage_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \stage_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \stage_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \stage_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \stage_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \stage_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \stage_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \stage_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \stage_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \stage_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \^stage_done\ : STD_LOGIC;
  signal \NLW_addr0__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr0__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \addr0__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \addr0__1_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \addr0__1_carry_i_3\ : label is "lutpair0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \j[1]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j[2]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \j[4]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \k[1]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \k[2]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \k[3]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \k[4]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_DP[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_DP[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_DP[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_DP[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_DP[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_m_1_DP[0]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_m_1_DP[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_m_1_DP[3]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_m_1_DP[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_m_1_DP[5]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \stage_DP[1]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \stage_DP[2]_i_2\ : label is "soft_lutpair35";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  stage_done <= \^stage_done\;
\addr0__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr0__1_carry_n_0\,
      CO(2) => \addr0__1_carry_n_1\,
      CO(1) => \addr0__1_carry_n_2\,
      CO(0) => \addr0__1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \addr0__1_carry_i_1_n_0\,
      DI(2) => \addr0__1_carry_i_2_n_0\,
      DI(1) => j_reg(5),
      DI(0) => k_reg(0),
      O(3 downto 0) => addr(3 downto 0),
      S(3) => \addr0__1_carry_i_3_n_0\,
      S(2) => \addr0__1_carry_i_4_n_0\,
      S(1) => \addr0__1_carry_i_5_n_0\,
      S(0) => \addr0__1_carry_i_6_n_0\
    );
\addr0__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr0__1_carry_n_0\,
      CO(3 downto 1) => \NLW_addr0__1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr0__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sr_out_n_2,
      O(3 downto 2) => \NLW_addr0__1_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => addr(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => sr_out_n_0,
      S(0) => sr_out_n_1
    );
\addr0__1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => k_reg(2),
      I1 => \m_reg_n_0_[2]\,
      I2 => j_reg(0),
      I3 => j_reg(4),
      O => \addr0__1_carry_i_1_n_0\
    );
\addr0__1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => j_reg(4),
      I1 => k_reg(2),
      I2 => j_reg(0),
      I3 => \m_reg_n_0_[2]\,
      O => \addr0__1_carry_i_2_n_0\
    );
\addr0__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => k_reg(3),
      I1 => \m_reg_n_0_[3]\,
      I2 => j_reg(0),
      I3 => j_reg(3),
      I4 => \addr0__1_carry_i_1_n_0\,
      O => \addr0__1_carry_i_3_n_0\
    );
\addr0__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"693C963C963C963C"
    )
        port map (
      I0 => \m_reg_n_0_[2]\,
      I1 => k_reg(2),
      I2 => j_reg(4),
      I3 => j_reg(0),
      I4 => \m_reg_n_0_[1]\,
      I5 => k_reg(1),
      O => \addr0__1_carry_i_4_n_0\
    );
\addr0__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => k_reg(1),
      I1 => j_reg(0),
      I2 => \m_reg_n_0_[1]\,
      I3 => j_reg(5),
      O => \addr0__1_carry_i_5_n_0\
    );
\addr0__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \m_reg_n_0_[0]\,
      I1 => j_reg(0),
      I2 => k_reg(0),
      O => \addr0__1_carry_i_6_n_0\
    );
\j[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg(0),
      O => \p_0_in__1\(0)
    );
\j[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg(0),
      I1 => j_reg(1),
      O => \p_0_in__1\(1)
    );
\j[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_reg(0),
      I1 => j_reg(1),
      I2 => j_reg(2),
      O => \p_0_in__1\(2)
    );
\j[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_reg(1),
      I1 => j_reg(0),
      I2 => j_reg(2),
      I3 => j_reg(3),
      O => \p_0_in__1\(3)
    );
\j[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_reg(2),
      I1 => j_reg(0),
      I2 => j_reg(1),
      I3 => j_reg(3),
      I4 => j_reg(4),
      O => \p_0_in__1\(4)
    );
\j[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \k[5]_i_2__0_n_0\,
      I1 => \m_reg[1]_0\,
      O => \j[5]_i_1_n_0\
    );
\j[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg(3),
      I1 => j_reg(1),
      I2 => j_reg(0),
      I3 => j_reg(2),
      I4 => j_reg(4),
      I5 => j_reg(5),
      O => \p_0_in__1\(5)
    );
\j_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => j_reg(0),
      R => \j[5]_i_1_n_0\
    );
\j_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => j_reg(1),
      R => \j[5]_i_1_n_0\
    );
\j_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => j_reg(2),
      R => \j[5]_i_1_n_0\
    );
\j_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => j_reg(3),
      R => \j[5]_i_1_n_0\
    );
\j_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => j_reg(4),
      R => \j[5]_i_1_n_0\
    );
\j_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => j_reg(5),
      R => \j[5]_i_1_n_0\
    );
\k[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_reg(0),
      O => \p_0_in__2\(0)
    );
\k[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => k_reg(0),
      I1 => k_reg(1),
      O => \p_0_in__2\(1)
    );
\k[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => k_reg(1),
      I1 => k_reg(0),
      I2 => k_reg(2),
      O => \k[2]_i_1__0_n_0\
    );
\k[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => k_reg(1),
      I1 => k_reg(0),
      I2 => k_reg(2),
      I3 => k_reg(3),
      O => \p_0_in__2\(3)
    );
\k[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => k_reg(2),
      I1 => k_reg(0),
      I2 => k_reg(1),
      I3 => k_reg(3),
      I4 => k_reg(4),
      O => \p_0_in__2\(4)
    );
\k[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^stage_done\,
      I1 => \m_reg[1]_0\,
      O => \k[5]_i_1_n_0\
    );
\k[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \k[5]_i_4_n_0\,
      I1 => \k[5]_i_5_n_0\,
      O => \k[5]_i_2__0_n_0\
    );
\k[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => k_reg(3),
      I1 => k_reg(1),
      I2 => k_reg(0),
      I3 => k_reg(2),
      I4 => k_reg(4),
      I5 => k_reg(5),
      O => \p_0_in__2\(5)
    );
\k[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg(0),
      I1 => \s_m_1_DP_reg_n_0_[0]\,
      I2 => \s_m_1_DP_reg_n_0_[2]\,
      I3 => j_reg(2),
      I4 => \s_m_1_DP_reg_n_0_[1]\,
      I5 => j_reg(1),
      O => \k[5]_i_4_n_0\
    );
\k[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg(3),
      I1 => \s_m_1_DP_reg_n_0_[3]\,
      I2 => \s_m_1_DP_reg_n_0_[5]\,
      I3 => j_reg(5),
      I4 => \s_m_1_DP_reg_n_0_[4]\,
      I5 => j_reg(4),
      O => \k[5]_i_5_n_0\
    );
\k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \k[5]_i_2__0_n_0\,
      D => \p_0_in__2\(0),
      Q => k_reg(0),
      R => \k[5]_i_1_n_0\
    );
\k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \k[5]_i_2__0_n_0\,
      D => \p_0_in__2\(1),
      Q => k_reg(1),
      R => \k[5]_i_1_n_0\
    );
\k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \k[5]_i_2__0_n_0\,
      D => \k[2]_i_1__0_n_0\,
      Q => k_reg(2),
      R => \k[5]_i_1_n_0\
    );
\k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \k[5]_i_2__0_n_0\,
      D => \p_0_in__2\(3),
      Q => k_reg(3),
      R => \k[5]_i_1_n_0\
    );
\k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \k[5]_i_2__0_n_0\,
      D => \p_0_in__2\(4),
      Q => k_reg(4),
      R => \k[5]_i_1_n_0\
    );
\k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \k[5]_i_2__0_n_0\,
      D => \p_0_in__2\(5),
      Q => k_reg(5),
      R => \k[5]_i_1_n_0\
    );
\m_m_1[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_reg[1]_0\,
      O => \^sr\(0)
    );
\m_m_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \^stage_done\,
      Q => \m_m_1_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\m_m_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[0]\,
      Q => \m_m_1_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\m_m_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[1]\,
      Q => \m_m_1_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\m_m_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[2]\,
      Q => \m_m_1_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\m_m_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[3]\,
      Q => \m_m_1_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\m_m_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[4]\,
      Q => \m_m_1_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\m_m_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[5]\,
      Q => \m_m_1_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\m_m_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_m_1_reg_n_0_[6]\,
      Q => \m_m_1_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\m_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => '0',
      Q => \m_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[0]\,
      Q => \m_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[1]\,
      Q => \m_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[2]\,
      Q => \m_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\m_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[3]\,
      Q => \m_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[4]\,
      Q => \m_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\m_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[5]\,
      Q => \m_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \m_reg_n_0_[6]\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\s_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[2]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[0]\,
      I3 => \s_DP_reg_n_0_[2]\,
      O => s_DN(1)
    );
\s_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[2]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[0]\,
      I3 => \s_DP_reg_n_0_[3]\,
      O => s_DN(2)
    );
\s_DP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[2]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[0]\,
      I3 => \s_DP_reg_n_0_[4]\,
      O => s_DN(3)
    );
\s_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[2]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[0]\,
      I3 => \s_DP_reg_n_0_[5]\,
      O => s_DN(4)
    );
\s_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[2]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[0]\,
      I3 => \m_reg_n_0_[0]\,
      O => s_DN(5)
    );
\s_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => s_DN(1),
      Q => \s_DP_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\s_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => s_DN(2),
      Q => \s_DP_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\s_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => s_DN(3),
      Q => \s_DP_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\s_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => s_DN(4),
      Q => \s_DP_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\s_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => s_DN(5),
      Q => \s_DP_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\s_m_1_DP[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[0]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[2]\,
      I3 => \s_DP_reg_n_0_[1]\,
      O => \s_m_1_DP[0]_i_1__0_n_0\
    );
\s_m_1_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90999999"
    )
        port map (
      I0 => \s_DP_reg_n_0_[1]\,
      I1 => \s_DP_reg_n_0_[2]\,
      I2 => \stage_DP_reg_n_0_[0]\,
      I3 => \stage_DP_reg_n_0_[1]\,
      I4 => \stage_DP_reg_n_0_[2]\,
      O => \s_m_1_DP[1]_i_1_n_0\
    );
\s_m_1_DP[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E100E1E1E1E1E1E1"
    )
        port map (
      I0 => \s_DP_reg_n_0_[2]\,
      I1 => \s_DP_reg_n_0_[1]\,
      I2 => \s_DP_reg_n_0_[3]\,
      I3 => \stage_DP_reg_n_0_[0]\,
      I4 => \stage_DP_reg_n_0_[1]\,
      I5 => \stage_DP_reg_n_0_[2]\,
      O => \s_m_1_DP[2]_i_1__0_n_0\
    );
\s_m_1_DP[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => \s_DP_reg_n_0_[3]\,
      I1 => \s_DP_reg_n_0_[1]\,
      I2 => \s_DP_reg_n_0_[2]\,
      I3 => \s_DP_reg_n_0_[4]\,
      I4 => \s_m_1_DP[4]_i_2_n_0\,
      O => \s_m_1_DP[3]_i_1__0_n_0\
    );
\s_m_1_DP[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => \s_DP_reg_n_0_[4]\,
      I1 => \s_DP_reg_n_0_[2]\,
      I2 => \s_DP_reg_n_0_[1]\,
      I3 => \s_DP_reg_n_0_[3]\,
      I4 => \s_DP_reg_n_0_[5]\,
      I5 => \s_m_1_DP[4]_i_2_n_0\,
      O => \s_m_1_DP[4]_i_1__0_n_0\
    );
\s_m_1_DP[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[0]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[2]\,
      O => \s_m_1_DP[4]_i_2_n_0\
    );
\s_m_1_DP[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E133E1E1E1E1E1E1"
    )
        port map (
      I0 => \s_DP_reg_n_0_[5]\,
      I1 => \s_m_1_DP[5]_i_2_n_0\,
      I2 => \m_reg_n_0_[0]\,
      I3 => \stage_DP_reg_n_0_[0]\,
      I4 => \stage_DP_reg_n_0_[1]\,
      I5 => \stage_DP_reg_n_0_[2]\,
      O => \s_m_1_DP[5]_i_1__0_n_0\
    );
\s_m_1_DP[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \s_DP_reg_n_0_[3]\,
      I1 => \s_DP_reg_n_0_[1]\,
      I2 => \s_DP_reg_n_0_[2]\,
      I3 => \s_DP_reg_n_0_[4]\,
      I4 => \s_m_1_DP[4]_i_2_n_0\,
      O => \s_m_1_DP[5]_i_2_n_0\
    );
\s_m_1_DP_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \s_m_1_DP[0]_i_1__0_n_0\,
      Q => \s_m_1_DP_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\s_m_1_DP_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \s_m_1_DP[1]_i_1_n_0\,
      Q => \s_m_1_DP_reg_n_0_[1]\,
      S => \^sr\(0)
    );
\s_m_1_DP_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \s_m_1_DP[2]_i_1__0_n_0\,
      Q => \s_m_1_DP_reg_n_0_[2]\,
      S => \^sr\(0)
    );
\s_m_1_DP_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \s_m_1_DP[3]_i_1__0_n_0\,
      Q => \s_m_1_DP_reg_n_0_[3]\,
      S => \^sr\(0)
    );
\s_m_1_DP_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \s_m_1_DP[4]_i_1__0_n_0\,
      Q => \s_m_1_DP_reg_n_0_[4]\,
      S => \^sr\(0)
    );
\s_m_1_DP_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \s_m_1_DP[5]_i_1__0_n_0\,
      Q => \s_m_1_DP_reg_n_0_[5]\,
      S => \^sr\(0)
    );
sr_out: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2\
     port map (
      D(5 downto 0) => addr(5 downto 0),
      DI(0) => sr_out_n_2,
      Q(3) => \^q\(0),
      Q(2) => \m_reg_n_0_[5]\,
      Q(1) => \m_reg_n_0_[4]\,
      Q(0) => \m_reg_n_0_[3]\,
      S(1) => sr_out_n_0,
      S(0) => sr_out_n_1,
      \addr0__1_carry__0_i_2_0\(2 downto 0) => k_reg(5 downto 3),
      clk => clk,
      \shift_array_reg[0][5]_0\(3 downto 0) => j_reg(3 downto 0),
      \shift_array_reg[0][8]_0\(8 downto 0) => \shift_array_reg[0][8]\(8 downto 0),
      \shift_array_reg[0][8]_1\(2) => \stage_DP_reg_n_0_[2]\,
      \shift_array_reg[0][8]_1\(1) => \stage_DP_reg_n_0_[1]\,
      \shift_array_reg[0][8]_1\(0) => \stage_DP_reg_n_0_[0]\
    );
\stage_DP[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[0]\,
      O => \stage_DP[0]_i_1__0_n_0\
    );
\stage_DP[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[0]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      O => \stage_DP[1]_i_1__0_n_0\
    );
\stage_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000000000"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[0]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[2]\,
      I3 => \stage_DP[2]_i_3_n_0\,
      I4 => \stage_DP[2]_i_4_n_0\,
      I5 => \k[5]_i_2__0_n_0\,
      O => \^stage_done\
    );
\stage_DP[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \stage_DP_reg_n_0_[0]\,
      I1 => \stage_DP_reg_n_0_[1]\,
      I2 => \stage_DP_reg_n_0_[2]\,
      O => \stage_DP[2]_i_2_n_0\
    );
\stage_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => k_reg(3),
      I1 => k_reg(5),
      I2 => k_reg(4),
      I3 => k_reg(2),
      I4 => k_reg(0),
      I5 => k_reg(1),
      O => \stage_DP[2]_i_3_n_0\
    );
\stage_DP[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \m_m_1_reg_n_0_[7]\,
      I1 => \m_m_1_reg_n_0_[6]\,
      I2 => \stage_DP[2]_i_5_n_0\,
      I3 => \stage_DP[2]_i_6_n_0\,
      O => \stage_DP[2]_i_4_n_0\
    );
\stage_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => k_reg(3),
      I1 => \m_m_1_reg_n_0_[3]\,
      I2 => \m_m_1_reg_n_0_[5]\,
      I3 => k_reg(5),
      I4 => \m_m_1_reg_n_0_[4]\,
      I5 => k_reg(4),
      O => \stage_DP[2]_i_5_n_0\
    );
\stage_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => k_reg(0),
      I1 => \m_m_1_reg_n_0_[0]\,
      I2 => \m_m_1_reg_n_0_[2]\,
      I3 => k_reg(2),
      I4 => \m_m_1_reg_n_0_[1]\,
      I5 => k_reg(1),
      O => \stage_DP[2]_i_6_n_0\
    );
\stage_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \stage_DP[0]_i_1__0_n_0\,
      Q => \stage_DP_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\stage_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \stage_DP[1]_i_1__0_n_0\,
      Q => \stage_DP_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\stage_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^stage_done\,
      D => \stage_DP[2]_i_2_n_0\,
      Q => \stage_DP_reg_n_0_[2]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler is
  port (
    \genblk2[1].io_ram_wen_local_b1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk2[0].io_ram_wen_local_b1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk2[0].io_ram_wen_local_b0_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wdata_internal_DP_reg[1][1][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][1][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][0][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[1][1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \waddr_internal_DP_reg[5]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \waddr_internal_DP_reg[4]_0\ : in STD_LOGIC;
    \waddr_internal_DP_reg[3]_0\ : in STD_LOGIC;
    \waddr_internal_DP_reg[2]_0\ : in STD_LOGIC;
    \waddr_internal_DP_reg[1]_0\ : in STD_LOGIC;
    \waddr_internal_DP_reg[0]_0\ : in STD_LOGIC;
    \genblk1[1].op_addr_sel_1DP_reg_0\ : in STD_LOGIC;
    \genblk2[1].io_ram_wen_local_b1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    done_DP : in STD_LOGIC;
    \genblk2[1].io_ram_wen_local_b0\ : in STD_LOGIC;
    \genblk2[0].io_ram_wen_local_b1\ : in STD_LOGIC;
    \genblk2[0].io_ram_wen_local_b0\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].dest_rom_gap_1DP_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \shift_array_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ntt_opcode : in STD_LOGIC;
    sub_opcode : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler is
  signal \DELAY_BLOCK[0].shift_array_reg[1]_64\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk1[0].dest_rom_gap_1DP\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \genblk1[0].op1_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \genblk1[0].op1_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_0\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_1\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_10\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_11\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_12\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_13\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_14\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_15\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_16\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_17\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_18\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_19\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_2\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_20\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_21\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_22\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_23\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_24\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_25\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_26\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_27\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_28\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_29\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_3\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_30\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_31\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_4\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_5\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_6\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_7\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_8\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_e0_n_9\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_0\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_1\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_10\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_11\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_12\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_13\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_14\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_15\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_16\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_17\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_18\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_19\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_2\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_20\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_21\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_22\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_23\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_24\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_25\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_26\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_27\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_28\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_29\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_3\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_30\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_31\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_4\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_5\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_6\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_7\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_8\ : STD_LOGIC;
  signal \genblk1[0].sr_wdata_o0_n_9\ : STD_LOGIC;
  signal \genblk1[1].op0_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].op0_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].op0_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \genblk1[1].op0_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \genblk1[1].op1_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].op1_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \genblk1[1].op1_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \genblk1[1].op1_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \genblk1[1].op_addr_sel_1DP\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e0_n_9\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_e1_n_9\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o0_n_9\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr_wdata_o1_n_9\ : STD_LOGIC;
  signal ntt_core_ram_waddr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ntt_core_ram_wdata[0][0]_66\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ntt_core_ram_wdata[0][1]_67\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ntt_core_ram_wdata[1][0]_68\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ntt_core_ram_wdata[1][1]_69\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op0[0]_74\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shift_array_reg[0]_65\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sr_ident_store_n_0 : STD_LOGIC;
  signal sr_ident_store_n_1 : STD_LOGIC;
  signal sr_waddr_n_0 : STD_LOGIC;
  signal sr_waddr_n_1 : STD_LOGIC;
  signal sr_waddr_n_2 : STD_LOGIC;
  signal sr_waddr_n_3 : STD_LOGIC;
  signal sr_waddr_n_4 : STD_LOGIC;
  signal sr_waddr_n_5 : STD_LOGIC;
  signal swap_reg_n_0 : STD_LOGIC;
  signal \wdata_internal[0][1]_72\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \wdata_internal[1][0]_71\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \wdata_internal[1][1]_70\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wen : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk1[1].op0_addr[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \genblk1[1].op0_addr[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \genblk1[1].op1_addr[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \genblk1[1].op1_addr[1]_i_1\ : label is "soft_lutpair37";
begin
\genblk1[0].dest_rom_gap_1DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].dest_rom_gap_1DP_reg[1]_0\(0),
      Q => \genblk1[0].dest_rom_gap_1DP\(0),
      R => '0'
    );
\genblk1[0].dest_rom_gap_1DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].dest_rom_gap_1DP_reg[1]_0\(1),
      Q => \genblk1[0].dest_rom_gap_1DP\(1),
      R => '0'
    );
\genblk1[0].op1_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].dest_rom_gap_1DP\(0),
      Q => \genblk1[0].op1_addr_reg_n_0_[0]\,
      R => '0'
    );
\genblk1[0].op1_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].dest_rom_gap_1DP\(1),
      Q => \genblk1[0].op1_addr_reg_n_0_[1]\,
      R => '0'
    );
\genblk1[0].sr_wdata_e0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73
     port map (
      Q(31) => \genblk1[0].sr_wdata_e0_n_0\,
      Q(30) => \genblk1[0].sr_wdata_e0_n_1\,
      Q(29) => \genblk1[0].sr_wdata_e0_n_2\,
      Q(28) => \genblk1[0].sr_wdata_e0_n_3\,
      Q(27) => \genblk1[0].sr_wdata_e0_n_4\,
      Q(26) => \genblk1[0].sr_wdata_e0_n_5\,
      Q(25) => \genblk1[0].sr_wdata_e0_n_6\,
      Q(24) => \genblk1[0].sr_wdata_e0_n_7\,
      Q(23) => \genblk1[0].sr_wdata_e0_n_8\,
      Q(22) => \genblk1[0].sr_wdata_e0_n_9\,
      Q(21) => \genblk1[0].sr_wdata_e0_n_10\,
      Q(20) => \genblk1[0].sr_wdata_e0_n_11\,
      Q(19) => \genblk1[0].sr_wdata_e0_n_12\,
      Q(18) => \genblk1[0].sr_wdata_e0_n_13\,
      Q(17) => \genblk1[0].sr_wdata_e0_n_14\,
      Q(16) => \genblk1[0].sr_wdata_e0_n_15\,
      Q(15) => \genblk1[0].sr_wdata_e0_n_16\,
      Q(14) => \genblk1[0].sr_wdata_e0_n_17\,
      Q(13) => \genblk1[0].sr_wdata_e0_n_18\,
      Q(12) => \genblk1[0].sr_wdata_e0_n_19\,
      Q(11) => \genblk1[0].sr_wdata_e0_n_20\,
      Q(10) => \genblk1[0].sr_wdata_e0_n_21\,
      Q(9) => \genblk1[0].sr_wdata_e0_n_22\,
      Q(8) => \genblk1[0].sr_wdata_e0_n_23\,
      Q(7) => \genblk1[0].sr_wdata_e0_n_24\,
      Q(6) => \genblk1[0].sr_wdata_e0_n_25\,
      Q(5) => \genblk1[0].sr_wdata_e0_n_26\,
      Q(4) => \genblk1[0].sr_wdata_e0_n_27\,
      Q(3) => \genblk1[0].sr_wdata_e0_n_28\,
      Q(2) => \genblk1[0].sr_wdata_e0_n_29\,
      Q(1) => \genblk1[0].sr_wdata_e0_n_30\,
      Q(0) => \genblk1[0].sr_wdata_e0_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0]_65\(31 downto 0)
    );
\genblk1[0].sr_wdata_e1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74
     port map (
      Q(31 downto 0) => \shift_array_reg[0]_65\(31 downto 0),
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]_2\(31 downto 0)
    );
\genblk1[0].sr_wdata_o0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75
     port map (
      Q(31) => \genblk1[0].sr_wdata_o0_n_0\,
      Q(30) => \genblk1[0].sr_wdata_o0_n_1\,
      Q(29) => \genblk1[0].sr_wdata_o0_n_2\,
      Q(28) => \genblk1[0].sr_wdata_o0_n_3\,
      Q(27) => \genblk1[0].sr_wdata_o0_n_4\,
      Q(26) => \genblk1[0].sr_wdata_o0_n_5\,
      Q(25) => \genblk1[0].sr_wdata_o0_n_6\,
      Q(24) => \genblk1[0].sr_wdata_o0_n_7\,
      Q(23) => \genblk1[0].sr_wdata_o0_n_8\,
      Q(22) => \genblk1[0].sr_wdata_o0_n_9\,
      Q(21) => \genblk1[0].sr_wdata_o0_n_10\,
      Q(20) => \genblk1[0].sr_wdata_o0_n_11\,
      Q(19) => \genblk1[0].sr_wdata_o0_n_12\,
      Q(18) => \genblk1[0].sr_wdata_o0_n_13\,
      Q(17) => \genblk1[0].sr_wdata_o0_n_14\,
      Q(16) => \genblk1[0].sr_wdata_o0_n_15\,
      Q(15) => \genblk1[0].sr_wdata_o0_n_16\,
      Q(14) => \genblk1[0].sr_wdata_o0_n_17\,
      Q(13) => \genblk1[0].sr_wdata_o0_n_18\,
      Q(12) => \genblk1[0].sr_wdata_o0_n_19\,
      Q(11) => \genblk1[0].sr_wdata_o0_n_20\,
      Q(10) => \genblk1[0].sr_wdata_o0_n_21\,
      Q(9) => \genblk1[0].sr_wdata_o0_n_22\,
      Q(8) => \genblk1[0].sr_wdata_o0_n_23\,
      Q(7) => \genblk1[0].sr_wdata_o0_n_24\,
      Q(6) => \genblk1[0].sr_wdata_o0_n_25\,
      Q(5) => \genblk1[0].sr_wdata_o0_n_26\,
      Q(4) => \genblk1[0].sr_wdata_o0_n_27\,
      Q(3) => \genblk1[0].sr_wdata_o0_n_28\,
      Q(2) => \genblk1[0].sr_wdata_o0_n_29\,
      Q(1) => \genblk1[0].sr_wdata_o0_n_30\,
      Q(0) => \genblk1[0].sr_wdata_o0_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \DELAY_BLOCK[0].shift_array_reg[1]_64\(31 downto 0)
    );
\genblk1[0].sr_wdata_o1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76\
     port map (
      Q(31 downto 0) => \DELAY_BLOCK[0].shift_array_reg[1]_64\(31 downto 0),
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]_1\(31 downto 0)
    );
\genblk1[1].op0_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \genblk1[0].dest_rom_gap_1DP\(0),
      I1 => \genblk1[1].op_addr_sel_1DP\,
      O => \genblk1[1].op0_addr[0]_i_1_n_0\
    );
\genblk1[1].op0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \genblk1[0].dest_rom_gap_1DP\(1),
      I1 => \genblk1[1].op_addr_sel_1DP\,
      O => \genblk1[1].op0_addr[1]_i_1_n_0\
    );
\genblk1[1].op0_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].op0_addr[0]_i_1_n_0\,
      Q => \genblk1[1].op0_addr_reg_n_0_[0]\,
      R => '0'
    );
\genblk1[1].op0_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].op0_addr[1]_i_1_n_0\,
      Q => \genblk1[1].op0_addr_reg_n_0_[1]\,
      R => '0'
    );
\genblk1[1].op1_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \genblk1[0].dest_rom_gap_1DP\(0),
      I1 => \genblk1[1].op_addr_sel_1DP\,
      O => \genblk1[1].op1_addr[0]_i_1_n_0\
    );
\genblk1[1].op1_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \genblk1[0].dest_rom_gap_1DP\(1),
      I1 => \genblk1[1].op_addr_sel_1DP\,
      O => \genblk1[1].op1_addr[1]_i_1_n_0\
    );
\genblk1[1].op1_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].op1_addr[0]_i_1_n_0\,
      Q => \genblk1[1].op1_addr_reg_n_0_[0]\,
      R => '0'
    );
\genblk1[1].op1_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].op1_addr[1]_i_1_n_0\,
      Q => \genblk1[1].op1_addr_reg_n_0_[1]\,
      R => '0'
    );
\genblk1[1].op_addr_sel_1DP_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].op_addr_sel_1DP_reg_0\,
      Q => \genblk1[1].op_addr_sel_1DP\,
      R => '0'
    );
\genblk1[1].sr_wdata_e0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77
     port map (
      Q(31) => \genblk1[1].sr_wdata_e0_n_0\,
      Q(30) => \genblk1[1].sr_wdata_e0_n_1\,
      Q(29) => \genblk1[1].sr_wdata_e0_n_2\,
      Q(28) => \genblk1[1].sr_wdata_e0_n_3\,
      Q(27) => \genblk1[1].sr_wdata_e0_n_4\,
      Q(26) => \genblk1[1].sr_wdata_e0_n_5\,
      Q(25) => \genblk1[1].sr_wdata_e0_n_6\,
      Q(24) => \genblk1[1].sr_wdata_e0_n_7\,
      Q(23) => \genblk1[1].sr_wdata_e0_n_8\,
      Q(22) => \genblk1[1].sr_wdata_e0_n_9\,
      Q(21) => \genblk1[1].sr_wdata_e0_n_10\,
      Q(20) => \genblk1[1].sr_wdata_e0_n_11\,
      Q(19) => \genblk1[1].sr_wdata_e0_n_12\,
      Q(18) => \genblk1[1].sr_wdata_e0_n_13\,
      Q(17) => \genblk1[1].sr_wdata_e0_n_14\,
      Q(16) => \genblk1[1].sr_wdata_e0_n_15\,
      Q(15) => \genblk1[1].sr_wdata_e0_n_16\,
      Q(14) => \genblk1[1].sr_wdata_e0_n_17\,
      Q(13) => \genblk1[1].sr_wdata_e0_n_18\,
      Q(12) => \genblk1[1].sr_wdata_e0_n_19\,
      Q(11) => \genblk1[1].sr_wdata_e0_n_20\,
      Q(10) => \genblk1[1].sr_wdata_e0_n_21\,
      Q(9) => \genblk1[1].sr_wdata_e0_n_22\,
      Q(8) => \genblk1[1].sr_wdata_e0_n_23\,
      Q(7) => \genblk1[1].sr_wdata_e0_n_24\,
      Q(6) => \genblk1[1].sr_wdata_e0_n_25\,
      Q(5) => \genblk1[1].sr_wdata_e0_n_26\,
      Q(4) => \genblk1[1].sr_wdata_e0_n_27\,
      Q(3) => \genblk1[1].sr_wdata_e0_n_28\,
      Q(2) => \genblk1[1].sr_wdata_e0_n_29\,
      Q(1) => \genblk1[1].sr_wdata_e0_n_30\,
      Q(0) => \genblk1[1].sr_wdata_e0_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31) => \genblk1[1].sr_wdata_e1_n_0\,
      \shift_array_reg[0][31]_0\(30) => \genblk1[1].sr_wdata_e1_n_1\,
      \shift_array_reg[0][31]_0\(29) => \genblk1[1].sr_wdata_e1_n_2\,
      \shift_array_reg[0][31]_0\(28) => \genblk1[1].sr_wdata_e1_n_3\,
      \shift_array_reg[0][31]_0\(27) => \genblk1[1].sr_wdata_e1_n_4\,
      \shift_array_reg[0][31]_0\(26) => \genblk1[1].sr_wdata_e1_n_5\,
      \shift_array_reg[0][31]_0\(25) => \genblk1[1].sr_wdata_e1_n_6\,
      \shift_array_reg[0][31]_0\(24) => \genblk1[1].sr_wdata_e1_n_7\,
      \shift_array_reg[0][31]_0\(23) => \genblk1[1].sr_wdata_e1_n_8\,
      \shift_array_reg[0][31]_0\(22) => \genblk1[1].sr_wdata_e1_n_9\,
      \shift_array_reg[0][31]_0\(21) => \genblk1[1].sr_wdata_e1_n_10\,
      \shift_array_reg[0][31]_0\(20) => \genblk1[1].sr_wdata_e1_n_11\,
      \shift_array_reg[0][31]_0\(19) => \genblk1[1].sr_wdata_e1_n_12\,
      \shift_array_reg[0][31]_0\(18) => \genblk1[1].sr_wdata_e1_n_13\,
      \shift_array_reg[0][31]_0\(17) => \genblk1[1].sr_wdata_e1_n_14\,
      \shift_array_reg[0][31]_0\(16) => \genblk1[1].sr_wdata_e1_n_15\,
      \shift_array_reg[0][31]_0\(15) => \genblk1[1].sr_wdata_e1_n_16\,
      \shift_array_reg[0][31]_0\(14) => \genblk1[1].sr_wdata_e1_n_17\,
      \shift_array_reg[0][31]_0\(13) => \genblk1[1].sr_wdata_e1_n_18\,
      \shift_array_reg[0][31]_0\(12) => \genblk1[1].sr_wdata_e1_n_19\,
      \shift_array_reg[0][31]_0\(11) => \genblk1[1].sr_wdata_e1_n_20\,
      \shift_array_reg[0][31]_0\(10) => \genblk1[1].sr_wdata_e1_n_21\,
      \shift_array_reg[0][31]_0\(9) => \genblk1[1].sr_wdata_e1_n_22\,
      \shift_array_reg[0][31]_0\(8) => \genblk1[1].sr_wdata_e1_n_23\,
      \shift_array_reg[0][31]_0\(7) => \genblk1[1].sr_wdata_e1_n_24\,
      \shift_array_reg[0][31]_0\(6) => \genblk1[1].sr_wdata_e1_n_25\,
      \shift_array_reg[0][31]_0\(5) => \genblk1[1].sr_wdata_e1_n_26\,
      \shift_array_reg[0][31]_0\(4) => \genblk1[1].sr_wdata_e1_n_27\,
      \shift_array_reg[0][31]_0\(3) => \genblk1[1].sr_wdata_e1_n_28\,
      \shift_array_reg[0][31]_0\(2) => \genblk1[1].sr_wdata_e1_n_29\,
      \shift_array_reg[0][31]_0\(1) => \genblk1[1].sr_wdata_e1_n_30\,
      \shift_array_reg[0][31]_0\(0) => \genblk1[1].sr_wdata_e1_n_31\
    );
\genblk1[1].sr_wdata_e1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78
     port map (
      Q(31) => \genblk1[1].sr_wdata_e1_n_0\,
      Q(30) => \genblk1[1].sr_wdata_e1_n_1\,
      Q(29) => \genblk1[1].sr_wdata_e1_n_2\,
      Q(28) => \genblk1[1].sr_wdata_e1_n_3\,
      Q(27) => \genblk1[1].sr_wdata_e1_n_4\,
      Q(26) => \genblk1[1].sr_wdata_e1_n_5\,
      Q(25) => \genblk1[1].sr_wdata_e1_n_6\,
      Q(24) => \genblk1[1].sr_wdata_e1_n_7\,
      Q(23) => \genblk1[1].sr_wdata_e1_n_8\,
      Q(22) => \genblk1[1].sr_wdata_e1_n_9\,
      Q(21) => \genblk1[1].sr_wdata_e1_n_10\,
      Q(20) => \genblk1[1].sr_wdata_e1_n_11\,
      Q(19) => \genblk1[1].sr_wdata_e1_n_12\,
      Q(18) => \genblk1[1].sr_wdata_e1_n_13\,
      Q(17) => \genblk1[1].sr_wdata_e1_n_14\,
      Q(16) => \genblk1[1].sr_wdata_e1_n_15\,
      Q(15) => \genblk1[1].sr_wdata_e1_n_16\,
      Q(14) => \genblk1[1].sr_wdata_e1_n_17\,
      Q(13) => \genblk1[1].sr_wdata_e1_n_18\,
      Q(12) => \genblk1[1].sr_wdata_e1_n_19\,
      Q(11) => \genblk1[1].sr_wdata_e1_n_20\,
      Q(10) => \genblk1[1].sr_wdata_e1_n_21\,
      Q(9) => \genblk1[1].sr_wdata_e1_n_22\,
      Q(8) => \genblk1[1].sr_wdata_e1_n_23\,
      Q(7) => \genblk1[1].sr_wdata_e1_n_24\,
      Q(6) => \genblk1[1].sr_wdata_e1_n_25\,
      Q(5) => \genblk1[1].sr_wdata_e1_n_26\,
      Q(4) => \genblk1[1].sr_wdata_e1_n_27\,
      Q(3) => \genblk1[1].sr_wdata_e1_n_28\,
      Q(2) => \genblk1[1].sr_wdata_e1_n_29\,
      Q(1) => \genblk1[1].sr_wdata_e1_n_30\,
      Q(0) => \genblk1[1].sr_wdata_e1_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]_0\(31 downto 0)
    );
\genblk1[1].sr_wdata_o0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79
     port map (
      Q(31) => \genblk1[1].sr_wdata_o0_n_0\,
      Q(30) => \genblk1[1].sr_wdata_o0_n_1\,
      Q(29) => \genblk1[1].sr_wdata_o0_n_2\,
      Q(28) => \genblk1[1].sr_wdata_o0_n_3\,
      Q(27) => \genblk1[1].sr_wdata_o0_n_4\,
      Q(26) => \genblk1[1].sr_wdata_o0_n_5\,
      Q(25) => \genblk1[1].sr_wdata_o0_n_6\,
      Q(24) => \genblk1[1].sr_wdata_o0_n_7\,
      Q(23) => \genblk1[1].sr_wdata_o0_n_8\,
      Q(22) => \genblk1[1].sr_wdata_o0_n_9\,
      Q(21) => \genblk1[1].sr_wdata_o0_n_10\,
      Q(20) => \genblk1[1].sr_wdata_o0_n_11\,
      Q(19) => \genblk1[1].sr_wdata_o0_n_12\,
      Q(18) => \genblk1[1].sr_wdata_o0_n_13\,
      Q(17) => \genblk1[1].sr_wdata_o0_n_14\,
      Q(16) => \genblk1[1].sr_wdata_o0_n_15\,
      Q(15) => \genblk1[1].sr_wdata_o0_n_16\,
      Q(14) => \genblk1[1].sr_wdata_o0_n_17\,
      Q(13) => \genblk1[1].sr_wdata_o0_n_18\,
      Q(12) => \genblk1[1].sr_wdata_o0_n_19\,
      Q(11) => \genblk1[1].sr_wdata_o0_n_20\,
      Q(10) => \genblk1[1].sr_wdata_o0_n_21\,
      Q(9) => \genblk1[1].sr_wdata_o0_n_22\,
      Q(8) => \genblk1[1].sr_wdata_o0_n_23\,
      Q(7) => \genblk1[1].sr_wdata_o0_n_24\,
      Q(6) => \genblk1[1].sr_wdata_o0_n_25\,
      Q(5) => \genblk1[1].sr_wdata_o0_n_26\,
      Q(4) => \genblk1[1].sr_wdata_o0_n_27\,
      Q(3) => \genblk1[1].sr_wdata_o0_n_28\,
      Q(2) => \genblk1[1].sr_wdata_o0_n_29\,
      Q(1) => \genblk1[1].sr_wdata_o0_n_30\,
      Q(0) => \genblk1[1].sr_wdata_o0_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31) => \genblk1[1].sr_wdata_o1_n_0\,
      \shift_array_reg[0][31]_0\(30) => \genblk1[1].sr_wdata_o1_n_1\,
      \shift_array_reg[0][31]_0\(29) => \genblk1[1].sr_wdata_o1_n_2\,
      \shift_array_reg[0][31]_0\(28) => \genblk1[1].sr_wdata_o1_n_3\,
      \shift_array_reg[0][31]_0\(27) => \genblk1[1].sr_wdata_o1_n_4\,
      \shift_array_reg[0][31]_0\(26) => \genblk1[1].sr_wdata_o1_n_5\,
      \shift_array_reg[0][31]_0\(25) => \genblk1[1].sr_wdata_o1_n_6\,
      \shift_array_reg[0][31]_0\(24) => \genblk1[1].sr_wdata_o1_n_7\,
      \shift_array_reg[0][31]_0\(23) => \genblk1[1].sr_wdata_o1_n_8\,
      \shift_array_reg[0][31]_0\(22) => \genblk1[1].sr_wdata_o1_n_9\,
      \shift_array_reg[0][31]_0\(21) => \genblk1[1].sr_wdata_o1_n_10\,
      \shift_array_reg[0][31]_0\(20) => \genblk1[1].sr_wdata_o1_n_11\,
      \shift_array_reg[0][31]_0\(19) => \genblk1[1].sr_wdata_o1_n_12\,
      \shift_array_reg[0][31]_0\(18) => \genblk1[1].sr_wdata_o1_n_13\,
      \shift_array_reg[0][31]_0\(17) => \genblk1[1].sr_wdata_o1_n_14\,
      \shift_array_reg[0][31]_0\(16) => \genblk1[1].sr_wdata_o1_n_15\,
      \shift_array_reg[0][31]_0\(15) => \genblk1[1].sr_wdata_o1_n_16\,
      \shift_array_reg[0][31]_0\(14) => \genblk1[1].sr_wdata_o1_n_17\,
      \shift_array_reg[0][31]_0\(13) => \genblk1[1].sr_wdata_o1_n_18\,
      \shift_array_reg[0][31]_0\(12) => \genblk1[1].sr_wdata_o1_n_19\,
      \shift_array_reg[0][31]_0\(11) => \genblk1[1].sr_wdata_o1_n_20\,
      \shift_array_reg[0][31]_0\(10) => \genblk1[1].sr_wdata_o1_n_21\,
      \shift_array_reg[0][31]_0\(9) => \genblk1[1].sr_wdata_o1_n_22\,
      \shift_array_reg[0][31]_0\(8) => \genblk1[1].sr_wdata_o1_n_23\,
      \shift_array_reg[0][31]_0\(7) => \genblk1[1].sr_wdata_o1_n_24\,
      \shift_array_reg[0][31]_0\(6) => \genblk1[1].sr_wdata_o1_n_25\,
      \shift_array_reg[0][31]_0\(5) => \genblk1[1].sr_wdata_o1_n_26\,
      \shift_array_reg[0][31]_0\(4) => \genblk1[1].sr_wdata_o1_n_27\,
      \shift_array_reg[0][31]_0\(3) => \genblk1[1].sr_wdata_o1_n_28\,
      \shift_array_reg[0][31]_0\(2) => \genblk1[1].sr_wdata_o1_n_29\,
      \shift_array_reg[0][31]_0\(1) => \genblk1[1].sr_wdata_o1_n_30\,
      \shift_array_reg[0][31]_0\(0) => \genblk1[1].sr_wdata_o1_n_31\
    );
\genblk1[1].sr_wdata_o1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80\
     port map (
      Q(31) => \genblk1[1].sr_wdata_o1_n_0\,
      Q(30) => \genblk1[1].sr_wdata_o1_n_1\,
      Q(29) => \genblk1[1].sr_wdata_o1_n_2\,
      Q(28) => \genblk1[1].sr_wdata_o1_n_3\,
      Q(27) => \genblk1[1].sr_wdata_o1_n_4\,
      Q(26) => \genblk1[1].sr_wdata_o1_n_5\,
      Q(25) => \genblk1[1].sr_wdata_o1_n_6\,
      Q(24) => \genblk1[1].sr_wdata_o1_n_7\,
      Q(23) => \genblk1[1].sr_wdata_o1_n_8\,
      Q(22) => \genblk1[1].sr_wdata_o1_n_9\,
      Q(21) => \genblk1[1].sr_wdata_o1_n_10\,
      Q(20) => \genblk1[1].sr_wdata_o1_n_11\,
      Q(19) => \genblk1[1].sr_wdata_o1_n_12\,
      Q(18) => \genblk1[1].sr_wdata_o1_n_13\,
      Q(17) => \genblk1[1].sr_wdata_o1_n_14\,
      Q(16) => \genblk1[1].sr_wdata_o1_n_15\,
      Q(15) => \genblk1[1].sr_wdata_o1_n_16\,
      Q(14) => \genblk1[1].sr_wdata_o1_n_17\,
      Q(13) => \genblk1[1].sr_wdata_o1_n_18\,
      Q(12) => \genblk1[1].sr_wdata_o1_n_19\,
      Q(11) => \genblk1[1].sr_wdata_o1_n_20\,
      Q(10) => \genblk1[1].sr_wdata_o1_n_21\,
      Q(9) => \genblk1[1].sr_wdata_o1_n_22\,
      Q(8) => \genblk1[1].sr_wdata_o1_n_23\,
      Q(7) => \genblk1[1].sr_wdata_o1_n_24\,
      Q(6) => \genblk1[1].sr_wdata_o1_n_25\,
      Q(5) => \genblk1[1].sr_wdata_o1_n_26\,
      Q(4) => \genblk1[1].sr_wdata_o1_n_27\,
      Q(3) => \genblk1[1].sr_wdata_o1_n_28\,
      Q(2) => \genblk1[1].sr_wdata_o1_n_29\,
      Q(1) => \genblk1[1].sr_wdata_o1_n_30\,
      Q(0) => \genblk1[1].sr_wdata_o1_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]\(31 downto 0)
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(4),
      I1 => ram_reg,
      I2 => ram_reg_0(4),
      O => ADDRBWRADDR(4)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(6),
      I1 => ram_reg,
      I2 => ram_reg_1(6),
      O => \wdata_internal_DP_reg[1][1][15]_0\(6)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(6),
      I1 => ram_reg,
      I2 => ram_reg_1(6),
      O => DIADI(6)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(6),
      I1 => ram_reg,
      I2 => ram_reg_1(6),
      O => \wdata_internal_DP_reg[0][1][15]_0\(6)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(3),
      I1 => ram_reg,
      I2 => ram_reg_0(3),
      O => ADDRBWRADDR(3)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(5),
      I1 => ram_reg,
      I2 => ram_reg_1(5),
      O => \wdata_internal_DP_reg[1][1][15]_0\(5)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(5),
      I1 => ram_reg,
      I2 => ram_reg_1(5),
      O => DIADI(5)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(5),
      I1 => ram_reg,
      I2 => ram_reg_1(5),
      O => \wdata_internal_DP_reg[0][1][15]_0\(5)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(2),
      I1 => ram_reg,
      I2 => ram_reg_0(2),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(4),
      I1 => ram_reg,
      I2 => ram_reg_1(4),
      O => \wdata_internal_DP_reg[1][1][15]_0\(4)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(4),
      I1 => ram_reg,
      I2 => ram_reg_1(4),
      O => DIADI(4)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(4),
      I1 => ram_reg,
      I2 => ram_reg_1(4),
      O => \wdata_internal_DP_reg[0][1][15]_0\(4)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(1),
      I1 => ram_reg,
      I2 => ram_reg_0(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(3),
      I1 => ram_reg,
      I2 => ram_reg_1(3),
      O => \wdata_internal_DP_reg[1][1][15]_0\(3)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(3),
      I1 => ram_reg,
      I2 => ram_reg_1(3),
      O => DIADI(3)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(3),
      I1 => ram_reg,
      I2 => ram_reg_1(3),
      O => \wdata_internal_DP_reg[0][1][15]_0\(3)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(0),
      I1 => ram_reg,
      I2 => ram_reg_0(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(2),
      I1 => ram_reg,
      I2 => ram_reg_1(2),
      O => \wdata_internal_DP_reg[1][1][15]_0\(2)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(2),
      I1 => ram_reg,
      I2 => ram_reg_1(2),
      O => DIADI(2)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(2),
      I1 => ram_reg,
      I2 => ram_reg_1(2),
      O => \wdata_internal_DP_reg[0][1][15]_0\(2)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(15),
      I1 => ram_reg,
      I2 => ram_reg_1(15),
      O => \wdata_internal_DP_reg[0][0][15]_0\(15)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(1),
      I1 => ram_reg,
      I2 => ram_reg_1(1),
      O => \wdata_internal_DP_reg[1][1][15]_0\(1)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(1),
      I1 => ram_reg,
      I2 => ram_reg_1(1),
      O => DIADI(1)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(1),
      I1 => ram_reg,
      I2 => ram_reg_1(1),
      O => \wdata_internal_DP_reg[0][1][15]_0\(1)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(14),
      I1 => ram_reg,
      I2 => ram_reg_1(14),
      O => \wdata_internal_DP_reg[0][0][15]_0\(14)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(0),
      I1 => ram_reg,
      I2 => ram_reg_1(0),
      O => \wdata_internal_DP_reg[1][1][15]_0\(0)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(0),
      I1 => ram_reg,
      I2 => ram_reg_1(0),
      O => DIADI(0)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(0),
      I1 => ram_reg,
      I2 => ram_reg_1(0),
      O => \wdata_internal_DP_reg[0][1][15]_0\(0)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(31),
      I1 => ram_reg,
      I2 => ram_reg_1(31),
      O => \wdata_internal_DP_reg[1][1][31]_0\(15)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(31),
      I1 => ram_reg,
      I2 => ram_reg_1(31),
      O => DIBDI(15)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(31),
      I1 => ram_reg,
      I2 => ram_reg_1(31),
      O => \wdata_internal_DP_reg[0][1][31]_0\(15)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(13),
      I1 => ram_reg,
      I2 => ram_reg_1(13),
      O => \wdata_internal_DP_reg[0][0][15]_0\(13)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(30),
      I1 => ram_reg,
      I2 => ram_reg_1(30),
      O => \wdata_internal_DP_reg[1][1][31]_0\(14)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(30),
      I1 => ram_reg,
      I2 => ram_reg_1(30),
      O => DIBDI(14)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(30),
      I1 => ram_reg,
      I2 => ram_reg_1(30),
      O => \wdata_internal_DP_reg[0][1][31]_0\(14)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(12),
      I1 => ram_reg,
      I2 => ram_reg_1(12),
      O => \wdata_internal_DP_reg[0][0][15]_0\(12)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(29),
      I1 => ram_reg,
      I2 => ram_reg_1(29),
      O => \wdata_internal_DP_reg[1][1][31]_0\(13)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(29),
      I1 => ram_reg,
      I2 => ram_reg_1(29),
      O => DIBDI(13)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(29),
      I1 => ram_reg,
      I2 => ram_reg_1(29),
      O => \wdata_internal_DP_reg[0][1][31]_0\(13)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(11),
      I1 => ram_reg,
      I2 => ram_reg_1(11),
      O => \wdata_internal_DP_reg[0][0][15]_0\(11)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(15),
      I1 => ram_reg,
      I2 => ram_reg_1(15),
      O => \wdata_internal_DP_reg[1][1][15]_0\(15)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(15),
      I1 => ram_reg,
      I2 => ram_reg_1(15),
      O => DIADI(15)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(15),
      I1 => ram_reg,
      I2 => ram_reg_1(15),
      O => \wdata_internal_DP_reg[0][1][15]_0\(15)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(28),
      I1 => ram_reg,
      I2 => ram_reg_1(28),
      O => \wdata_internal_DP_reg[1][1][31]_0\(12)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(28),
      I1 => ram_reg,
      I2 => ram_reg_1(28),
      O => DIBDI(12)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(28),
      I1 => ram_reg,
      I2 => ram_reg_1(28),
      O => \wdata_internal_DP_reg[0][1][31]_0\(12)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(10),
      I1 => ram_reg,
      I2 => ram_reg_1(10),
      O => \wdata_internal_DP_reg[0][0][15]_0\(10)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(27),
      I1 => ram_reg,
      I2 => ram_reg_1(27),
      O => \wdata_internal_DP_reg[1][1][31]_0\(11)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(27),
      I1 => ram_reg,
      I2 => ram_reg_1(27),
      O => DIBDI(11)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(27),
      I1 => ram_reg,
      I2 => ram_reg_1(27),
      O => \wdata_internal_DP_reg[0][1][31]_0\(11)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(9),
      I1 => ram_reg,
      I2 => ram_reg_1(9),
      O => \wdata_internal_DP_reg[0][0][15]_0\(9)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(26),
      I1 => ram_reg,
      I2 => ram_reg_1(26),
      O => \wdata_internal_DP_reg[1][1][31]_0\(10)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(26),
      I1 => ram_reg,
      I2 => ram_reg_1(26),
      O => DIBDI(10)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(26),
      I1 => ram_reg,
      I2 => ram_reg_1(26),
      O => \wdata_internal_DP_reg[0][1][31]_0\(10)
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(8),
      I1 => ram_reg,
      I2 => ram_reg_1(8),
      O => \wdata_internal_DP_reg[0][0][15]_0\(8)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(25),
      I1 => ram_reg,
      I2 => ram_reg_1(25),
      O => \wdata_internal_DP_reg[1][1][31]_0\(9)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(25),
      I1 => ram_reg,
      I2 => ram_reg_1(25),
      O => DIBDI(9)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(25),
      I1 => ram_reg,
      I2 => ram_reg_1(25),
      O => \wdata_internal_DP_reg[0][1][31]_0\(9)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(7),
      I1 => ram_reg,
      I2 => ram_reg_1(7),
      O => \wdata_internal_DP_reg[0][0][15]_0\(7)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(24),
      I1 => ram_reg,
      I2 => ram_reg_1(24),
      O => \wdata_internal_DP_reg[1][1][31]_0\(8)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(24),
      I1 => ram_reg,
      I2 => ram_reg_1(24),
      O => DIBDI(8)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(24),
      I1 => ram_reg,
      I2 => ram_reg_1(24),
      O => \wdata_internal_DP_reg[0][1][31]_0\(8)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(6),
      I1 => ram_reg,
      I2 => ram_reg_1(6),
      O => \wdata_internal_DP_reg[0][0][15]_0\(6)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(23),
      I1 => ram_reg,
      I2 => ram_reg_1(23),
      O => \wdata_internal_DP_reg[1][1][31]_0\(7)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(23),
      I1 => ram_reg,
      I2 => ram_reg_1(23),
      O => DIBDI(7)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(23),
      I1 => ram_reg,
      I2 => ram_reg_1(23),
      O => \wdata_internal_DP_reg[0][1][31]_0\(7)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(5),
      I1 => ram_reg,
      I2 => ram_reg_1(5),
      O => \wdata_internal_DP_reg[0][0][15]_0\(5)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(22),
      I1 => ram_reg,
      I2 => ram_reg_1(22),
      O => \wdata_internal_DP_reg[1][1][31]_0\(6)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(22),
      I1 => ram_reg,
      I2 => ram_reg_1(22),
      O => DIBDI(6)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(22),
      I1 => ram_reg,
      I2 => ram_reg_1(22),
      O => \wdata_internal_DP_reg[0][1][31]_0\(6)
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(4),
      I1 => ram_reg,
      I2 => ram_reg_1(4),
      O => \wdata_internal_DP_reg[0][0][15]_0\(4)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(21),
      I1 => ram_reg,
      I2 => ram_reg_1(21),
      O => \wdata_internal_DP_reg[1][1][31]_0\(5)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(21),
      I1 => ram_reg,
      I2 => ram_reg_1(21),
      O => DIBDI(5)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(21),
      I1 => ram_reg,
      I2 => ram_reg_1(21),
      O => \wdata_internal_DP_reg[0][1][31]_0\(5)
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(3),
      I1 => ram_reg,
      I2 => ram_reg_1(3),
      O => \wdata_internal_DP_reg[0][0][15]_0\(3)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(20),
      I1 => ram_reg,
      I2 => ram_reg_1(20),
      O => \wdata_internal_DP_reg[1][1][31]_0\(4)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(20),
      I1 => ram_reg,
      I2 => ram_reg_1(20),
      O => DIBDI(4)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(20),
      I1 => ram_reg,
      I2 => ram_reg_1(20),
      O => \wdata_internal_DP_reg[0][1][31]_0\(4)
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(2),
      I1 => ram_reg,
      I2 => ram_reg_1(2),
      O => \wdata_internal_DP_reg[0][0][15]_0\(2)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(19),
      I1 => ram_reg,
      I2 => ram_reg_1(19),
      O => \wdata_internal_DP_reg[1][1][31]_0\(3)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(19),
      I1 => ram_reg,
      I2 => ram_reg_1(19),
      O => DIBDI(3)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(19),
      I1 => ram_reg,
      I2 => ram_reg_1(19),
      O => \wdata_internal_DP_reg[0][1][31]_0\(3)
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(1),
      I1 => ram_reg,
      I2 => ram_reg_1(1),
      O => \wdata_internal_DP_reg[0][0][15]_0\(1)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(14),
      I1 => ram_reg,
      I2 => ram_reg_1(14),
      O => \wdata_internal_DP_reg[1][1][15]_0\(14)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(14),
      I1 => ram_reg,
      I2 => ram_reg_1(14),
      O => DIADI(14)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(14),
      I1 => ram_reg,
      I2 => ram_reg_1(14),
      O => \wdata_internal_DP_reg[0][1][15]_0\(14)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(18),
      I1 => ram_reg,
      I2 => ram_reg_1(18),
      O => \wdata_internal_DP_reg[1][1][31]_0\(2)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(18),
      I1 => ram_reg,
      I2 => ram_reg_1(18),
      O => DIBDI(2)
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(18),
      I1 => ram_reg,
      I2 => ram_reg_1(18),
      O => \wdata_internal_DP_reg[0][1][31]_0\(2)
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(0),
      I1 => ram_reg,
      I2 => ram_reg_1(0),
      O => \wdata_internal_DP_reg[0][0][15]_0\(0)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(31),
      I1 => ram_reg,
      I2 => ram_reg_1(31),
      O => \wdata_internal_DP_reg[0][0][31]_0\(15)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(17),
      I1 => ram_reg,
      I2 => ram_reg_1(17),
      O => \wdata_internal_DP_reg[1][1][31]_0\(1)
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(17),
      I1 => ram_reg,
      I2 => ram_reg_1(17),
      O => DIBDI(1)
    );
\ram_reg_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(17),
      I1 => ram_reg,
      I2 => ram_reg_1(17),
      O => \wdata_internal_DP_reg[0][1][31]_0\(1)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(30),
      I1 => ram_reg,
      I2 => ram_reg_1(30),
      O => \wdata_internal_DP_reg[0][0][31]_0\(14)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(16),
      I1 => ram_reg,
      I2 => ram_reg_1(16),
      O => \wdata_internal_DP_reg[1][1][31]_0\(0)
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(16),
      I1 => ram_reg,
      I2 => ram_reg_1(16),
      O => DIBDI(0)
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(16),
      I1 => ram_reg,
      I2 => ram_reg_1(16),
      O => \wdata_internal_DP_reg[0][1][31]_0\(0)
    );
ram_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \genblk2[1].io_ram_wen_local_b1\,
      I1 => ram_reg,
      I2 => wen,
      I3 => done_DP,
      O => \genblk2[1].io_ram_wen_local_b1_reg\(0)
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \genblk2[1].io_ram_wen_local_b0\,
      I1 => ram_reg,
      I2 => wen,
      I3 => done_DP,
      O => WEBWE(0)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \genblk2[0].io_ram_wen_local_b1\,
      I1 => ram_reg,
      I2 => wen,
      I3 => done_DP,
      O => \genblk2[0].io_ram_wen_local_b1_reg\(0)
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(29),
      I1 => ram_reg,
      I2 => ram_reg_1(29),
      O => \wdata_internal_DP_reg[0][0][31]_0\(13)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(28),
      I1 => ram_reg,
      I2 => ram_reg_1(28),
      O => \wdata_internal_DP_reg[0][0][31]_0\(12)
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(27),
      I1 => ram_reg,
      I2 => ram_reg_1(27),
      O => \wdata_internal_DP_reg[0][0][31]_0\(11)
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(26),
      I1 => ram_reg,
      I2 => ram_reg_1(26),
      O => \wdata_internal_DP_reg[0][0][31]_0\(10)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(25),
      I1 => ram_reg,
      I2 => ram_reg_1(25),
      O => \wdata_internal_DP_reg[0][0][31]_0\(9)
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(24),
      I1 => ram_reg,
      I2 => ram_reg_1(24),
      O => \wdata_internal_DP_reg[0][0][31]_0\(8)
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(23),
      I1 => ram_reg,
      I2 => ram_reg_1(23),
      O => \wdata_internal_DP_reg[0][0][31]_0\(7)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(13),
      I1 => ram_reg,
      I2 => ram_reg_1(13),
      O => \wdata_internal_DP_reg[1][1][15]_0\(13)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(13),
      I1 => ram_reg,
      I2 => ram_reg_1(13),
      O => DIADI(13)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(13),
      I1 => ram_reg,
      I2 => ram_reg_1(13),
      O => \wdata_internal_DP_reg[0][1][15]_0\(13)
    );
ram_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(22),
      I1 => ram_reg,
      I2 => ram_reg_1(22),
      O => \wdata_internal_DP_reg[0][0][31]_0\(6)
    );
ram_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(21),
      I1 => ram_reg,
      I2 => ram_reg_1(21),
      O => \wdata_internal_DP_reg[0][0][31]_0\(5)
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(20),
      I1 => ram_reg,
      I2 => ram_reg_1(20),
      O => \wdata_internal_DP_reg[0][0][31]_0\(4)
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(19),
      I1 => ram_reg,
      I2 => ram_reg_1(19),
      O => \wdata_internal_DP_reg[0][0][31]_0\(3)
    );
ram_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(18),
      I1 => ram_reg,
      I2 => ram_reg_1(18),
      O => \wdata_internal_DP_reg[0][0][31]_0\(2)
    );
ram_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(17),
      I1 => ram_reg,
      I2 => ram_reg_1(17),
      O => \wdata_internal_DP_reg[0][0][31]_0\(1)
    );
ram_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][0]_66\(16),
      I1 => ram_reg,
      I2 => ram_reg_1(16),
      O => \wdata_internal_DP_reg[0][0][31]_0\(0)
    );
ram_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22E2"
    )
        port map (
      I0 => \genblk2[0].io_ram_wen_local_b0\,
      I1 => ram_reg,
      I2 => wen,
      I3 => done_DP,
      O => \genblk2[0].io_ram_wen_local_b0_reg\(0)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(12),
      I1 => ram_reg,
      I2 => ram_reg_1(12),
      O => \wdata_internal_DP_reg[1][1][15]_0\(12)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(12),
      I1 => ram_reg,
      I2 => ram_reg_1(12),
      O => DIADI(12)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(12),
      I1 => ram_reg,
      I2 => ram_reg_1(12),
      O => \wdata_internal_DP_reg[0][1][15]_0\(12)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(11),
      I1 => ram_reg,
      I2 => ram_reg_1(11),
      O => \wdata_internal_DP_reg[1][1][15]_0\(11)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(11),
      I1 => ram_reg,
      I2 => ram_reg_1(11),
      O => DIADI(11)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(11),
      I1 => ram_reg,
      I2 => ram_reg_1(11),
      O => \wdata_internal_DP_reg[0][1][15]_0\(11)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(10),
      I1 => ram_reg,
      I2 => ram_reg_1(10),
      O => \wdata_internal_DP_reg[1][1][15]_0\(10)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(10),
      I1 => ram_reg,
      I2 => ram_reg_1(10),
      O => DIADI(10)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(10),
      I1 => ram_reg,
      I2 => ram_reg_1(10),
      O => \wdata_internal_DP_reg[0][1][15]_0\(10)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(9),
      I1 => ram_reg,
      I2 => ram_reg_1(9),
      O => \wdata_internal_DP_reg[1][1][15]_0\(9)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(9),
      I1 => ram_reg,
      I2 => ram_reg_1(9),
      O => DIADI(9)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(9),
      I1 => ram_reg,
      I2 => ram_reg_1(9),
      O => \wdata_internal_DP_reg[0][1][15]_0\(9)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(8),
      I1 => ram_reg,
      I2 => ram_reg_1(8),
      O => \wdata_internal_DP_reg[1][1][15]_0\(8)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(8),
      I1 => ram_reg,
      I2 => ram_reg_1(8),
      O => DIADI(8)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(8),
      I1 => ram_reg,
      I2 => ram_reg_1(8),
      O => \wdata_internal_DP_reg[0][1][15]_0\(8)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(5),
      I1 => ram_reg,
      I2 => ram_reg_0(5),
      O => ADDRBWRADDR(5)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][1]_69\(7),
      I1 => ram_reg,
      I2 => ram_reg_1(7),
      O => \wdata_internal_DP_reg[1][1][15]_0\(7)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[1][0]_68\(7),
      I1 => ram_reg,
      I2 => ram_reg_1(7),
      O => DIADI(7)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ntt_core_ram_wdata[0][1]_67\(7),
      I1 => ram_reg,
      I2 => ram_reg_1(7),
      O => \wdata_internal_DP_reg[0][1][15]_0\(7)
    );
sr_ident_store: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DELAY_BLOCK[0].shift_array_reg[1][0]_0\ => sr_ident_store_n_1,
      Q(0) => sr_ident_store_n_0,
      clk => clk,
      \genblk1[0].op1_addr_reg[0]\(31 downto 0) => \wdata_internal[0][1]_72\(31 downto 0),
      \genblk1[1].op0_addr_reg[0]\(31 downto 0) => \wdata_internal[1][0]_71\(31 downto 0),
      \genblk1[1].op1_addr_reg[0]\(31 downto 0) => \wdata_internal[1][1]_70\(31 downto 0),
      ntt_opcode => ntt_opcode,
      \op0[0]_74\(31 downto 0) => \op0[0]_74\(31 downto 0),
      sub_opcode => sub_opcode,
      swap_reg => swap_reg_n_0,
      \wdata_internal_DP_reg[0][0][31]\(31) => \genblk1[0].sr_wdata_e0_n_0\,
      \wdata_internal_DP_reg[0][0][31]\(30) => \genblk1[0].sr_wdata_e0_n_1\,
      \wdata_internal_DP_reg[0][0][31]\(29) => \genblk1[0].sr_wdata_e0_n_2\,
      \wdata_internal_DP_reg[0][0][31]\(28) => \genblk1[0].sr_wdata_e0_n_3\,
      \wdata_internal_DP_reg[0][0][31]\(27) => \genblk1[0].sr_wdata_e0_n_4\,
      \wdata_internal_DP_reg[0][0][31]\(26) => \genblk1[0].sr_wdata_e0_n_5\,
      \wdata_internal_DP_reg[0][0][31]\(25) => \genblk1[0].sr_wdata_e0_n_6\,
      \wdata_internal_DP_reg[0][0][31]\(24) => \genblk1[0].sr_wdata_e0_n_7\,
      \wdata_internal_DP_reg[0][0][31]\(23) => \genblk1[0].sr_wdata_e0_n_8\,
      \wdata_internal_DP_reg[0][0][31]\(22) => \genblk1[0].sr_wdata_e0_n_9\,
      \wdata_internal_DP_reg[0][0][31]\(21) => \genblk1[0].sr_wdata_e0_n_10\,
      \wdata_internal_DP_reg[0][0][31]\(20) => \genblk1[0].sr_wdata_e0_n_11\,
      \wdata_internal_DP_reg[0][0][31]\(19) => \genblk1[0].sr_wdata_e0_n_12\,
      \wdata_internal_DP_reg[0][0][31]\(18) => \genblk1[0].sr_wdata_e0_n_13\,
      \wdata_internal_DP_reg[0][0][31]\(17) => \genblk1[0].sr_wdata_e0_n_14\,
      \wdata_internal_DP_reg[0][0][31]\(16) => \genblk1[0].sr_wdata_e0_n_15\,
      \wdata_internal_DP_reg[0][0][31]\(15) => \genblk1[0].sr_wdata_e0_n_16\,
      \wdata_internal_DP_reg[0][0][31]\(14) => \genblk1[0].sr_wdata_e0_n_17\,
      \wdata_internal_DP_reg[0][0][31]\(13) => \genblk1[0].sr_wdata_e0_n_18\,
      \wdata_internal_DP_reg[0][0][31]\(12) => \genblk1[0].sr_wdata_e0_n_19\,
      \wdata_internal_DP_reg[0][0][31]\(11) => \genblk1[0].sr_wdata_e0_n_20\,
      \wdata_internal_DP_reg[0][0][31]\(10) => \genblk1[0].sr_wdata_e0_n_21\,
      \wdata_internal_DP_reg[0][0][31]\(9) => \genblk1[0].sr_wdata_e0_n_22\,
      \wdata_internal_DP_reg[0][0][31]\(8) => \genblk1[0].sr_wdata_e0_n_23\,
      \wdata_internal_DP_reg[0][0][31]\(7) => \genblk1[0].sr_wdata_e0_n_24\,
      \wdata_internal_DP_reg[0][0][31]\(6) => \genblk1[0].sr_wdata_e0_n_25\,
      \wdata_internal_DP_reg[0][0][31]\(5) => \genblk1[0].sr_wdata_e0_n_26\,
      \wdata_internal_DP_reg[0][0][31]\(4) => \genblk1[0].sr_wdata_e0_n_27\,
      \wdata_internal_DP_reg[0][0][31]\(3) => \genblk1[0].sr_wdata_e0_n_28\,
      \wdata_internal_DP_reg[0][0][31]\(2) => \genblk1[0].sr_wdata_e0_n_29\,
      \wdata_internal_DP_reg[0][0][31]\(1) => \genblk1[0].sr_wdata_e0_n_30\,
      \wdata_internal_DP_reg[0][0][31]\(0) => \genblk1[0].sr_wdata_e0_n_31\,
      \wdata_internal_DP_reg[0][0][31]_0\(31) => \genblk1[0].sr_wdata_o0_n_0\,
      \wdata_internal_DP_reg[0][0][31]_0\(30) => \genblk1[0].sr_wdata_o0_n_1\,
      \wdata_internal_DP_reg[0][0][31]_0\(29) => \genblk1[0].sr_wdata_o0_n_2\,
      \wdata_internal_DP_reg[0][0][31]_0\(28) => \genblk1[0].sr_wdata_o0_n_3\,
      \wdata_internal_DP_reg[0][0][31]_0\(27) => \genblk1[0].sr_wdata_o0_n_4\,
      \wdata_internal_DP_reg[0][0][31]_0\(26) => \genblk1[0].sr_wdata_o0_n_5\,
      \wdata_internal_DP_reg[0][0][31]_0\(25) => \genblk1[0].sr_wdata_o0_n_6\,
      \wdata_internal_DP_reg[0][0][31]_0\(24) => \genblk1[0].sr_wdata_o0_n_7\,
      \wdata_internal_DP_reg[0][0][31]_0\(23) => \genblk1[0].sr_wdata_o0_n_8\,
      \wdata_internal_DP_reg[0][0][31]_0\(22) => \genblk1[0].sr_wdata_o0_n_9\,
      \wdata_internal_DP_reg[0][0][31]_0\(21) => \genblk1[0].sr_wdata_o0_n_10\,
      \wdata_internal_DP_reg[0][0][31]_0\(20) => \genblk1[0].sr_wdata_o0_n_11\,
      \wdata_internal_DP_reg[0][0][31]_0\(19) => \genblk1[0].sr_wdata_o0_n_12\,
      \wdata_internal_DP_reg[0][0][31]_0\(18) => \genblk1[0].sr_wdata_o0_n_13\,
      \wdata_internal_DP_reg[0][0][31]_0\(17) => \genblk1[0].sr_wdata_o0_n_14\,
      \wdata_internal_DP_reg[0][0][31]_0\(16) => \genblk1[0].sr_wdata_o0_n_15\,
      \wdata_internal_DP_reg[0][0][31]_0\(15) => \genblk1[0].sr_wdata_o0_n_16\,
      \wdata_internal_DP_reg[0][0][31]_0\(14) => \genblk1[0].sr_wdata_o0_n_17\,
      \wdata_internal_DP_reg[0][0][31]_0\(13) => \genblk1[0].sr_wdata_o0_n_18\,
      \wdata_internal_DP_reg[0][0][31]_0\(12) => \genblk1[0].sr_wdata_o0_n_19\,
      \wdata_internal_DP_reg[0][0][31]_0\(11) => \genblk1[0].sr_wdata_o0_n_20\,
      \wdata_internal_DP_reg[0][0][31]_0\(10) => \genblk1[0].sr_wdata_o0_n_21\,
      \wdata_internal_DP_reg[0][0][31]_0\(9) => \genblk1[0].sr_wdata_o0_n_22\,
      \wdata_internal_DP_reg[0][0][31]_0\(8) => \genblk1[0].sr_wdata_o0_n_23\,
      \wdata_internal_DP_reg[0][0][31]_0\(7) => \genblk1[0].sr_wdata_o0_n_24\,
      \wdata_internal_DP_reg[0][0][31]_0\(6) => \genblk1[0].sr_wdata_o0_n_25\,
      \wdata_internal_DP_reg[0][0][31]_0\(5) => \genblk1[0].sr_wdata_o0_n_26\,
      \wdata_internal_DP_reg[0][0][31]_0\(4) => \genblk1[0].sr_wdata_o0_n_27\,
      \wdata_internal_DP_reg[0][0][31]_0\(3) => \genblk1[0].sr_wdata_o0_n_28\,
      \wdata_internal_DP_reg[0][0][31]_0\(2) => \genblk1[0].sr_wdata_o0_n_29\,
      \wdata_internal_DP_reg[0][0][31]_0\(1) => \genblk1[0].sr_wdata_o0_n_30\,
      \wdata_internal_DP_reg[0][0][31]_0\(0) => \genblk1[0].sr_wdata_o0_n_31\,
      \wdata_internal_DP_reg[0][1][0]\ => \genblk1[0].op1_addr_reg_n_0_[0]\,
      \wdata_internal_DP_reg[0][1][0]_0\ => \genblk1[0].op1_addr_reg_n_0_[1]\,
      \wdata_internal_DP_reg[0][1][31]\(31) => \genblk1[1].sr_wdata_e0_n_0\,
      \wdata_internal_DP_reg[0][1][31]\(30) => \genblk1[1].sr_wdata_e0_n_1\,
      \wdata_internal_DP_reg[0][1][31]\(29) => \genblk1[1].sr_wdata_e0_n_2\,
      \wdata_internal_DP_reg[0][1][31]\(28) => \genblk1[1].sr_wdata_e0_n_3\,
      \wdata_internal_DP_reg[0][1][31]\(27) => \genblk1[1].sr_wdata_e0_n_4\,
      \wdata_internal_DP_reg[0][1][31]\(26) => \genblk1[1].sr_wdata_e0_n_5\,
      \wdata_internal_DP_reg[0][1][31]\(25) => \genblk1[1].sr_wdata_e0_n_6\,
      \wdata_internal_DP_reg[0][1][31]\(24) => \genblk1[1].sr_wdata_e0_n_7\,
      \wdata_internal_DP_reg[0][1][31]\(23) => \genblk1[1].sr_wdata_e0_n_8\,
      \wdata_internal_DP_reg[0][1][31]\(22) => \genblk1[1].sr_wdata_e0_n_9\,
      \wdata_internal_DP_reg[0][1][31]\(21) => \genblk1[1].sr_wdata_e0_n_10\,
      \wdata_internal_DP_reg[0][1][31]\(20) => \genblk1[1].sr_wdata_e0_n_11\,
      \wdata_internal_DP_reg[0][1][31]\(19) => \genblk1[1].sr_wdata_e0_n_12\,
      \wdata_internal_DP_reg[0][1][31]\(18) => \genblk1[1].sr_wdata_e0_n_13\,
      \wdata_internal_DP_reg[0][1][31]\(17) => \genblk1[1].sr_wdata_e0_n_14\,
      \wdata_internal_DP_reg[0][1][31]\(16) => \genblk1[1].sr_wdata_e0_n_15\,
      \wdata_internal_DP_reg[0][1][31]\(15) => \genblk1[1].sr_wdata_e0_n_16\,
      \wdata_internal_DP_reg[0][1][31]\(14) => \genblk1[1].sr_wdata_e0_n_17\,
      \wdata_internal_DP_reg[0][1][31]\(13) => \genblk1[1].sr_wdata_e0_n_18\,
      \wdata_internal_DP_reg[0][1][31]\(12) => \genblk1[1].sr_wdata_e0_n_19\,
      \wdata_internal_DP_reg[0][1][31]\(11) => \genblk1[1].sr_wdata_e0_n_20\,
      \wdata_internal_DP_reg[0][1][31]\(10) => \genblk1[1].sr_wdata_e0_n_21\,
      \wdata_internal_DP_reg[0][1][31]\(9) => \genblk1[1].sr_wdata_e0_n_22\,
      \wdata_internal_DP_reg[0][1][31]\(8) => \genblk1[1].sr_wdata_e0_n_23\,
      \wdata_internal_DP_reg[0][1][31]\(7) => \genblk1[1].sr_wdata_e0_n_24\,
      \wdata_internal_DP_reg[0][1][31]\(6) => \genblk1[1].sr_wdata_e0_n_25\,
      \wdata_internal_DP_reg[0][1][31]\(5) => \genblk1[1].sr_wdata_e0_n_26\,
      \wdata_internal_DP_reg[0][1][31]\(4) => \genblk1[1].sr_wdata_e0_n_27\,
      \wdata_internal_DP_reg[0][1][31]\(3) => \genblk1[1].sr_wdata_e0_n_28\,
      \wdata_internal_DP_reg[0][1][31]\(2) => \genblk1[1].sr_wdata_e0_n_29\,
      \wdata_internal_DP_reg[0][1][31]\(1) => \genblk1[1].sr_wdata_e0_n_30\,
      \wdata_internal_DP_reg[0][1][31]\(0) => \genblk1[1].sr_wdata_e0_n_31\,
      \wdata_internal_DP_reg[0][1][31]_0\(31) => \genblk1[1].sr_wdata_o0_n_0\,
      \wdata_internal_DP_reg[0][1][31]_0\(30) => \genblk1[1].sr_wdata_o0_n_1\,
      \wdata_internal_DP_reg[0][1][31]_0\(29) => \genblk1[1].sr_wdata_o0_n_2\,
      \wdata_internal_DP_reg[0][1][31]_0\(28) => \genblk1[1].sr_wdata_o0_n_3\,
      \wdata_internal_DP_reg[0][1][31]_0\(27) => \genblk1[1].sr_wdata_o0_n_4\,
      \wdata_internal_DP_reg[0][1][31]_0\(26) => \genblk1[1].sr_wdata_o0_n_5\,
      \wdata_internal_DP_reg[0][1][31]_0\(25) => \genblk1[1].sr_wdata_o0_n_6\,
      \wdata_internal_DP_reg[0][1][31]_0\(24) => \genblk1[1].sr_wdata_o0_n_7\,
      \wdata_internal_DP_reg[0][1][31]_0\(23) => \genblk1[1].sr_wdata_o0_n_8\,
      \wdata_internal_DP_reg[0][1][31]_0\(22) => \genblk1[1].sr_wdata_o0_n_9\,
      \wdata_internal_DP_reg[0][1][31]_0\(21) => \genblk1[1].sr_wdata_o0_n_10\,
      \wdata_internal_DP_reg[0][1][31]_0\(20) => \genblk1[1].sr_wdata_o0_n_11\,
      \wdata_internal_DP_reg[0][1][31]_0\(19) => \genblk1[1].sr_wdata_o0_n_12\,
      \wdata_internal_DP_reg[0][1][31]_0\(18) => \genblk1[1].sr_wdata_o0_n_13\,
      \wdata_internal_DP_reg[0][1][31]_0\(17) => \genblk1[1].sr_wdata_o0_n_14\,
      \wdata_internal_DP_reg[0][1][31]_0\(16) => \genblk1[1].sr_wdata_o0_n_15\,
      \wdata_internal_DP_reg[0][1][31]_0\(15) => \genblk1[1].sr_wdata_o0_n_16\,
      \wdata_internal_DP_reg[0][1][31]_0\(14) => \genblk1[1].sr_wdata_o0_n_17\,
      \wdata_internal_DP_reg[0][1][31]_0\(13) => \genblk1[1].sr_wdata_o0_n_18\,
      \wdata_internal_DP_reg[0][1][31]_0\(12) => \genblk1[1].sr_wdata_o0_n_19\,
      \wdata_internal_DP_reg[0][1][31]_0\(11) => \genblk1[1].sr_wdata_o0_n_20\,
      \wdata_internal_DP_reg[0][1][31]_0\(10) => \genblk1[1].sr_wdata_o0_n_21\,
      \wdata_internal_DP_reg[0][1][31]_0\(9) => \genblk1[1].sr_wdata_o0_n_22\,
      \wdata_internal_DP_reg[0][1][31]_0\(8) => \genblk1[1].sr_wdata_o0_n_23\,
      \wdata_internal_DP_reg[0][1][31]_0\(7) => \genblk1[1].sr_wdata_o0_n_24\,
      \wdata_internal_DP_reg[0][1][31]_0\(6) => \genblk1[1].sr_wdata_o0_n_25\,
      \wdata_internal_DP_reg[0][1][31]_0\(5) => \genblk1[1].sr_wdata_o0_n_26\,
      \wdata_internal_DP_reg[0][1][31]_0\(4) => \genblk1[1].sr_wdata_o0_n_27\,
      \wdata_internal_DP_reg[0][1][31]_0\(3) => \genblk1[1].sr_wdata_o0_n_28\,
      \wdata_internal_DP_reg[0][1][31]_0\(2) => \genblk1[1].sr_wdata_o0_n_29\,
      \wdata_internal_DP_reg[0][1][31]_0\(1) => \genblk1[1].sr_wdata_o0_n_30\,
      \wdata_internal_DP_reg[0][1][31]_0\(0) => \genblk1[1].sr_wdata_o0_n_31\,
      \wdata_internal_DP_reg[0][1][31]_1\(31) => \genblk1[1].sr_wdata_e1_n_0\,
      \wdata_internal_DP_reg[0][1][31]_1\(30) => \genblk1[1].sr_wdata_e1_n_1\,
      \wdata_internal_DP_reg[0][1][31]_1\(29) => \genblk1[1].sr_wdata_e1_n_2\,
      \wdata_internal_DP_reg[0][1][31]_1\(28) => \genblk1[1].sr_wdata_e1_n_3\,
      \wdata_internal_DP_reg[0][1][31]_1\(27) => \genblk1[1].sr_wdata_e1_n_4\,
      \wdata_internal_DP_reg[0][1][31]_1\(26) => \genblk1[1].sr_wdata_e1_n_5\,
      \wdata_internal_DP_reg[0][1][31]_1\(25) => \genblk1[1].sr_wdata_e1_n_6\,
      \wdata_internal_DP_reg[0][1][31]_1\(24) => \genblk1[1].sr_wdata_e1_n_7\,
      \wdata_internal_DP_reg[0][1][31]_1\(23) => \genblk1[1].sr_wdata_e1_n_8\,
      \wdata_internal_DP_reg[0][1][31]_1\(22) => \genblk1[1].sr_wdata_e1_n_9\,
      \wdata_internal_DP_reg[0][1][31]_1\(21) => \genblk1[1].sr_wdata_e1_n_10\,
      \wdata_internal_DP_reg[0][1][31]_1\(20) => \genblk1[1].sr_wdata_e1_n_11\,
      \wdata_internal_DP_reg[0][1][31]_1\(19) => \genblk1[1].sr_wdata_e1_n_12\,
      \wdata_internal_DP_reg[0][1][31]_1\(18) => \genblk1[1].sr_wdata_e1_n_13\,
      \wdata_internal_DP_reg[0][1][31]_1\(17) => \genblk1[1].sr_wdata_e1_n_14\,
      \wdata_internal_DP_reg[0][1][31]_1\(16) => \genblk1[1].sr_wdata_e1_n_15\,
      \wdata_internal_DP_reg[0][1][31]_1\(15) => \genblk1[1].sr_wdata_e1_n_16\,
      \wdata_internal_DP_reg[0][1][31]_1\(14) => \genblk1[1].sr_wdata_e1_n_17\,
      \wdata_internal_DP_reg[0][1][31]_1\(13) => \genblk1[1].sr_wdata_e1_n_18\,
      \wdata_internal_DP_reg[0][1][31]_1\(12) => \genblk1[1].sr_wdata_e1_n_19\,
      \wdata_internal_DP_reg[0][1][31]_1\(11) => \genblk1[1].sr_wdata_e1_n_20\,
      \wdata_internal_DP_reg[0][1][31]_1\(10) => \genblk1[1].sr_wdata_e1_n_21\,
      \wdata_internal_DP_reg[0][1][31]_1\(9) => \genblk1[1].sr_wdata_e1_n_22\,
      \wdata_internal_DP_reg[0][1][31]_1\(8) => \genblk1[1].sr_wdata_e1_n_23\,
      \wdata_internal_DP_reg[0][1][31]_1\(7) => \genblk1[1].sr_wdata_e1_n_24\,
      \wdata_internal_DP_reg[0][1][31]_1\(6) => \genblk1[1].sr_wdata_e1_n_25\,
      \wdata_internal_DP_reg[0][1][31]_1\(5) => \genblk1[1].sr_wdata_e1_n_26\,
      \wdata_internal_DP_reg[0][1][31]_1\(4) => \genblk1[1].sr_wdata_e1_n_27\,
      \wdata_internal_DP_reg[0][1][31]_1\(3) => \genblk1[1].sr_wdata_e1_n_28\,
      \wdata_internal_DP_reg[0][1][31]_1\(2) => \genblk1[1].sr_wdata_e1_n_29\,
      \wdata_internal_DP_reg[0][1][31]_1\(1) => \genblk1[1].sr_wdata_e1_n_30\,
      \wdata_internal_DP_reg[0][1][31]_1\(0) => \genblk1[1].sr_wdata_e1_n_31\,
      \wdata_internal_DP_reg[0][1][31]_2\(31) => \genblk1[1].sr_wdata_o1_n_0\,
      \wdata_internal_DP_reg[0][1][31]_2\(30) => \genblk1[1].sr_wdata_o1_n_1\,
      \wdata_internal_DP_reg[0][1][31]_2\(29) => \genblk1[1].sr_wdata_o1_n_2\,
      \wdata_internal_DP_reg[0][1][31]_2\(28) => \genblk1[1].sr_wdata_o1_n_3\,
      \wdata_internal_DP_reg[0][1][31]_2\(27) => \genblk1[1].sr_wdata_o1_n_4\,
      \wdata_internal_DP_reg[0][1][31]_2\(26) => \genblk1[1].sr_wdata_o1_n_5\,
      \wdata_internal_DP_reg[0][1][31]_2\(25) => \genblk1[1].sr_wdata_o1_n_6\,
      \wdata_internal_DP_reg[0][1][31]_2\(24) => \genblk1[1].sr_wdata_o1_n_7\,
      \wdata_internal_DP_reg[0][1][31]_2\(23) => \genblk1[1].sr_wdata_o1_n_8\,
      \wdata_internal_DP_reg[0][1][31]_2\(22) => \genblk1[1].sr_wdata_o1_n_9\,
      \wdata_internal_DP_reg[0][1][31]_2\(21) => \genblk1[1].sr_wdata_o1_n_10\,
      \wdata_internal_DP_reg[0][1][31]_2\(20) => \genblk1[1].sr_wdata_o1_n_11\,
      \wdata_internal_DP_reg[0][1][31]_2\(19) => \genblk1[1].sr_wdata_o1_n_12\,
      \wdata_internal_DP_reg[0][1][31]_2\(18) => \genblk1[1].sr_wdata_o1_n_13\,
      \wdata_internal_DP_reg[0][1][31]_2\(17) => \genblk1[1].sr_wdata_o1_n_14\,
      \wdata_internal_DP_reg[0][1][31]_2\(16) => \genblk1[1].sr_wdata_o1_n_15\,
      \wdata_internal_DP_reg[0][1][31]_2\(15) => \genblk1[1].sr_wdata_o1_n_16\,
      \wdata_internal_DP_reg[0][1][31]_2\(14) => \genblk1[1].sr_wdata_o1_n_17\,
      \wdata_internal_DP_reg[0][1][31]_2\(13) => \genblk1[1].sr_wdata_o1_n_18\,
      \wdata_internal_DP_reg[0][1][31]_2\(12) => \genblk1[1].sr_wdata_o1_n_19\,
      \wdata_internal_DP_reg[0][1][31]_2\(11) => \genblk1[1].sr_wdata_o1_n_20\,
      \wdata_internal_DP_reg[0][1][31]_2\(10) => \genblk1[1].sr_wdata_o1_n_21\,
      \wdata_internal_DP_reg[0][1][31]_2\(9) => \genblk1[1].sr_wdata_o1_n_22\,
      \wdata_internal_DP_reg[0][1][31]_2\(8) => \genblk1[1].sr_wdata_o1_n_23\,
      \wdata_internal_DP_reg[0][1][31]_2\(7) => \genblk1[1].sr_wdata_o1_n_24\,
      \wdata_internal_DP_reg[0][1][31]_2\(6) => \genblk1[1].sr_wdata_o1_n_25\,
      \wdata_internal_DP_reg[0][1][31]_2\(5) => \genblk1[1].sr_wdata_o1_n_26\,
      \wdata_internal_DP_reg[0][1][31]_2\(4) => \genblk1[1].sr_wdata_o1_n_27\,
      \wdata_internal_DP_reg[0][1][31]_2\(3) => \genblk1[1].sr_wdata_o1_n_28\,
      \wdata_internal_DP_reg[0][1][31]_2\(2) => \genblk1[1].sr_wdata_o1_n_29\,
      \wdata_internal_DP_reg[0][1][31]_2\(1) => \genblk1[1].sr_wdata_o1_n_30\,
      \wdata_internal_DP_reg[0][1][31]_2\(0) => \genblk1[1].sr_wdata_o1_n_31\,
      \wdata_internal_DP_reg[0][1][31]_3\(31 downto 0) => \shift_array_reg[0]_65\(31 downto 0),
      \wdata_internal_DP_reg[0][1][31]_4\(31 downto 0) => \DELAY_BLOCK[0].shift_array_reg[1]_64\(31 downto 0),
      \wdata_internal_DP_reg[1][0][0]\ => \genblk1[1].op0_addr_reg_n_0_[0]\,
      \wdata_internal_DP_reg[1][0][0]_0\ => \genblk1[1].op0_addr_reg_n_0_[1]\,
      \wdata_internal_DP_reg[1][1][0]\ => \genblk1[1].op1_addr_reg_n_0_[0]\,
      \wdata_internal_DP_reg[1][1][0]_0\ => \genblk1[1].op1_addr_reg_n_0_[1]\
    );
sr_waddr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82\
     port map (
      clk => clk,
      clk_0 => sr_waddr_n_0,
      clk_1 => sr_waddr_n_1,
      clk_2 => sr_waddr_n_2,
      clk_3 => sr_waddr_n_3,
      clk_4 => sr_waddr_n_4,
      clk_5 => sr_waddr_n_5,
      \waddr_internal_DP_reg[0]\ => \waddr_internal_DP_reg[0]_0\,
      \waddr_internal_DP_reg[1]\ => \waddr_internal_DP_reg[1]_0\,
      \waddr_internal_DP_reg[2]\ => \waddr_internal_DP_reg[2]_0\,
      \waddr_internal_DP_reg[3]\ => \waddr_internal_DP_reg[3]_0\,
      \waddr_internal_DP_reg[4]\ => \waddr_internal_DP_reg[4]_0\,
      \waddr_internal_DP_reg[5]\ => \waddr_internal_DP_reg[5]_0\
    );
swap_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_ident_store_n_1,
      Q => swap_reg_n_0,
      R => '0'
    );
valid_delay_DP_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_ident_store_n_0,
      Q => wen,
      R => '0'
    );
\waddr_internal_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_waddr_n_5,
      Q => ntt_core_ram_waddr(0),
      R => '0'
    );
\waddr_internal_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_waddr_n_4,
      Q => ntt_core_ram_waddr(1),
      R => '0'
    );
\waddr_internal_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_waddr_n_3,
      Q => ntt_core_ram_waddr(2),
      R => '0'
    );
\waddr_internal_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_waddr_n_2,
      Q => ntt_core_ram_waddr(3),
      R => '0'
    );
\waddr_internal_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_waddr_n_1,
      Q => ntt_core_ram_waddr(4),
      R => '0'
    );
\waddr_internal_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sr_waddr_n_0,
      Q => ntt_core_ram_waddr(5),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(0),
      Q => \ntt_core_ram_wdata[0][0]_66\(0),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(10),
      Q => \ntt_core_ram_wdata[0][0]_66\(10),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(11),
      Q => \ntt_core_ram_wdata[0][0]_66\(11),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(12),
      Q => \ntt_core_ram_wdata[0][0]_66\(12),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(13),
      Q => \ntt_core_ram_wdata[0][0]_66\(13),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(14),
      Q => \ntt_core_ram_wdata[0][0]_66\(14),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(15),
      Q => \ntt_core_ram_wdata[0][0]_66\(15),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(16),
      Q => \ntt_core_ram_wdata[0][0]_66\(16),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(17),
      Q => \ntt_core_ram_wdata[0][0]_66\(17),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(18),
      Q => \ntt_core_ram_wdata[0][0]_66\(18),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(19),
      Q => \ntt_core_ram_wdata[0][0]_66\(19),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(1),
      Q => \ntt_core_ram_wdata[0][0]_66\(1),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(20),
      Q => \ntt_core_ram_wdata[0][0]_66\(20),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(21),
      Q => \ntt_core_ram_wdata[0][0]_66\(21),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(22),
      Q => \ntt_core_ram_wdata[0][0]_66\(22),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(23),
      Q => \ntt_core_ram_wdata[0][0]_66\(23),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(24),
      Q => \ntt_core_ram_wdata[0][0]_66\(24),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(25),
      Q => \ntt_core_ram_wdata[0][0]_66\(25),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(26),
      Q => \ntt_core_ram_wdata[0][0]_66\(26),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(27),
      Q => \ntt_core_ram_wdata[0][0]_66\(27),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(28),
      Q => \ntt_core_ram_wdata[0][0]_66\(28),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(29),
      Q => \ntt_core_ram_wdata[0][0]_66\(29),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(2),
      Q => \ntt_core_ram_wdata[0][0]_66\(2),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(30),
      Q => \ntt_core_ram_wdata[0][0]_66\(30),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(31),
      Q => \ntt_core_ram_wdata[0][0]_66\(31),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(3),
      Q => \ntt_core_ram_wdata[0][0]_66\(3),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(4),
      Q => \ntt_core_ram_wdata[0][0]_66\(4),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(5),
      Q => \ntt_core_ram_wdata[0][0]_66\(5),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(6),
      Q => \ntt_core_ram_wdata[0][0]_66\(6),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(7),
      Q => \ntt_core_ram_wdata[0][0]_66\(7),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(8),
      Q => \ntt_core_ram_wdata[0][0]_66\(8),
      R => '0'
    );
\wdata_internal_DP_reg[0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op0[0]_74\(9),
      Q => \ntt_core_ram_wdata[0][0]_66\(9),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(0),
      Q => \ntt_core_ram_wdata[0][1]_67\(0),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(10),
      Q => \ntt_core_ram_wdata[0][1]_67\(10),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(11),
      Q => \ntt_core_ram_wdata[0][1]_67\(11),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(12),
      Q => \ntt_core_ram_wdata[0][1]_67\(12),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(13),
      Q => \ntt_core_ram_wdata[0][1]_67\(13),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(14),
      Q => \ntt_core_ram_wdata[0][1]_67\(14),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(15),
      Q => \ntt_core_ram_wdata[0][1]_67\(15),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(16),
      Q => \ntt_core_ram_wdata[0][1]_67\(16),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(17),
      Q => \ntt_core_ram_wdata[0][1]_67\(17),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(18),
      Q => \ntt_core_ram_wdata[0][1]_67\(18),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(19),
      Q => \ntt_core_ram_wdata[0][1]_67\(19),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(1),
      Q => \ntt_core_ram_wdata[0][1]_67\(1),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(20),
      Q => \ntt_core_ram_wdata[0][1]_67\(20),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(21),
      Q => \ntt_core_ram_wdata[0][1]_67\(21),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(22),
      Q => \ntt_core_ram_wdata[0][1]_67\(22),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(23),
      Q => \ntt_core_ram_wdata[0][1]_67\(23),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(24),
      Q => \ntt_core_ram_wdata[0][1]_67\(24),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(25),
      Q => \ntt_core_ram_wdata[0][1]_67\(25),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(26),
      Q => \ntt_core_ram_wdata[0][1]_67\(26),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(27),
      Q => \ntt_core_ram_wdata[0][1]_67\(27),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(28),
      Q => \ntt_core_ram_wdata[0][1]_67\(28),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(29),
      Q => \ntt_core_ram_wdata[0][1]_67\(29),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(2),
      Q => \ntt_core_ram_wdata[0][1]_67\(2),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(30),
      Q => \ntt_core_ram_wdata[0][1]_67\(30),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(31),
      Q => \ntt_core_ram_wdata[0][1]_67\(31),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(3),
      Q => \ntt_core_ram_wdata[0][1]_67\(3),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(4),
      Q => \ntt_core_ram_wdata[0][1]_67\(4),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(5),
      Q => \ntt_core_ram_wdata[0][1]_67\(5),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(6),
      Q => \ntt_core_ram_wdata[0][1]_67\(6),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(7),
      Q => \ntt_core_ram_wdata[0][1]_67\(7),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(8),
      Q => \ntt_core_ram_wdata[0][1]_67\(8),
      R => '0'
    );
\wdata_internal_DP_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[0][1]_72\(9),
      Q => \ntt_core_ram_wdata[0][1]_67\(9),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(0),
      Q => \ntt_core_ram_wdata[1][0]_68\(0),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(10),
      Q => \ntt_core_ram_wdata[1][0]_68\(10),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(11),
      Q => \ntt_core_ram_wdata[1][0]_68\(11),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(12),
      Q => \ntt_core_ram_wdata[1][0]_68\(12),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(13),
      Q => \ntt_core_ram_wdata[1][0]_68\(13),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(14),
      Q => \ntt_core_ram_wdata[1][0]_68\(14),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(15),
      Q => \ntt_core_ram_wdata[1][0]_68\(15),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(16),
      Q => \ntt_core_ram_wdata[1][0]_68\(16),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(17),
      Q => \ntt_core_ram_wdata[1][0]_68\(17),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(18),
      Q => \ntt_core_ram_wdata[1][0]_68\(18),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(19),
      Q => \ntt_core_ram_wdata[1][0]_68\(19),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(1),
      Q => \ntt_core_ram_wdata[1][0]_68\(1),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(20),
      Q => \ntt_core_ram_wdata[1][0]_68\(20),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(21),
      Q => \ntt_core_ram_wdata[1][0]_68\(21),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(22),
      Q => \ntt_core_ram_wdata[1][0]_68\(22),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(23),
      Q => \ntt_core_ram_wdata[1][0]_68\(23),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(24),
      Q => \ntt_core_ram_wdata[1][0]_68\(24),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(25),
      Q => \ntt_core_ram_wdata[1][0]_68\(25),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(26),
      Q => \ntt_core_ram_wdata[1][0]_68\(26),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(27),
      Q => \ntt_core_ram_wdata[1][0]_68\(27),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(28),
      Q => \ntt_core_ram_wdata[1][0]_68\(28),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(29),
      Q => \ntt_core_ram_wdata[1][0]_68\(29),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(2),
      Q => \ntt_core_ram_wdata[1][0]_68\(2),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(30),
      Q => \ntt_core_ram_wdata[1][0]_68\(30),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(31),
      Q => \ntt_core_ram_wdata[1][0]_68\(31),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(3),
      Q => \ntt_core_ram_wdata[1][0]_68\(3),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(4),
      Q => \ntt_core_ram_wdata[1][0]_68\(4),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(5),
      Q => \ntt_core_ram_wdata[1][0]_68\(5),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(6),
      Q => \ntt_core_ram_wdata[1][0]_68\(6),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(7),
      Q => \ntt_core_ram_wdata[1][0]_68\(7),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(8),
      Q => \ntt_core_ram_wdata[1][0]_68\(8),
      R => '0'
    );
\wdata_internal_DP_reg[1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][0]_71\(9),
      Q => \ntt_core_ram_wdata[1][0]_68\(9),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(0),
      Q => \ntt_core_ram_wdata[1][1]_69\(0),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(10),
      Q => \ntt_core_ram_wdata[1][1]_69\(10),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(11),
      Q => \ntt_core_ram_wdata[1][1]_69\(11),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(12),
      Q => \ntt_core_ram_wdata[1][1]_69\(12),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(13),
      Q => \ntt_core_ram_wdata[1][1]_69\(13),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(14),
      Q => \ntt_core_ram_wdata[1][1]_69\(14),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(15),
      Q => \ntt_core_ram_wdata[1][1]_69\(15),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(16),
      Q => \ntt_core_ram_wdata[1][1]_69\(16),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(17),
      Q => \ntt_core_ram_wdata[1][1]_69\(17),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(18),
      Q => \ntt_core_ram_wdata[1][1]_69\(18),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(19),
      Q => \ntt_core_ram_wdata[1][1]_69\(19),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(1),
      Q => \ntt_core_ram_wdata[1][1]_69\(1),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(20),
      Q => \ntt_core_ram_wdata[1][1]_69\(20),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(21),
      Q => \ntt_core_ram_wdata[1][1]_69\(21),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(22),
      Q => \ntt_core_ram_wdata[1][1]_69\(22),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(23),
      Q => \ntt_core_ram_wdata[1][1]_69\(23),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(24),
      Q => \ntt_core_ram_wdata[1][1]_69\(24),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(25),
      Q => \ntt_core_ram_wdata[1][1]_69\(25),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(26),
      Q => \ntt_core_ram_wdata[1][1]_69\(26),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(27),
      Q => \ntt_core_ram_wdata[1][1]_69\(27),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(28),
      Q => \ntt_core_ram_wdata[1][1]_69\(28),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(29),
      Q => \ntt_core_ram_wdata[1][1]_69\(29),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(2),
      Q => \ntt_core_ram_wdata[1][1]_69\(2),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(30),
      Q => \ntt_core_ram_wdata[1][1]_69\(30),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(31),
      Q => \ntt_core_ram_wdata[1][1]_69\(31),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(3),
      Q => \ntt_core_ram_wdata[1][1]_69\(3),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(4),
      Q => \ntt_core_ram_wdata[1][1]_69\(4),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(5),
      Q => \ntt_core_ram_wdata[1][1]_69\(5),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(6),
      Q => \ntt_core_ram_wdata[1][1]_69\(6),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(7),
      Q => \ntt_core_ram_wdata[1][1]_69\(7),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(8),
      Q => \ntt_core_ram_wdata[1][1]_69\(8),
      R => '0'
    );
\wdata_internal_DP_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \wdata_internal[1][1]_70\(9),
      Q => \ntt_core_ram_wdata[1][1]_69\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith is
  port (
    valid_PolyArith : out STD_LOGIC;
    waddr_polyArith : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sub_opcode : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    ram_reg_15 : out STD_LOGIC;
    ram_reg_16 : out STD_LOGIC;
    ram_reg_17 : out STD_LOGIC;
    ram_reg_18 : out STD_LOGIC;
    ram_reg_19 : out STD_LOGIC;
    ram_reg_20 : out STD_LOGIC;
    ram_reg_21 : out STD_LOGIC;
    ram_reg_22 : out STD_LOGIC;
    ram_reg_23 : out STD_LOGIC;
    ram_reg_24 : out STD_LOGIC;
    ram_reg_25 : out STD_LOGIC;
    ram_reg_26 : out STD_LOGIC;
    ram_reg_27 : out STD_LOGIC;
    ram_reg_28 : out STD_LOGIC;
    ram_reg_29 : out STD_LOGIC;
    ram_reg_30 : out STD_LOGIC;
    b : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_31 : out STD_LOGIC;
    ram_reg_32 : out STD_LOGIC;
    ram_reg_33 : out STD_LOGIC;
    ram_reg_34 : out STD_LOGIC;
    ram_reg_35 : out STD_LOGIC;
    ram_reg_36 : out STD_LOGIC;
    ram_reg_37 : out STD_LOGIC;
    ram_reg_38 : out STD_LOGIC;
    ram_reg_39 : out STD_LOGIC;
    ram_reg_40 : out STD_LOGIC;
    ram_reg_41 : out STD_LOGIC;
    ram_reg_42 : out STD_LOGIC;
    ram_reg_43 : out STD_LOGIC;
    ram_reg_44 : out STD_LOGIC;
    ram_reg_45 : out STD_LOGIC;
    ram_reg_46 : out STD_LOGIC;
    ram_reg_47 : out STD_LOGIC;
    ram_reg_48 : out STD_LOGIC;
    ram_reg_49 : out STD_LOGIC;
    ram_reg_50 : out STD_LOGIC;
    ram_reg_51 : out STD_LOGIC;
    ram_reg_52 : out STD_LOGIC;
    ram_reg_53 : out STD_LOGIC;
    ram_reg_54 : out STD_LOGIC;
    ram_reg_55 : out STD_LOGIC;
    ram_reg_56 : out STD_LOGIC;
    ram_reg_57 : out STD_LOGIC;
    ram_reg_58 : out STD_LOGIC;
    ram_reg_59 : out STD_LOGIC;
    ram_reg_60 : out STD_LOGIC;
    ram_reg_61 : out STD_LOGIC;
    ram_reg_62 : out STD_LOGIC;
    ram_reg_63 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bf_c[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bf_c[1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    valid_1DP : out STD_LOGIC;
    swap : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]\ : in STD_LOGIC;
    \shift_array_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ntt_opcode : in STD_LOGIC;
    \addr_1DP_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk1[1].bf_c_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    valid_1DP_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith is
  signal \DELAY_BLOCK[0].shift_array_reg[1]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DELAY_BLOCK[1].shift_array_reg[2]_0\ : STD_LOGIC;
  signal addr_1DP : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bf_a_polyArith[0]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bf_a_polyArith[1]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bf_b_polyArith[0]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bf_b_polyArith[1]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk1[0].sr0_n_64\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_65\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_66\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_67\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_68\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_69\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_70\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_71\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_72\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_73\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_74\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_75\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_76\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_77\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_78\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_79\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_80\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_81\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_82\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_83\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_84\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_85\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_86\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_87\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_88\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_89\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_90\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_91\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_92\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_93\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_94\ : STD_LOGIC;
  signal \genblk1[0].sr0_n_95\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_0\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_1\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_10\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_11\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_12\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_13\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_14\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_15\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_16\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_17\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_18\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_19\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_2\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_20\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_21\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_22\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_23\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_24\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_25\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_26\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_27\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_28\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_29\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_3\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_30\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_31\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_4\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_5\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_6\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_7\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_8\ : STD_LOGIC;
  signal \genblk1[0].sr3_n_9\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_64\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_65\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_66\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_67\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_68\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_69\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_70\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_71\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_72\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_73\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_74\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_75\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_76\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_77\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_78\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_79\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_80\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_81\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_82\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_83\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_84\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_85\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_86\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_87\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_88\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_89\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_9\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_90\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_91\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_92\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_93\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_94\ : STD_LOGIC;
  signal \genblk1[1].sr0_n_95\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr2_n_9\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_0\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_1\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_10\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_11\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_12\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_13\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_14\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_15\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_16\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_17\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_18\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_19\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_2\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_20\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_21\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_22\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_23\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_24\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_25\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_26\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_27\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_28\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_29\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_3\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_30\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_31\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_4\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_5\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_6\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_7\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_8\ : STD_LOGIC;
  signal \genblk1[1].sr3_n_9\ : STD_LOGIC;
  signal mult_opcode : STD_LOGIC;
  signal \op_a[0]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op_a[1]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op_b[0]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \op_b[1]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \shift_array_reg[0]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sr_swap_n_1 : STD_LOGIC;
  signal sr_swap_n_2 : STD_LOGIC;
  signal \^sub_opcode\ : STD_LOGIC;
  signal sub_opcode_i_1_n_0 : STD_LOGIC;
  signal \^valid_1dp\ : STD_LOGIC;
  signal valid_2DP : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of mult_opcode_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of sub_opcode_i_1 : label is "soft_lutpair137";
begin
  sub_opcode <= \^sub_opcode\;
  valid_1DP <= \^valid_1dp\;
\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(0),
      I1 => \bf_a_polyArith[0]_8\(0),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg
    );
\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(0),
      I1 => \bf_a_polyArith[1]_9\(0),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_31
    );
\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(10),
      I1 => \bf_a_polyArith[0]_8\(10),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_9
    );
\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(10),
      I1 => \bf_a_polyArith[1]_9\(10),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_41
    );
\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(11),
      I1 => \bf_a_polyArith[0]_8\(11),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_10
    );
\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(11),
      I1 => \bf_a_polyArith[1]_9\(11),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_42
    );
\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(12),
      I1 => \bf_a_polyArith[0]_8\(12),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_11
    );
\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(12),
      I1 => \bf_a_polyArith[1]_9\(12),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_43
    );
\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(13),
      I1 => \bf_a_polyArith[0]_8\(13),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_12
    );
\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(13),
      I1 => \bf_a_polyArith[1]_9\(13),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_44
    );
\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(14),
      I1 => \bf_a_polyArith[0]_8\(14),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_13
    );
\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(14),
      I1 => \bf_a_polyArith[1]_9\(14),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_45
    );
\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(15),
      I1 => \bf_a_polyArith[0]_8\(15),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_14
    );
\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(15),
      I1 => \bf_a_polyArith[1]_9\(15),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_46
    );
\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(16),
      I1 => \bf_a_polyArith[0]_8\(16),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_15
    );
\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(16),
      I1 => \bf_a_polyArith[1]_9\(16),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_47
    );
\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(17),
      I1 => \bf_a_polyArith[0]_8\(17),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_16
    );
\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(17),
      I1 => \bf_a_polyArith[1]_9\(17),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_48
    );
\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(18),
      I1 => \bf_a_polyArith[0]_8\(18),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_17
    );
\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(18),
      I1 => \bf_a_polyArith[1]_9\(18),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_49
    );
\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(19),
      I1 => \bf_a_polyArith[0]_8\(19),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_18
    );
\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(19),
      I1 => \bf_a_polyArith[1]_9\(19),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_50
    );
\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(1),
      I1 => \bf_a_polyArith[0]_8\(1),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_0
    );
\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(1),
      I1 => \bf_a_polyArith[1]_9\(1),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_32
    );
\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(20),
      I1 => \bf_a_polyArith[0]_8\(20),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_19
    );
\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(20),
      I1 => \bf_a_polyArith[1]_9\(20),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_51
    );
\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(21),
      I1 => \bf_a_polyArith[0]_8\(21),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_20
    );
\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(21),
      I1 => \bf_a_polyArith[1]_9\(21),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_52
    );
\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(22),
      I1 => \bf_a_polyArith[0]_8\(22),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_21
    );
\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(22),
      I1 => \bf_a_polyArith[1]_9\(22),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_53
    );
\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(23),
      I1 => \bf_a_polyArith[0]_8\(23),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_22
    );
\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(23),
      I1 => \bf_a_polyArith[1]_9\(23),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_54
    );
\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(24),
      I1 => \bf_a_polyArith[0]_8\(24),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_23
    );
\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(24),
      I1 => \bf_a_polyArith[1]_9\(24),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_55
    );
\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(25),
      I1 => \bf_a_polyArith[0]_8\(25),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_24
    );
\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(25),
      I1 => \bf_a_polyArith[1]_9\(25),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_56
    );
\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(26),
      I1 => \bf_a_polyArith[0]_8\(26),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_25
    );
\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(26),
      I1 => \bf_a_polyArith[1]_9\(26),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_57
    );
\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(27),
      I1 => \bf_a_polyArith[0]_8\(27),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_26
    );
\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(27),
      I1 => \bf_a_polyArith[1]_9\(27),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_58
    );
\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(28),
      I1 => \bf_a_polyArith[0]_8\(28),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_27
    );
\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(28),
      I1 => \bf_a_polyArith[1]_9\(28),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_59
    );
\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(29),
      I1 => \bf_a_polyArith[0]_8\(29),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_28
    );
\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(29),
      I1 => \bf_a_polyArith[1]_9\(29),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_60
    );
\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(2),
      I1 => \bf_a_polyArith[0]_8\(2),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_1
    );
\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(2),
      I1 => \bf_a_polyArith[1]_9\(2),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_33
    );
\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(30),
      I1 => \bf_a_polyArith[0]_8\(30),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_29
    );
\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(30),
      I1 => \bf_a_polyArith[1]_9\(30),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_61
    );
\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(31),
      I1 => \bf_a_polyArith[0]_8\(31),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_30
    );
\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(31),
      I1 => \bf_a_polyArith[1]_9\(31),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_62
    );
\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(3),
      I1 => \bf_a_polyArith[0]_8\(3),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_2
    );
\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(3),
      I1 => \bf_a_polyArith[1]_9\(3),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_34
    );
\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(4),
      I1 => \bf_a_polyArith[0]_8\(4),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_3
    );
\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(4),
      I1 => \bf_a_polyArith[1]_9\(4),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_35
    );
\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(5),
      I1 => \bf_a_polyArith[0]_8\(5),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_4
    );
\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(5),
      I1 => \bf_a_polyArith[1]_9\(5),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_36
    );
\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(6),
      I1 => \bf_a_polyArith[0]_8\(6),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_5
    );
\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(6),
      I1 => \bf_a_polyArith[1]_9\(6),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_37
    );
\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(7),
      I1 => \bf_a_polyArith[0]_8\(7),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_6
    );
\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(7),
      I1 => \bf_a_polyArith[1]_9\(7),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_38
    );
\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(8),
      I1 => \bf_a_polyArith[0]_8\(8),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_7
    );
\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(8),
      I1 => \bf_a_polyArith[1]_9\(8),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_39
    );
\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => D(9),
      I1 => \bf_a_polyArith[0]_8\(9),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_8
    );
\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_0\(9),
      I1 => \bf_a_polyArith[1]_9\(9),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => ram_reg_40
    );
\addr_1DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \addr_1DP_reg[5]_0\(0),
      Q => addr_1DP(0),
      R => '0'
    );
\addr_1DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \addr_1DP_reg[5]_0\(1),
      Q => addr_1DP(1),
      R => '0'
    );
\addr_1DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \addr_1DP_reg[5]_0\(2),
      Q => addr_1DP(2),
      R => '0'
    );
\addr_1DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \addr_1DP_reg[5]_0\(3),
      Q => addr_1DP(3),
      R => '0'
    );
\addr_1DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \addr_1DP_reg[5]_0\(4),
      Q => addr_1DP(4),
      R => '0'
    );
\addr_1DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \addr_1DP_reg[5]_0\(5),
      Q => addr_1DP(5),
      R => '0'
    );
\genblk1[0].bf_a_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(0),
      Q => \bf_a_polyArith[0]_8\(0),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(10),
      Q => \bf_a_polyArith[0]_8\(10),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(11),
      Q => \bf_a_polyArith[0]_8\(11),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(12),
      Q => \bf_a_polyArith[0]_8\(12),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(13),
      Q => \bf_a_polyArith[0]_8\(13),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(14),
      Q => \bf_a_polyArith[0]_8\(14),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(15),
      Q => \bf_a_polyArith[0]_8\(15),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(16),
      Q => \bf_a_polyArith[0]_8\(16),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(17),
      Q => \bf_a_polyArith[0]_8\(17),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(18),
      Q => \bf_a_polyArith[0]_8\(18),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(19),
      Q => \bf_a_polyArith[0]_8\(19),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(1),
      Q => \bf_a_polyArith[0]_8\(1),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(20),
      Q => \bf_a_polyArith[0]_8\(20),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(21),
      Q => \bf_a_polyArith[0]_8\(21),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(22),
      Q => \bf_a_polyArith[0]_8\(22),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(23),
      Q => \bf_a_polyArith[0]_8\(23),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(24),
      Q => \bf_a_polyArith[0]_8\(24),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(25),
      Q => \bf_a_polyArith[0]_8\(25),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(26),
      Q => \bf_a_polyArith[0]_8\(26),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(27),
      Q => \bf_a_polyArith[0]_8\(27),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(28),
      Q => \bf_a_polyArith[0]_8\(28),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(29),
      Q => \bf_a_polyArith[0]_8\(29),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(2),
      Q => \bf_a_polyArith[0]_8\(2),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(30),
      Q => \bf_a_polyArith[0]_8\(30),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(31),
      Q => \bf_a_polyArith[0]_8\(31),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(3),
      Q => \bf_a_polyArith[0]_8\(3),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(4),
      Q => \bf_a_polyArith[0]_8\(4),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(5),
      Q => \bf_a_polyArith[0]_8\(5),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(6),
      Q => \bf_a_polyArith[0]_8\(6),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(7),
      Q => \bf_a_polyArith[0]_8\(7),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(8),
      Q => \bf_a_polyArith[0]_8\(8),
      R => mult_opcode
    );
\genblk1[0].bf_a_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[0]_14\(9),
      Q => \bf_a_polyArith[0]_8\(9),
      R => mult_opcode
    );
\genblk1[0].bf_b_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(0),
      Q => \bf_b_polyArith[0]_10\(0),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(10),
      Q => \bf_b_polyArith[0]_10\(10),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(11),
      Q => \bf_b_polyArith[0]_10\(11),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(12),
      Q => \bf_b_polyArith[0]_10\(12),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(13),
      Q => \bf_b_polyArith[0]_10\(13),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(14),
      Q => \bf_b_polyArith[0]_10\(14),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(15),
      Q => \bf_b_polyArith[0]_10\(15),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(16),
      Q => \bf_b_polyArith[0]_10\(16),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(17),
      Q => \bf_b_polyArith[0]_10\(17),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(18),
      Q => \bf_b_polyArith[0]_10\(18),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(19),
      Q => \bf_b_polyArith[0]_10\(19),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(1),
      Q => \bf_b_polyArith[0]_10\(1),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(20),
      Q => \bf_b_polyArith[0]_10\(20),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(21),
      Q => \bf_b_polyArith[0]_10\(21),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(22),
      Q => \bf_b_polyArith[0]_10\(22),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(23),
      Q => \bf_b_polyArith[0]_10\(23),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(24),
      Q => \bf_b_polyArith[0]_10\(24),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(25),
      Q => \bf_b_polyArith[0]_10\(25),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(26),
      Q => \bf_b_polyArith[0]_10\(26),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(27),
      Q => \bf_b_polyArith[0]_10\(27),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(28),
      Q => \bf_b_polyArith[0]_10\(28),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(29),
      Q => \bf_b_polyArith[0]_10\(29),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(2),
      Q => \bf_b_polyArith[0]_10\(2),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(30),
      Q => \bf_b_polyArith[0]_10\(30),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(31),
      Q => \bf_b_polyArith[0]_10\(31),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(3),
      Q => \bf_b_polyArith[0]_10\(3),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(4),
      Q => \bf_b_polyArith[0]_10\(4),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(5),
      Q => \bf_b_polyArith[0]_10\(5),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(6),
      Q => \bf_b_polyArith[0]_10\(6),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(7),
      Q => \bf_b_polyArith[0]_10\(7),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(8),
      Q => \bf_b_polyArith[0]_10\(8),
      R => '0'
    );
\genblk1[0].bf_b_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[0]_16\(9),
      Q => \bf_b_polyArith[0]_10\(9),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_95\,
      Q => \bf_c[0]\(0),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_85\,
      Q => \bf_c[0]\(10),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_84\,
      Q => \bf_c[0]\(11),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_83\,
      Q => \bf_c[0]\(12),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_82\,
      Q => \bf_c[0]\(13),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_81\,
      Q => \bf_c[0]\(14),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_80\,
      Q => \bf_c[0]\(15),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_79\,
      Q => \bf_c[0]\(16),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_78\,
      Q => \bf_c[0]\(17),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_77\,
      Q => \bf_c[0]\(18),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_76\,
      Q => \bf_c[0]\(19),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_94\,
      Q => \bf_c[0]\(1),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_75\,
      Q => \bf_c[0]\(20),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_74\,
      Q => \bf_c[0]\(21),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_73\,
      Q => \bf_c[0]\(22),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_72\,
      Q => \bf_c[0]\(23),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_71\,
      Q => \bf_c[0]\(24),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_70\,
      Q => \bf_c[0]\(25),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_69\,
      Q => \bf_c[0]\(26),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_68\,
      Q => \bf_c[0]\(27),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_67\,
      Q => \bf_c[0]\(28),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_66\,
      Q => \bf_c[0]\(29),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_93\,
      Q => \bf_c[0]\(2),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_65\,
      Q => \bf_c[0]\(30),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_64\,
      Q => \bf_c[0]\(31),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_92\,
      Q => \bf_c[0]\(3),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_91\,
      Q => \bf_c[0]\(4),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_90\,
      Q => \bf_c[0]\(5),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_89\,
      Q => \bf_c[0]\(6),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_88\,
      Q => \bf_c[0]\(7),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_87\,
      Q => \bf_c[0]\(8),
      R => '0'
    );
\genblk1[0].bf_c_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[0].sr0_n_86\,
      Q => \bf_c[0]\(9),
      R => '0'
    );
\genblk1[0].sr0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DELAY_BLOCK[1].shift_array_reg[2]_0\ => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      Q(31 downto 0) => \shift_array_reg[0]_7\(31 downto 0),
      clk => clk,
      \genblk1[0].bf_c_reg[0][16]\ => sr_swap_n_1,
      \genblk1[0].bf_c_reg[0][31]\(31 downto 0) => \DELAY_BLOCK[0].shift_array_reg[1]_6\(31 downto 0),
      \genblk1[0].bf_c_reg[0][31]_0\(31 downto 0) => \genblk1[1].bf_c_reg[1][31]_0\(31 downto 0),
      mult_opcode => mult_opcode,
      \shift_array_reg[0][31]_0\(31 downto 0) => \op_a[0]_14\(31 downto 0),
      \shift_array_reg[0][31]_1\(31) => \genblk1[0].sr0_n_64\,
      \shift_array_reg[0][31]_1\(30) => \genblk1[0].sr0_n_65\,
      \shift_array_reg[0][31]_1\(29) => \genblk1[0].sr0_n_66\,
      \shift_array_reg[0][31]_1\(28) => \genblk1[0].sr0_n_67\,
      \shift_array_reg[0][31]_1\(27) => \genblk1[0].sr0_n_68\,
      \shift_array_reg[0][31]_1\(26) => \genblk1[0].sr0_n_69\,
      \shift_array_reg[0][31]_1\(25) => \genblk1[0].sr0_n_70\,
      \shift_array_reg[0][31]_1\(24) => \genblk1[0].sr0_n_71\,
      \shift_array_reg[0][31]_1\(23) => \genblk1[0].sr0_n_72\,
      \shift_array_reg[0][31]_1\(22) => \genblk1[0].sr0_n_73\,
      \shift_array_reg[0][31]_1\(21) => \genblk1[0].sr0_n_74\,
      \shift_array_reg[0][31]_1\(20) => \genblk1[0].sr0_n_75\,
      \shift_array_reg[0][31]_1\(19) => \genblk1[0].sr0_n_76\,
      \shift_array_reg[0][31]_1\(18) => \genblk1[0].sr0_n_77\,
      \shift_array_reg[0][31]_1\(17) => \genblk1[0].sr0_n_78\,
      \shift_array_reg[0][31]_1\(16) => \genblk1[0].sr0_n_79\,
      \shift_array_reg[0][31]_1\(15) => \genblk1[0].sr0_n_80\,
      \shift_array_reg[0][31]_1\(14) => \genblk1[0].sr0_n_81\,
      \shift_array_reg[0][31]_1\(13) => \genblk1[0].sr0_n_82\,
      \shift_array_reg[0][31]_1\(12) => \genblk1[0].sr0_n_83\,
      \shift_array_reg[0][31]_1\(11) => \genblk1[0].sr0_n_84\,
      \shift_array_reg[0][31]_1\(10) => \genblk1[0].sr0_n_85\,
      \shift_array_reg[0][31]_1\(9) => \genblk1[0].sr0_n_86\,
      \shift_array_reg[0][31]_1\(8) => \genblk1[0].sr0_n_87\,
      \shift_array_reg[0][31]_1\(7) => \genblk1[0].sr0_n_88\,
      \shift_array_reg[0][31]_1\(6) => \genblk1[0].sr0_n_89\,
      \shift_array_reg[0][31]_1\(5) => \genblk1[0].sr0_n_90\,
      \shift_array_reg[0][31]_1\(4) => \genblk1[0].sr0_n_91\,
      \shift_array_reg[0][31]_1\(3) => \genblk1[0].sr0_n_92\,
      \shift_array_reg[0][31]_1\(2) => \genblk1[0].sr0_n_93\,
      \shift_array_reg[0][31]_1\(1) => \genblk1[0].sr0_n_94\,
      \shift_array_reg[0][31]_1\(0) => \genblk1[0].sr0_n_95\
    );
\genblk1[0].sr1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65
     port map (
      D(31 downto 0) => \shift_array_reg[0]_7\(31 downto 0),
      Q(31) => \genblk1[0].sr3_n_0\,
      Q(30) => \genblk1[0].sr3_n_1\,
      Q(29) => \genblk1[0].sr3_n_2\,
      Q(28) => \genblk1[0].sr3_n_3\,
      Q(27) => \genblk1[0].sr3_n_4\,
      Q(26) => \genblk1[0].sr3_n_5\,
      Q(25) => \genblk1[0].sr3_n_6\,
      Q(24) => \genblk1[0].sr3_n_7\,
      Q(23) => \genblk1[0].sr3_n_8\,
      Q(22) => \genblk1[0].sr3_n_9\,
      Q(21) => \genblk1[0].sr3_n_10\,
      Q(20) => \genblk1[0].sr3_n_11\,
      Q(19) => \genblk1[0].sr3_n_12\,
      Q(18) => \genblk1[0].sr3_n_13\,
      Q(17) => \genblk1[0].sr3_n_14\,
      Q(16) => \genblk1[0].sr3_n_15\,
      Q(15) => \genblk1[0].sr3_n_16\,
      Q(14) => \genblk1[0].sr3_n_17\,
      Q(13) => \genblk1[0].sr3_n_18\,
      Q(12) => \genblk1[0].sr3_n_19\,
      Q(11) => \genblk1[0].sr3_n_20\,
      Q(10) => \genblk1[0].sr3_n_21\,
      Q(9) => \genblk1[0].sr3_n_22\,
      Q(8) => \genblk1[0].sr3_n_23\,
      Q(7) => \genblk1[0].sr3_n_24\,
      Q(6) => \genblk1[0].sr3_n_25\,
      Q(5) => \genblk1[0].sr3_n_26\,
      Q(4) => \genblk1[0].sr3_n_27\,
      Q(3) => \genblk1[0].sr3_n_28\,
      Q(2) => \genblk1[0].sr3_n_29\,
      Q(1) => \genblk1[0].sr3_n_30\,
      Q(0) => \genblk1[0].sr3_n_31\,
      clk => clk,
      \genblk1[0].bf_b_reg[0][24]\ => sr_swap_n_1,
      \shift_array_reg[0][31]_0\(31 downto 0) => \op_b[0]_16\(31 downto 0)
    );
\genblk1[0].sr2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66\
     port map (
      Q(31 downto 0) => \DELAY_BLOCK[0].shift_array_reg[1]_6\(31 downto 0),
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]\(31 downto 0)
    );
\genblk1[0].sr3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67
     port map (
      D(31 downto 0) => \DELAY_BLOCK[0].shift_array_reg[1]_6\(31 downto 0),
      Q(31) => \genblk1[0].sr3_n_0\,
      Q(30) => \genblk1[0].sr3_n_1\,
      Q(29) => \genblk1[0].sr3_n_2\,
      Q(28) => \genblk1[0].sr3_n_3\,
      Q(27) => \genblk1[0].sr3_n_4\,
      Q(26) => \genblk1[0].sr3_n_5\,
      Q(25) => \genblk1[0].sr3_n_6\,
      Q(24) => \genblk1[0].sr3_n_7\,
      Q(23) => \genblk1[0].sr3_n_8\,
      Q(22) => \genblk1[0].sr3_n_9\,
      Q(21) => \genblk1[0].sr3_n_10\,
      Q(20) => \genblk1[0].sr3_n_11\,
      Q(19) => \genblk1[0].sr3_n_12\,
      Q(18) => \genblk1[0].sr3_n_13\,
      Q(17) => \genblk1[0].sr3_n_14\,
      Q(16) => \genblk1[0].sr3_n_15\,
      Q(15) => \genblk1[0].sr3_n_16\,
      Q(14) => \genblk1[0].sr3_n_17\,
      Q(13) => \genblk1[0].sr3_n_18\,
      Q(12) => \genblk1[0].sr3_n_19\,
      Q(11) => \genblk1[0].sr3_n_20\,
      Q(10) => \genblk1[0].sr3_n_21\,
      Q(9) => \genblk1[0].sr3_n_22\,
      Q(8) => \genblk1[0].sr3_n_23\,
      Q(7) => \genblk1[0].sr3_n_24\,
      Q(6) => \genblk1[0].sr3_n_25\,
      Q(5) => \genblk1[0].sr3_n_26\,
      Q(4) => \genblk1[0].sr3_n_27\,
      Q(3) => \genblk1[0].sr3_n_28\,
      Q(2) => \genblk1[0].sr3_n_29\,
      Q(1) => \genblk1[0].sr3_n_30\,
      Q(0) => \genblk1[0].sr3_n_31\,
      clk => clk
    );
\genblk1[1].bf_a_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(0),
      Q => \bf_a_polyArith[1]_9\(0),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(10),
      Q => \bf_a_polyArith[1]_9\(10),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(11),
      Q => \bf_a_polyArith[1]_9\(11),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(12),
      Q => \bf_a_polyArith[1]_9\(12),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(13),
      Q => \bf_a_polyArith[1]_9\(13),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(14),
      Q => \bf_a_polyArith[1]_9\(14),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(15),
      Q => \bf_a_polyArith[1]_9\(15),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(16),
      Q => \bf_a_polyArith[1]_9\(16),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(17),
      Q => \bf_a_polyArith[1]_9\(17),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(18),
      Q => \bf_a_polyArith[1]_9\(18),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(19),
      Q => \bf_a_polyArith[1]_9\(19),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(1),
      Q => \bf_a_polyArith[1]_9\(1),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(20),
      Q => \bf_a_polyArith[1]_9\(20),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(21),
      Q => \bf_a_polyArith[1]_9\(21),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(22),
      Q => \bf_a_polyArith[1]_9\(22),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(23),
      Q => \bf_a_polyArith[1]_9\(23),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(24),
      Q => \bf_a_polyArith[1]_9\(24),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(25),
      Q => \bf_a_polyArith[1]_9\(25),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(26),
      Q => \bf_a_polyArith[1]_9\(26),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(27),
      Q => \bf_a_polyArith[1]_9\(27),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(28),
      Q => \bf_a_polyArith[1]_9\(28),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(29),
      Q => \bf_a_polyArith[1]_9\(29),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(2),
      Q => \bf_a_polyArith[1]_9\(2),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(30),
      Q => \bf_a_polyArith[1]_9\(30),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(31),
      Q => \bf_a_polyArith[1]_9\(31),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(3),
      Q => \bf_a_polyArith[1]_9\(3),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(4),
      Q => \bf_a_polyArith[1]_9\(4),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(5),
      Q => \bf_a_polyArith[1]_9\(5),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(6),
      Q => \bf_a_polyArith[1]_9\(6),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(7),
      Q => \bf_a_polyArith[1]_9\(7),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(8),
      Q => \bf_a_polyArith[1]_9\(8),
      R => mult_opcode
    );
\genblk1[1].bf_a_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_a[1]_15\(9),
      Q => \bf_a_polyArith[1]_9\(9),
      R => mult_opcode
    );
\genblk1[1].bf_b_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(0),
      Q => \bf_b_polyArith[1]_11\(0),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(10),
      Q => \bf_b_polyArith[1]_11\(10),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(11),
      Q => \bf_b_polyArith[1]_11\(11),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(12),
      Q => \bf_b_polyArith[1]_11\(12),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(13),
      Q => \bf_b_polyArith[1]_11\(13),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(14),
      Q => \bf_b_polyArith[1]_11\(14),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(15),
      Q => \bf_b_polyArith[1]_11\(15),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(16),
      Q => \bf_b_polyArith[1]_11\(16),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(17),
      Q => \bf_b_polyArith[1]_11\(17),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(18),
      Q => \bf_b_polyArith[1]_11\(18),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(19),
      Q => \bf_b_polyArith[1]_11\(19),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(1),
      Q => \bf_b_polyArith[1]_11\(1),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(20),
      Q => \bf_b_polyArith[1]_11\(20),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(21),
      Q => \bf_b_polyArith[1]_11\(21),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(22),
      Q => \bf_b_polyArith[1]_11\(22),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(23),
      Q => \bf_b_polyArith[1]_11\(23),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(24),
      Q => \bf_b_polyArith[1]_11\(24),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(25),
      Q => \bf_b_polyArith[1]_11\(25),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(26),
      Q => \bf_b_polyArith[1]_11\(26),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(27),
      Q => \bf_b_polyArith[1]_11\(27),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(28),
      Q => \bf_b_polyArith[1]_11\(28),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(29),
      Q => \bf_b_polyArith[1]_11\(29),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(2),
      Q => \bf_b_polyArith[1]_11\(2),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(30),
      Q => \bf_b_polyArith[1]_11\(30),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(31),
      Q => \bf_b_polyArith[1]_11\(31),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(3),
      Q => \bf_b_polyArith[1]_11\(3),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(4),
      Q => \bf_b_polyArith[1]_11\(4),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(5),
      Q => \bf_b_polyArith[1]_11\(5),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(6),
      Q => \bf_b_polyArith[1]_11\(6),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(7),
      Q => \bf_b_polyArith[1]_11\(7),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(8),
      Q => \bf_b_polyArith[1]_11\(8),
      R => '0'
    );
\genblk1[1].bf_b_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \op_b[1]_17\(9),
      Q => \bf_b_polyArith[1]_11\(9),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_95\,
      Q => \bf_c[1]\(0),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_85\,
      Q => \bf_c[1]\(10),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_84\,
      Q => \bf_c[1]\(11),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_83\,
      Q => \bf_c[1]\(12),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_82\,
      Q => \bf_c[1]\(13),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_81\,
      Q => \bf_c[1]\(14),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_80\,
      Q => \bf_c[1]\(15),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_79\,
      Q => \bf_c[1]\(16),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_78\,
      Q => \bf_c[1]\(17),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_77\,
      Q => \bf_c[1]\(18),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_76\,
      Q => \bf_c[1]\(19),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_94\,
      Q => \bf_c[1]\(1),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_75\,
      Q => \bf_c[1]\(20),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_74\,
      Q => \bf_c[1]\(21),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_73\,
      Q => \bf_c[1]\(22),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_72\,
      Q => \bf_c[1]\(23),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_71\,
      Q => \bf_c[1]\(24),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_70\,
      Q => \bf_c[1]\(25),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_69\,
      Q => \bf_c[1]\(26),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_68\,
      Q => \bf_c[1]\(27),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_67\,
      Q => \bf_c[1]\(28),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_66\,
      Q => \bf_c[1]\(29),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_93\,
      Q => \bf_c[1]\(2),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_65\,
      Q => \bf_c[1]\(30),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_64\,
      Q => \bf_c[1]\(31),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_92\,
      Q => \bf_c[1]\(3),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_91\,
      Q => \bf_c[1]\(4),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_90\,
      Q => \bf_c[1]\(5),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_89\,
      Q => \bf_c[1]\(6),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_88\,
      Q => \bf_c[1]\(7),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_87\,
      Q => \bf_c[1]\(8),
      R => '0'
    );
\genblk1[1].bf_c_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk1[1].sr0_n_86\,
      Q => \bf_c[1]\(9),
      R => '0'
    );
\genblk1[1].sr0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68
     port map (
      D(31 downto 0) => \op_a[1]_15\(31 downto 0),
      \DELAY_BLOCK[1].shift_array_reg[2]_0\ => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      Q(31) => \genblk1[1].sr0_n_0\,
      Q(30) => \genblk1[1].sr0_n_1\,
      Q(29) => \genblk1[1].sr0_n_2\,
      Q(28) => \genblk1[1].sr0_n_3\,
      Q(27) => \genblk1[1].sr0_n_4\,
      Q(26) => \genblk1[1].sr0_n_5\,
      Q(25) => \genblk1[1].sr0_n_6\,
      Q(24) => \genblk1[1].sr0_n_7\,
      Q(23) => \genblk1[1].sr0_n_8\,
      Q(22) => \genblk1[1].sr0_n_9\,
      Q(21) => \genblk1[1].sr0_n_10\,
      Q(20) => \genblk1[1].sr0_n_11\,
      Q(19) => \genblk1[1].sr0_n_12\,
      Q(18) => \genblk1[1].sr0_n_13\,
      Q(17) => \genblk1[1].sr0_n_14\,
      Q(16) => \genblk1[1].sr0_n_15\,
      Q(15) => \genblk1[1].sr0_n_16\,
      Q(14) => \genblk1[1].sr0_n_17\,
      Q(13) => \genblk1[1].sr0_n_18\,
      Q(12) => \genblk1[1].sr0_n_19\,
      Q(11) => \genblk1[1].sr0_n_20\,
      Q(10) => \genblk1[1].sr0_n_21\,
      Q(9) => \genblk1[1].sr0_n_22\,
      Q(8) => \genblk1[1].sr0_n_23\,
      Q(7) => \genblk1[1].sr0_n_24\,
      Q(6) => \genblk1[1].sr0_n_25\,
      Q(5) => \genblk1[1].sr0_n_26\,
      Q(4) => \genblk1[1].sr0_n_27\,
      Q(3) => \genblk1[1].sr0_n_28\,
      Q(2) => \genblk1[1].sr0_n_29\,
      Q(1) => \genblk1[1].sr0_n_30\,
      Q(0) => \genblk1[1].sr0_n_31\,
      clk => clk,
      \genblk1[1].bf_c_reg[1][16]\ => sr_swap_n_2,
      \genblk1[1].bf_c_reg[1][31]\(31) => \genblk1[1].sr2_n_0\,
      \genblk1[1].bf_c_reg[1][31]\(30) => \genblk1[1].sr2_n_1\,
      \genblk1[1].bf_c_reg[1][31]\(29) => \genblk1[1].sr2_n_2\,
      \genblk1[1].bf_c_reg[1][31]\(28) => \genblk1[1].sr2_n_3\,
      \genblk1[1].bf_c_reg[1][31]\(27) => \genblk1[1].sr2_n_4\,
      \genblk1[1].bf_c_reg[1][31]\(26) => \genblk1[1].sr2_n_5\,
      \genblk1[1].bf_c_reg[1][31]\(25) => \genblk1[1].sr2_n_6\,
      \genblk1[1].bf_c_reg[1][31]\(24) => \genblk1[1].sr2_n_7\,
      \genblk1[1].bf_c_reg[1][31]\(23) => \genblk1[1].sr2_n_8\,
      \genblk1[1].bf_c_reg[1][31]\(22) => \genblk1[1].sr2_n_9\,
      \genblk1[1].bf_c_reg[1][31]\(21) => \genblk1[1].sr2_n_10\,
      \genblk1[1].bf_c_reg[1][31]\(20) => \genblk1[1].sr2_n_11\,
      \genblk1[1].bf_c_reg[1][31]\(19) => \genblk1[1].sr2_n_12\,
      \genblk1[1].bf_c_reg[1][31]\(18) => \genblk1[1].sr2_n_13\,
      \genblk1[1].bf_c_reg[1][31]\(17) => \genblk1[1].sr2_n_14\,
      \genblk1[1].bf_c_reg[1][31]\(16) => \genblk1[1].sr2_n_15\,
      \genblk1[1].bf_c_reg[1][31]\(15) => \genblk1[1].sr2_n_16\,
      \genblk1[1].bf_c_reg[1][31]\(14) => \genblk1[1].sr2_n_17\,
      \genblk1[1].bf_c_reg[1][31]\(13) => \genblk1[1].sr2_n_18\,
      \genblk1[1].bf_c_reg[1][31]\(12) => \genblk1[1].sr2_n_19\,
      \genblk1[1].bf_c_reg[1][31]\(11) => \genblk1[1].sr2_n_20\,
      \genblk1[1].bf_c_reg[1][31]\(10) => \genblk1[1].sr2_n_21\,
      \genblk1[1].bf_c_reg[1][31]\(9) => \genblk1[1].sr2_n_22\,
      \genblk1[1].bf_c_reg[1][31]\(8) => \genblk1[1].sr2_n_23\,
      \genblk1[1].bf_c_reg[1][31]\(7) => \genblk1[1].sr2_n_24\,
      \genblk1[1].bf_c_reg[1][31]\(6) => \genblk1[1].sr2_n_25\,
      \genblk1[1].bf_c_reg[1][31]\(5) => \genblk1[1].sr2_n_26\,
      \genblk1[1].bf_c_reg[1][31]\(4) => \genblk1[1].sr2_n_27\,
      \genblk1[1].bf_c_reg[1][31]\(3) => \genblk1[1].sr2_n_28\,
      \genblk1[1].bf_c_reg[1][31]\(2) => \genblk1[1].sr2_n_29\,
      \genblk1[1].bf_c_reg[1][31]\(1) => \genblk1[1].sr2_n_30\,
      \genblk1[1].bf_c_reg[1][31]\(0) => \genblk1[1].sr2_n_31\,
      \genblk1[1].bf_c_reg[1][31]_0\(31 downto 0) => \genblk1[1].bf_c_reg[1][31]_0\(31 downto 0),
      mult_opcode => mult_opcode,
      \shift_array_reg[0][31]_0\(31) => \genblk1[1].sr0_n_64\,
      \shift_array_reg[0][31]_0\(30) => \genblk1[1].sr0_n_65\,
      \shift_array_reg[0][31]_0\(29) => \genblk1[1].sr0_n_66\,
      \shift_array_reg[0][31]_0\(28) => \genblk1[1].sr0_n_67\,
      \shift_array_reg[0][31]_0\(27) => \genblk1[1].sr0_n_68\,
      \shift_array_reg[0][31]_0\(26) => \genblk1[1].sr0_n_69\,
      \shift_array_reg[0][31]_0\(25) => \genblk1[1].sr0_n_70\,
      \shift_array_reg[0][31]_0\(24) => \genblk1[1].sr0_n_71\,
      \shift_array_reg[0][31]_0\(23) => \genblk1[1].sr0_n_72\,
      \shift_array_reg[0][31]_0\(22) => \genblk1[1].sr0_n_73\,
      \shift_array_reg[0][31]_0\(21) => \genblk1[1].sr0_n_74\,
      \shift_array_reg[0][31]_0\(20) => \genblk1[1].sr0_n_75\,
      \shift_array_reg[0][31]_0\(19) => \genblk1[1].sr0_n_76\,
      \shift_array_reg[0][31]_0\(18) => \genblk1[1].sr0_n_77\,
      \shift_array_reg[0][31]_0\(17) => \genblk1[1].sr0_n_78\,
      \shift_array_reg[0][31]_0\(16) => \genblk1[1].sr0_n_79\,
      \shift_array_reg[0][31]_0\(15) => \genblk1[1].sr0_n_80\,
      \shift_array_reg[0][31]_0\(14) => \genblk1[1].sr0_n_81\,
      \shift_array_reg[0][31]_0\(13) => \genblk1[1].sr0_n_82\,
      \shift_array_reg[0][31]_0\(12) => \genblk1[1].sr0_n_83\,
      \shift_array_reg[0][31]_0\(11) => \genblk1[1].sr0_n_84\,
      \shift_array_reg[0][31]_0\(10) => \genblk1[1].sr0_n_85\,
      \shift_array_reg[0][31]_0\(9) => \genblk1[1].sr0_n_86\,
      \shift_array_reg[0][31]_0\(8) => \genblk1[1].sr0_n_87\,
      \shift_array_reg[0][31]_0\(7) => \genblk1[1].sr0_n_88\,
      \shift_array_reg[0][31]_0\(6) => \genblk1[1].sr0_n_89\,
      \shift_array_reg[0][31]_0\(5) => \genblk1[1].sr0_n_90\,
      \shift_array_reg[0][31]_0\(4) => \genblk1[1].sr0_n_91\,
      \shift_array_reg[0][31]_0\(3) => \genblk1[1].sr0_n_92\,
      \shift_array_reg[0][31]_0\(2) => \genblk1[1].sr0_n_93\,
      \shift_array_reg[0][31]_0\(1) => \genblk1[1].sr0_n_94\,
      \shift_array_reg[0][31]_0\(0) => \genblk1[1].sr0_n_95\,
      \shift_array_reg[0][31]_1\(31 downto 0) => \shift_array_reg[0][31]_0\(31 downto 0)
    );
\genblk1[1].sr1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69
     port map (
      D(31) => \genblk1[1].sr0_n_0\,
      D(30) => \genblk1[1].sr0_n_1\,
      D(29) => \genblk1[1].sr0_n_2\,
      D(28) => \genblk1[1].sr0_n_3\,
      D(27) => \genblk1[1].sr0_n_4\,
      D(26) => \genblk1[1].sr0_n_5\,
      D(25) => \genblk1[1].sr0_n_6\,
      D(24) => \genblk1[1].sr0_n_7\,
      D(23) => \genblk1[1].sr0_n_8\,
      D(22) => \genblk1[1].sr0_n_9\,
      D(21) => \genblk1[1].sr0_n_10\,
      D(20) => \genblk1[1].sr0_n_11\,
      D(19) => \genblk1[1].sr0_n_12\,
      D(18) => \genblk1[1].sr0_n_13\,
      D(17) => \genblk1[1].sr0_n_14\,
      D(16) => \genblk1[1].sr0_n_15\,
      D(15) => \genblk1[1].sr0_n_16\,
      D(14) => \genblk1[1].sr0_n_17\,
      D(13) => \genblk1[1].sr0_n_18\,
      D(12) => \genblk1[1].sr0_n_19\,
      D(11) => \genblk1[1].sr0_n_20\,
      D(10) => \genblk1[1].sr0_n_21\,
      D(9) => \genblk1[1].sr0_n_22\,
      D(8) => \genblk1[1].sr0_n_23\,
      D(7) => \genblk1[1].sr0_n_24\,
      D(6) => \genblk1[1].sr0_n_25\,
      D(5) => \genblk1[1].sr0_n_26\,
      D(4) => \genblk1[1].sr0_n_27\,
      D(3) => \genblk1[1].sr0_n_28\,
      D(2) => \genblk1[1].sr0_n_29\,
      D(1) => \genblk1[1].sr0_n_30\,
      D(0) => \genblk1[1].sr0_n_31\,
      Q(31) => \genblk1[1].sr3_n_0\,
      Q(30) => \genblk1[1].sr3_n_1\,
      Q(29) => \genblk1[1].sr3_n_2\,
      Q(28) => \genblk1[1].sr3_n_3\,
      Q(27) => \genblk1[1].sr3_n_4\,
      Q(26) => \genblk1[1].sr3_n_5\,
      Q(25) => \genblk1[1].sr3_n_6\,
      Q(24) => \genblk1[1].sr3_n_7\,
      Q(23) => \genblk1[1].sr3_n_8\,
      Q(22) => \genblk1[1].sr3_n_9\,
      Q(21) => \genblk1[1].sr3_n_10\,
      Q(20) => \genblk1[1].sr3_n_11\,
      Q(19) => \genblk1[1].sr3_n_12\,
      Q(18) => \genblk1[1].sr3_n_13\,
      Q(17) => \genblk1[1].sr3_n_14\,
      Q(16) => \genblk1[1].sr3_n_15\,
      Q(15) => \genblk1[1].sr3_n_16\,
      Q(14) => \genblk1[1].sr3_n_17\,
      Q(13) => \genblk1[1].sr3_n_18\,
      Q(12) => \genblk1[1].sr3_n_19\,
      Q(11) => \genblk1[1].sr3_n_20\,
      Q(10) => \genblk1[1].sr3_n_21\,
      Q(9) => \genblk1[1].sr3_n_22\,
      Q(8) => \genblk1[1].sr3_n_23\,
      Q(7) => \genblk1[1].sr3_n_24\,
      Q(6) => \genblk1[1].sr3_n_25\,
      Q(5) => \genblk1[1].sr3_n_26\,
      Q(4) => \genblk1[1].sr3_n_27\,
      Q(3) => \genblk1[1].sr3_n_28\,
      Q(2) => \genblk1[1].sr3_n_29\,
      Q(1) => \genblk1[1].sr3_n_30\,
      Q(0) => \genblk1[1].sr3_n_31\,
      clk => clk,
      \genblk1[1].bf_b_reg[1][24]\ => sr_swap_n_2,
      \shift_array_reg[0][31]_0\(31 downto 0) => \op_b[1]_17\(31 downto 0)
    );
\genblk1[1].sr2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70\
     port map (
      Q(31) => \genblk1[1].sr2_n_0\,
      Q(30) => \genblk1[1].sr2_n_1\,
      Q(29) => \genblk1[1].sr2_n_2\,
      Q(28) => \genblk1[1].sr2_n_3\,
      Q(27) => \genblk1[1].sr2_n_4\,
      Q(26) => \genblk1[1].sr2_n_5\,
      Q(25) => \genblk1[1].sr2_n_6\,
      Q(24) => \genblk1[1].sr2_n_7\,
      Q(23) => \genblk1[1].sr2_n_8\,
      Q(22) => \genblk1[1].sr2_n_9\,
      Q(21) => \genblk1[1].sr2_n_10\,
      Q(20) => \genblk1[1].sr2_n_11\,
      Q(19) => \genblk1[1].sr2_n_12\,
      Q(18) => \genblk1[1].sr2_n_13\,
      Q(17) => \genblk1[1].sr2_n_14\,
      Q(16) => \genblk1[1].sr2_n_15\,
      Q(15) => \genblk1[1].sr2_n_16\,
      Q(14) => \genblk1[1].sr2_n_17\,
      Q(13) => \genblk1[1].sr2_n_18\,
      Q(12) => \genblk1[1].sr2_n_19\,
      Q(11) => \genblk1[1].sr2_n_20\,
      Q(10) => \genblk1[1].sr2_n_21\,
      Q(9) => \genblk1[1].sr2_n_22\,
      Q(8) => \genblk1[1].sr2_n_23\,
      Q(7) => \genblk1[1].sr2_n_24\,
      Q(6) => \genblk1[1].sr2_n_25\,
      Q(5) => \genblk1[1].sr2_n_26\,
      Q(4) => \genblk1[1].sr2_n_27\,
      Q(3) => \genblk1[1].sr2_n_28\,
      Q(2) => \genblk1[1].sr2_n_29\,
      Q(1) => \genblk1[1].sr2_n_30\,
      Q(0) => \genblk1[1].sr2_n_31\,
      clk => clk,
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]_1\(31 downto 0)
    );
\genblk1[1].sr3\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71
     port map (
      D(31) => \genblk1[1].sr2_n_0\,
      D(30) => \genblk1[1].sr2_n_1\,
      D(29) => \genblk1[1].sr2_n_2\,
      D(28) => \genblk1[1].sr2_n_3\,
      D(27) => \genblk1[1].sr2_n_4\,
      D(26) => \genblk1[1].sr2_n_5\,
      D(25) => \genblk1[1].sr2_n_6\,
      D(24) => \genblk1[1].sr2_n_7\,
      D(23) => \genblk1[1].sr2_n_8\,
      D(22) => \genblk1[1].sr2_n_9\,
      D(21) => \genblk1[1].sr2_n_10\,
      D(20) => \genblk1[1].sr2_n_11\,
      D(19) => \genblk1[1].sr2_n_12\,
      D(18) => \genblk1[1].sr2_n_13\,
      D(17) => \genblk1[1].sr2_n_14\,
      D(16) => \genblk1[1].sr2_n_15\,
      D(15) => \genblk1[1].sr2_n_16\,
      D(14) => \genblk1[1].sr2_n_17\,
      D(13) => \genblk1[1].sr2_n_18\,
      D(12) => \genblk1[1].sr2_n_19\,
      D(11) => \genblk1[1].sr2_n_20\,
      D(10) => \genblk1[1].sr2_n_21\,
      D(9) => \genblk1[1].sr2_n_22\,
      D(8) => \genblk1[1].sr2_n_23\,
      D(7) => \genblk1[1].sr2_n_24\,
      D(6) => \genblk1[1].sr2_n_25\,
      D(5) => \genblk1[1].sr2_n_26\,
      D(4) => \genblk1[1].sr2_n_27\,
      D(3) => \genblk1[1].sr2_n_28\,
      D(2) => \genblk1[1].sr2_n_29\,
      D(1) => \genblk1[1].sr2_n_30\,
      D(0) => \genblk1[1].sr2_n_31\,
      Q(31) => \genblk1[1].sr3_n_0\,
      Q(30) => \genblk1[1].sr3_n_1\,
      Q(29) => \genblk1[1].sr3_n_2\,
      Q(28) => \genblk1[1].sr3_n_3\,
      Q(27) => \genblk1[1].sr3_n_4\,
      Q(26) => \genblk1[1].sr3_n_5\,
      Q(25) => \genblk1[1].sr3_n_6\,
      Q(24) => \genblk1[1].sr3_n_7\,
      Q(23) => \genblk1[1].sr3_n_8\,
      Q(22) => \genblk1[1].sr3_n_9\,
      Q(21) => \genblk1[1].sr3_n_10\,
      Q(20) => \genblk1[1].sr3_n_11\,
      Q(19) => \genblk1[1].sr3_n_12\,
      Q(18) => \genblk1[1].sr3_n_13\,
      Q(17) => \genblk1[1].sr3_n_14\,
      Q(16) => \genblk1[1].sr3_n_15\,
      Q(15) => \genblk1[1].sr3_n_16\,
      Q(14) => \genblk1[1].sr3_n_17\,
      Q(13) => \genblk1[1].sr3_n_18\,
      Q(12) => \genblk1[1].sr3_n_19\,
      Q(11) => \genblk1[1].sr3_n_20\,
      Q(10) => \genblk1[1].sr3_n_21\,
      Q(9) => \genblk1[1].sr3_n_22\,
      Q(8) => \genblk1[1].sr3_n_23\,
      Q(7) => \genblk1[1].sr3_n_24\,
      Q(6) => \genblk1[1].sr3_n_25\,
      Q(5) => \genblk1[1].sr3_n_26\,
      Q(4) => \genblk1[1].sr3_n_27\,
      Q(3) => \genblk1[1].sr3_n_28\,
      Q(2) => \genblk1[1].sr3_n_29\,
      Q(1) => \genblk1[1].sr3_n_30\,
      Q(0) => \genblk1[1].sr3_n_31\,
      clk => clk
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(23),
      I1 => \bf_b_polyArith[0]_10\(23),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(23)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(23),
      I1 => \bf_b_polyArith[1]_11\(23),
      I2 => ntt_opcode,
      O => ram_reg_63(23)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(22),
      I1 => \bf_b_polyArith[0]_10\(22),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(22),
      I1 => \bf_b_polyArith[1]_11\(22),
      I2 => ntt_opcode,
      O => ram_reg_63(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(21),
      I1 => \bf_b_polyArith[0]_10\(21),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(21),
      I1 => \bf_b_polyArith[1]_11\(21),
      I2 => ntt_opcode,
      O => ram_reg_63(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(20),
      I1 => \bf_b_polyArith[0]_10\(20),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(20),
      I1 => \bf_b_polyArith[1]_11\(20),
      I2 => ntt_opcode,
      O => ram_reg_63(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(19),
      I1 => \bf_b_polyArith[0]_10\(19),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(19),
      I1 => \bf_b_polyArith[1]_11\(19),
      I2 => ntt_opcode,
      O => ram_reg_63(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(18),
      I1 => \bf_b_polyArith[0]_10\(18),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(18),
      I1 => \bf_b_polyArith[1]_11\(18),
      I2 => ntt_opcode,
      O => ram_reg_63(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(17),
      I1 => \bf_b_polyArith[0]_10\(17),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(17),
      I1 => \bf_b_polyArith[1]_11\(17),
      I2 => ntt_opcode,
      O => ram_reg_63(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(16),
      I1 => \bf_b_polyArith[0]_10\(16),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(16)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(16),
      I1 => \bf_b_polyArith[1]_11\(16),
      I2 => ntt_opcode,
      O => ram_reg_63(16)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(15),
      I1 => \bf_b_polyArith[0]_10\(15),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(15)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(15),
      I1 => \bf_b_polyArith[1]_11\(15),
      I2 => ntt_opcode,
      O => ram_reg_63(15)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(14),
      I1 => \bf_b_polyArith[0]_10\(14),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(14)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(14),
      I1 => \bf_b_polyArith[1]_11\(14),
      I2 => ntt_opcode,
      O => ram_reg_63(14)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(13),
      I1 => \bf_b_polyArith[0]_10\(13),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(13)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(13),
      I1 => \bf_b_polyArith[1]_11\(13),
      I2 => ntt_opcode,
      O => ram_reg_63(13)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(12),
      I1 => \bf_b_polyArith[0]_10\(12),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(12)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(12),
      I1 => \bf_b_polyArith[1]_11\(12),
      I2 => ntt_opcode,
      O => ram_reg_63(12)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(11),
      I1 => \bf_b_polyArith[0]_10\(11),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(11)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(11),
      I1 => \bf_b_polyArith[1]_11\(11),
      I2 => ntt_opcode,
      O => ram_reg_63(11)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(10),
      I1 => \bf_b_polyArith[0]_10\(10),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(10)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(10),
      I1 => \bf_b_polyArith[1]_11\(10),
      I2 => ntt_opcode,
      O => ram_reg_63(10)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(9),
      I1 => \bf_b_polyArith[0]_10\(9),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(9)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(9),
      I1 => \bf_b_polyArith[1]_11\(9),
      I2 => ntt_opcode,
      O => ram_reg_63(9)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(8),
      I1 => \bf_b_polyArith[0]_10\(8),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(8)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(8),
      I1 => \bf_b_polyArith[1]_11\(8),
      I2 => ntt_opcode,
      O => ram_reg_63(8)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(7),
      I1 => \bf_b_polyArith[0]_10\(7),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(7)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(7),
      I1 => \bf_b_polyArith[1]_11\(7),
      I2 => ntt_opcode,
      O => ram_reg_63(7)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(6),
      I1 => \bf_b_polyArith[0]_10\(6),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(6)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(6),
      I1 => \bf_b_polyArith[1]_11\(6),
      I2 => ntt_opcode,
      O => ram_reg_63(6)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(5),
      I1 => \bf_b_polyArith[0]_10\(5),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(5)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_34__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(5),
      I1 => \bf_b_polyArith[1]_11\(5),
      I2 => ntt_opcode,
      O => ram_reg_63(5)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_35__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(4),
      I1 => \bf_b_polyArith[0]_10\(4),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(4)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_35__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(4),
      I1 => \bf_b_polyArith[1]_11\(4),
      I2 => ntt_opcode,
      O => ram_reg_63(4)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(3),
      I1 => \bf_b_polyArith[0]_10\(3),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(3)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_36__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(3),
      I1 => \bf_b_polyArith[1]_11\(3),
      I2 => ntt_opcode,
      O => ram_reg_63(3)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_37__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(2),
      I1 => \bf_b_polyArith[0]_10\(2),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(2)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_37__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(2),
      I1 => \bf_b_polyArith[1]_11\(2),
      I2 => ntt_opcode,
      O => ram_reg_63(2)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(1),
      I1 => \bf_b_polyArith[0]_10\(1),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(1)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_38__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(1),
      I1 => \bf_b_polyArith[1]_11\(1),
      I2 => ntt_opcode,
      O => ram_reg_63(1)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(0),
      I1 => \bf_b_polyArith[0]_10\(0),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(0)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_39__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(0),
      I1 => \bf_b_polyArith[1]_11\(0),
      I2 => ntt_opcode,
      O => ram_reg_63(0)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(31),
      I1 => \bf_b_polyArith[0]_10\(31),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(31)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(31),
      I1 => \bf_b_polyArith[1]_11\(31),
      I2 => ntt_opcode,
      O => ram_reg_63(31)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(30),
      I1 => \bf_b_polyArith[0]_10\(30),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(30)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(30),
      I1 => \bf_b_polyArith[1]_11\(30),
      I2 => ntt_opcode,
      O => ram_reg_63(30)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(29),
      I1 => \bf_b_polyArith[0]_10\(29),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(29)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(29),
      I1 => \bf_b_polyArith[1]_11\(29),
      I2 => ntt_opcode,
      O => ram_reg_63(29)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(28),
      I1 => \bf_b_polyArith[0]_10\(28),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(28)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(28),
      I1 => \bf_b_polyArith[1]_11\(28),
      I2 => ntt_opcode,
      O => ram_reg_63(28)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(27),
      I1 => \bf_b_polyArith[0]_10\(27),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(27)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(27),
      I1 => \bf_b_polyArith[1]_11\(27),
      I2 => ntt_opcode,
      O => ram_reg_63(27)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(26),
      I1 => \bf_b_polyArith[0]_10\(26),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(26)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(26),
      I1 => \bf_b_polyArith[1]_11\(26),
      I2 => ntt_opcode,
      O => ram_reg_63(26)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(25),
      I1 => \bf_b_polyArith[0]_10\(25),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(25)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(25),
      I1 => \bf_b_polyArith[1]_11\(25),
      I2 => ntt_opcode,
      O => ram_reg_63(25)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]\(24),
      I1 => \bf_b_polyArith[0]_10\(24),
      I2 => \genblk3[1].genblk1[0].p_product_reg[2]\,
      O => b(24)
    );
\genblk3[1].genblk1[0].p_product_reg[2]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \shift_array_reg[0][31]_1\(24),
      I1 => \bf_b_polyArith[1]_11\(24),
      I2 => ntt_opcode,
      O => ram_reg_63(24)
    );
mult_opcode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => p_0_in
    );
mult_opcode_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in,
      Q => mult_opcode,
      R => '0'
    );
sr_addr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7\
     port map (
      \DELAY_BLOCK[19].shift_array_reg[20][5]_0\ => \^sub_opcode\,
      \DELAY_BLOCK[19].shift_array_reg[20][5]_1\(5 downto 0) => \addr_1DP_reg[5]_0\(5 downto 0),
      Q(5 downto 0) => addr_1DP(5 downto 0),
      clk => clk,
      waddr_polyArith(5 downto 0) => waddr_polyArith(5 downto 0)
    );
sr_swap: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72\
     port map (
      \DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0\ => sr_swap_n_1,
      \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0\ => sr_swap_n_2,
      \DELAY_BLOCK[1].shift_array_reg[2]_0\ => \DELAY_BLOCK[1].shift_array_reg[2]_0\,
      clk => clk,
      swap => swap
    );
sr_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6\
     port map (
      clk => clk,
      sub_opcode => \^sub_opcode\,
      valid_1DP => \^valid_1dp\,
      valid_2DP => valid_2DP,
      valid_PolyArith => valid_PolyArith
    );
sub_opcode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => sub_opcode_i_1_n_0
    );
sub_opcode_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sub_opcode_i_1_n_0,
      Q => \^sub_opcode\,
      R => '0'
    );
valid_1DP_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => valid_1DP_reg_0,
      Q => \^valid_1dp\,
      R => '0'
    );
valid_2DP_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^valid_1dp\,
      Q => valid_2DP,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \last_instruction__3\ : out STD_LOGIC;
    \dout_ram_reg[9]\ : out STD_LOGIC;
    \dout_ram_reg[7]\ : out STD_LOGIC;
    control_high_word : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    \nextstate1__6\ : in STD_LOGIC;
    control_low_word : in STD_LOGIC_VECTOR ( 6 downto 0 );
    command_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control is
  signal \^d\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal IR_address0 : STD_LOGIC;
  signal \cycle_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal inc_IR_address : STD_LOGIC;
  signal nextstate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_cycle_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycle_count_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair458";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111";
  attribute SOFT_HLUTNM of \IR_address[1]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \IR_address[2]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \IR_address[3]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \IR_address[4]_i_3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \status[0]_i_1\ : label is "soft_lutpair458";
begin
  D(30 downto 0) <= \^d\(30 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF55"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \nextstate1__6\,
      I3 => state(2),
      O => nextstate(0)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nextstate(0),
      Q => state(0),
      R => control_high_word(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nextstate(1),
      Q => state(1),
      R => control_high_word(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => nextstate(2),
      Q => state(2),
      R => control_high_word(0)
    );
\IR_address[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr(0),
      O => \p_0_in__0\(0)
    );
\IR_address[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \p_0_in__0\(1)
    );
\IR_address[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      O => \p_0_in__0\(2)
    );
\IR_address[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => raddr(2),
      I3 => raddr(3),
      O => \p_0_in__0\(3)
    );
\IR_address[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => control_high_word(0),
      I1 => control_high_word(1),
      O => IR_address0
    );
\IR_address[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      O => inc_IR_address
    );
\IR_address[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(3),
      I4 => raddr(4),
      O => \p_0_in__0\(4)
    );
\IR_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc_IR_address,
      D => \p_0_in__0\(0),
      Q => raddr(0),
      R => IR_address0
    );
\IR_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc_IR_address,
      D => \p_0_in__0\(1),
      Q => raddr(1),
      R => IR_address0
    );
\IR_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc_IR_address,
      D => \p_0_in__0\(2),
      Q => raddr(2),
      R => IR_address0
    );
\IR_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc_IR_address,
      D => \p_0_in__0\(3),
      Q => raddr(3),
      R => IR_address0
    );
\IR_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => inc_IR_address,
      D => \p_0_in__0\(4),
      Q => raddr(4),
      R => IR_address0
    );
\cycle_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(1),
      O => \cycle_count[0]_i_2_n_0\
    );
\cycle_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[0]_i_1_n_7\,
      Q => \^d\(1),
      R => control_high_word(0)
    );
\cycle_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycle_count_reg[0]_i_1_n_0\,
      CO(2) => \cycle_count_reg[0]_i_1_n_1\,
      CO(1) => \cycle_count_reg[0]_i_1_n_2\,
      CO(0) => \cycle_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cycle_count_reg[0]_i_1_n_4\,
      O(2) => \cycle_count_reg[0]_i_1_n_5\,
      O(1) => \cycle_count_reg[0]_i_1_n_6\,
      O(0) => \cycle_count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(4 downto 2),
      S(0) => \cycle_count[0]_i_2_n_0\
    );
\cycle_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[8]_i_1_n_5\,
      Q => \^d\(11),
      R => control_high_word(0)
    );
\cycle_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[8]_i_1_n_4\,
      Q => \^d\(12),
      R => control_high_word(0)
    );
\cycle_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[12]_i_1_n_7\,
      Q => \^d\(13),
      R => control_high_word(0)
    );
\cycle_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[8]_i_1_n_0\,
      CO(3) => \cycle_count_reg[12]_i_1_n_0\,
      CO(2) => \cycle_count_reg[12]_i_1_n_1\,
      CO(1) => \cycle_count_reg[12]_i_1_n_2\,
      CO(0) => \cycle_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[12]_i_1_n_4\,
      O(2) => \cycle_count_reg[12]_i_1_n_5\,
      O(1) => \cycle_count_reg[12]_i_1_n_6\,
      O(0) => \cycle_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^d\(16 downto 13)
    );
\cycle_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[12]_i_1_n_6\,
      Q => \^d\(14),
      R => control_high_word(0)
    );
\cycle_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[12]_i_1_n_5\,
      Q => \^d\(15),
      R => control_high_word(0)
    );
\cycle_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[12]_i_1_n_4\,
      Q => \^d\(16),
      R => control_high_word(0)
    );
\cycle_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[16]_i_1_n_7\,
      Q => \^d\(17),
      R => control_high_word(0)
    );
\cycle_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[12]_i_1_n_0\,
      CO(3) => \cycle_count_reg[16]_i_1_n_0\,
      CO(2) => \cycle_count_reg[16]_i_1_n_1\,
      CO(1) => \cycle_count_reg[16]_i_1_n_2\,
      CO(0) => \cycle_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[16]_i_1_n_4\,
      O(2) => \cycle_count_reg[16]_i_1_n_5\,
      O(1) => \cycle_count_reg[16]_i_1_n_6\,
      O(0) => \cycle_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^d\(20 downto 17)
    );
\cycle_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[16]_i_1_n_6\,
      Q => \^d\(18),
      R => control_high_word(0)
    );
\cycle_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[16]_i_1_n_5\,
      Q => \^d\(19),
      R => control_high_word(0)
    );
\cycle_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[16]_i_1_n_4\,
      Q => \^d\(20),
      R => control_high_word(0)
    );
\cycle_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[0]_i_1_n_6\,
      Q => \^d\(2),
      R => control_high_word(0)
    );
\cycle_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[20]_i_1_n_7\,
      Q => \^d\(21),
      R => control_high_word(0)
    );
\cycle_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[16]_i_1_n_0\,
      CO(3) => \cycle_count_reg[20]_i_1_n_0\,
      CO(2) => \cycle_count_reg[20]_i_1_n_1\,
      CO(1) => \cycle_count_reg[20]_i_1_n_2\,
      CO(0) => \cycle_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[20]_i_1_n_4\,
      O(2) => \cycle_count_reg[20]_i_1_n_5\,
      O(1) => \cycle_count_reg[20]_i_1_n_6\,
      O(0) => \cycle_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^d\(24 downto 21)
    );
\cycle_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[20]_i_1_n_6\,
      Q => \^d\(22),
      R => control_high_word(0)
    );
\cycle_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[20]_i_1_n_5\,
      Q => \^d\(23),
      R => control_high_word(0)
    );
\cycle_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[20]_i_1_n_4\,
      Q => \^d\(24),
      R => control_high_word(0)
    );
\cycle_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[24]_i_1_n_7\,
      Q => \^d\(25),
      R => control_high_word(0)
    );
\cycle_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[20]_i_1_n_0\,
      CO(3) => \cycle_count_reg[24]_i_1_n_0\,
      CO(2) => \cycle_count_reg[24]_i_1_n_1\,
      CO(1) => \cycle_count_reg[24]_i_1_n_2\,
      CO(0) => \cycle_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[24]_i_1_n_4\,
      O(2) => \cycle_count_reg[24]_i_1_n_5\,
      O(1) => \cycle_count_reg[24]_i_1_n_6\,
      O(0) => \cycle_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => \^d\(28 downto 25)
    );
\cycle_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[24]_i_1_n_6\,
      Q => \^d\(26),
      R => control_high_word(0)
    );
\cycle_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[24]_i_1_n_5\,
      Q => \^d\(27),
      R => control_high_word(0)
    );
\cycle_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[24]_i_1_n_4\,
      Q => \^d\(28),
      R => control_high_word(0)
    );
\cycle_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[28]_i_1_n_7\,
      Q => \^d\(29),
      R => control_high_word(0)
    );
\cycle_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_cycle_count_reg[28]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cycle_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_cycle_count_reg[28]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cycle_count_reg[28]_i_1_n_6\,
      O(0) => \cycle_count_reg[28]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^d\(30 downto 29)
    );
\cycle_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[28]_i_1_n_6\,
      Q => \^d\(30),
      R => control_high_word(0)
    );
\cycle_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[0]_i_1_n_5\,
      Q => \^d\(3),
      R => control_high_word(0)
    );
\cycle_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[0]_i_1_n_4\,
      Q => \^d\(4),
      R => control_high_word(0)
    );
\cycle_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[4]_i_1_n_7\,
      Q => \^d\(5),
      R => control_high_word(0)
    );
\cycle_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[0]_i_1_n_0\,
      CO(3) => \cycle_count_reg[4]_i_1_n_0\,
      CO(2) => \cycle_count_reg[4]_i_1_n_1\,
      CO(1) => \cycle_count_reg[4]_i_1_n_2\,
      CO(0) => \cycle_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[4]_i_1_n_4\,
      O(2) => \cycle_count_reg[4]_i_1_n_5\,
      O(1) => \cycle_count_reg[4]_i_1_n_6\,
      O(0) => \cycle_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(8 downto 5)
    );
\cycle_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[4]_i_1_n_6\,
      Q => \^d\(6),
      R => control_high_word(0)
    );
\cycle_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[4]_i_1_n_5\,
      Q => \^d\(7),
      R => control_high_word(0)
    );
\cycle_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[4]_i_1_n_4\,
      Q => \^d\(8),
      R => control_high_word(0)
    );
\cycle_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[8]_i_1_n_7\,
      Q => \^d\(9),
      R => control_high_word(0)
    );
\cycle_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[4]_i_1_n_0\,
      CO(3) => \cycle_count_reg[8]_i_1_n_0\,
      CO(2) => \cycle_count_reg[8]_i_1_n_1\,
      CO(1) => \cycle_count_reg[8]_i_1_n_2\,
      CO(0) => \cycle_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[8]_i_1_n_4\,
      O(2) => \cycle_count_reg[8]_i_1_n_5\,
      O(1) => \cycle_count_reg[8]_i_1_n_6\,
      O(0) => \cycle_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(12 downto 9)
    );
\cycle_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cycle_count_reg[8]_i_1_n_6\,
      Q => \^d\(10),
      R => control_high_word(0)
    );
ins_ram: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0\
     port map (
      D(1 downto 0) => nextstate(2 downto 1),
      Q(2 downto 0) => state(2 downto 0),
      clk => clk,
      command_reg(0) => command_reg(0),
      control_low_word(6 downto 0) => control_low_word(6 downto 0),
      dina_ext_low_word(9 downto 0) => dina_ext_low_word(9 downto 0),
      \dout_ram_reg[7]_0\ => \dout_ram_reg[7]\,
      \dout_ram_reg[7]_1\(4 downto 0) => raddr(4 downto 0),
      \dout_ram_reg[9]_0\ => \dout_ram_reg[9]\,
      \last_instruction__3\ => \last_instruction__3\,
      \nextstate1__6\ => \nextstate1__6\
    );
\status[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      O => \^d\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM is
  port (
    \rdata[0][0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata[0][1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM is
begin
ram_bank0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      WEBWE(0) => WEBWE(0),
      clk => clk,
      \rdata[0][0]\(31 downto 0) => \rdata[0][0]\(31 downto 0)
    );
ram_bank1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      clk => clk,
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_2(0) => ram_reg_1(0),
      \rdata[0][1]\(31 downto 0) => \rdata[0][1]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0 is
  port (
    \rdata[1][0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata[1][1]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0 : entity is "PolyRAM";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0 is
begin
ram_bank0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      WEBWE(0) => WEBWE(0),
      clk => clk,
      \rdata[1][0]\(31 downto 0) => \rdata[1][0]\(31 downto 0)
    );
ram_bank1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      clk => clk,
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_2(0) => ram_reg_1(0),
      \rdata[1][1]\(31 downto 0) => \rdata[1][1]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule is
  port (
    w : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_i_reg[1]_0\ : out STD_LOGIC;
    update_mult_adv : out STD_LOGIC;
    \i_i_reg[5]_0\ : out STD_LOGIC;
    forward_reg_reg_rep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tw_out_internal_DN1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    forward_reg : in STD_LOGIC;
    \bf_c[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ntt_opcode : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]_0\ : in STD_LOGIC;
    \tmp_i_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rom_base_addr_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_1\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule is
  signal \genblk1[1].tw_gen_pe/i_i_reg\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \genblk1[1].tw_gen_pe/i_i_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i_i_reg[5]_0\ : STD_LOGIC;
  signal is_omega_c_addr_delay_n_0 : STD_LOGIC;
  signal \modmult_a_forw[0]_61\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_b_forw[0]_37\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal s_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_i0 : STD_LOGIC;
  signal \shift_array_reg[0]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tw_out_0[0]_36\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^tw_out_internal_dn1\ : STD_LOGIC;
  signal \tw_rom_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_4_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_5_n_0\ : STD_LOGIC;
  signal tw_rom_addr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal update_mult : STD_LOGIC;
  signal \^update_mult_adv\ : STD_LOGIC;
  signal update_mult_delay_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_i[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_i[2]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_i[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \i_i[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \s_i[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \s_i[2]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tw_rom_addr[0]_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tw_rom_addr[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tw_rom_addr[4]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tw_rom_addr[6]_i_4\ : label is "soft_lutpair303";
begin
  \i_i_reg[5]_0\ <= \^i_i_reg[5]_0\;
  tw_out_internal_DN1 <= \^tw_out_internal_dn1\;
  update_mult_adv <= \^update_mult_adv\;
\genblk3[0].genblk1[0].p_product_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(16),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(16),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(16)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(7),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(7),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(7)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(7),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(7),
      I2 => forward_reg,
      I3 => \bf_c[0]\(7),
      I4 => ntt_opcode,
      O => w(7)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(6),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(6),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(6)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(6),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(6),
      I2 => forward_reg,
      I3 => \bf_c[0]\(6),
      I4 => ntt_opcode,
      O => w(6)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(5),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(5),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(5)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(5),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(5),
      I2 => forward_reg,
      I3 => \bf_c[0]\(5),
      I4 => ntt_opcode,
      O => w(5)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(4),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(4),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(4)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(4),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(4),
      I2 => forward_reg,
      I3 => \bf_c[0]\(4),
      I4 => ntt_opcode,
      O => w(4)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(3),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(3),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(3)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(3),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(3),
      I2 => forward_reg,
      I3 => \bf_c[0]\(3),
      I4 => ntt_opcode,
      O => w(3)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(2),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(2),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(2)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(2),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(2),
      I2 => forward_reg,
      I3 => \bf_c[0]\(2),
      I4 => ntt_opcode,
      O => w(2)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(1),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(1),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(1)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(1),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(1),
      I2 => forward_reg,
      I3 => \bf_c[0]\(1),
      I4 => ntt_opcode,
      O => w(1)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(0),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(0),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(0)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(0),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(0),
      I2 => forward_reg,
      I3 => \bf_c[0]\(0),
      I4 => ntt_opcode,
      O => w(0)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(16),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(16),
      I2 => forward_reg,
      I3 => \bf_c[0]\(16),
      I4 => ntt_opcode,
      O => w(16)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(15),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(15),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(15)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(15),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(15),
      I2 => forward_reg,
      I3 => \bf_c[0]\(15),
      I4 => ntt_opcode,
      O => w(15)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(14),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(14),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(14)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(14),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(14),
      I2 => forward_reg,
      I3 => \bf_c[0]\(14),
      I4 => ntt_opcode,
      O => w(14)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(13),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(13),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(13)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(13),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(13),
      I2 => forward_reg,
      I3 => \bf_c[0]\(13),
      I4 => ntt_opcode,
      O => w(13)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(12),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(12),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(12)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(12),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(12),
      I2 => forward_reg,
      I3 => \bf_c[0]\(12),
      I4 => ntt_opcode,
      O => w(12)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(11),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(11),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(11)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(11),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(11),
      I2 => forward_reg,
      I3 => \bf_c[0]\(11),
      I4 => ntt_opcode,
      O => w(11)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(10),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(10),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(10)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(10),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(10),
      I2 => forward_reg,
      I3 => \bf_c[0]\(10),
      I4 => ntt_opcode,
      O => w(10)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(9),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(9),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(9)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(9),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(9),
      I2 => forward_reg,
      I3 => \bf_c[0]\(9),
      I4 => ntt_opcode,
      O => w(9)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(8),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(8),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(8)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(8),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(8),
      I2 => forward_reg,
      I3 => \bf_c[0]\(8),
      I4 => ntt_opcode,
      O => w(8)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(31),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(31),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(31)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(22),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(22),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(22),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(22),
      I2 => forward_reg,
      I3 => \bf_c[0]\(22),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(21),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(21),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(21),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(21),
      I2 => forward_reg,
      I3 => \bf_c[0]\(21),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(20),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(20),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(20),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(20),
      I2 => forward_reg,
      I3 => \bf_c[0]\(20),
      I4 => ntt_opcode,
      O => w(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(19),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(19),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(19),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(19),
      I2 => forward_reg,
      I3 => \bf_c[0]\(19),
      I4 => ntt_opcode,
      O => w(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(18),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(18),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(18),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(18),
      I2 => forward_reg,
      I3 => \bf_c[0]\(18),
      I4 => ntt_opcode,
      O => w(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(17),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(17),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(17),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(17),
      I2 => forward_reg,
      I3 => \bf_c[0]\(17),
      I4 => ntt_opcode,
      O => w(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(31),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(31),
      I2 => forward_reg,
      I3 => \bf_c[0]\(31),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(31)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(30),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(30),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(30)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(30),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(30),
      I2 => forward_reg,
      I3 => \bf_c[0]\(30),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(30)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(29),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(29),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(29)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(29),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(29),
      I2 => forward_reg,
      I3 => \bf_c[0]\(29),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(29)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(28),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(28),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(28)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(28),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(28),
      I2 => forward_reg,
      I3 => \bf_c[0]\(28),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(28)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(27),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(27),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(27)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(27),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(27),
      I2 => forward_reg,
      I3 => \bf_c[0]\(27),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(27)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(26),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(26),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(26)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(26),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(26),
      I2 => forward_reg,
      I3 => \bf_c[0]\(26),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(26)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(25),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(25),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(25)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(25),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(25),
      I2 => forward_reg,
      I3 => \bf_c[0]\(25),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(25)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(24),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(24),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(24)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(24),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(24),
      I2 => forward_reg,
      I3 => \bf_c[0]\(24),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(24)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[0]_37\(23),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_2\(23),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      O => B(23)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[0]_36\(23),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(23),
      I2 => forward_reg,
      I3 => \bf_c[0]\(23),
      I4 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => w(23)
    );
i_del0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24\
     port map (
      \DELAY_BLOCK[0].shift_array_reg[1][5]_0\ => \^tw_out_internal_dn1\,
      Q(4 downto 0) => \genblk1[1].tw_gen_pe/i_i_reg\(5 downto 1),
      clk => clk
    );
\i_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      O => p_0_in(0)
    );
\i_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      O => p_0_in(1)
    );
\i_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg\(2),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I2 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      O => p_0_in(2)
    );
\i_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg\(3),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      I2 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I3 => \genblk1[1].tw_gen_pe/i_i_reg\(2),
      O => p_0_in(3)
    );
\i_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg\(4),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      I2 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I3 => \genblk1[1].tw_gen_pe/i_i_reg\(3),
      I4 => \genblk1[1].tw_gen_pe/i_i_reg\(2),
      O => p_0_in(4)
    );
\i_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg\(2),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg\(3),
      I2 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I3 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      I4 => \genblk1[1].tw_gen_pe/i_i_reg\(4),
      I5 => \genblk1[1].tw_gen_pe/i_i_reg\(5),
      O => p_0_in(5)
    );
\i_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      R => \tmp_i_reg[0]_0\
    );
\i_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      R => \tmp_i_reg[0]_0\
    );
\i_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \genblk1[1].tw_gen_pe/i_i_reg\(2),
      R => \tmp_i_reg[0]_0\
    );
\i_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \genblk1[1].tw_gen_pe/i_i_reg\(3),
      R => \tmp_i_reg[0]_0\
    );
\i_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \genblk1[1].tw_gen_pe/i_i_reg\(4),
      R => \tmp_i_reg[0]_0\
    );
\i_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \genblk1[1].tw_gen_pe/i_i_reg\(5),
      R => \tmp_i_reg[0]_0\
    );
is_omega_c_addr_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25\
     port map (
      E(0) => is_omega_c_addr_delay_n_0,
      Q(2 downto 0) => s_i(2 downto 0),
      clk => clk,
      \shift_array_reg[0][0]_0\ => \^i_i_reg[5]_0\
    );
\omega_c_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(0),
      Q => \modmult_b_forw[0]_37\(0),
      S => \tmp_i_reg[0]_0\
    );
\omega_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(10),
      Q => \modmult_b_forw[0]_37\(10),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(11),
      Q => \modmult_b_forw[0]_37\(11),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(12),
      Q => \modmult_b_forw[0]_37\(12),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(13),
      Q => \modmult_b_forw[0]_37\(13),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(14),
      Q => \modmult_b_forw[0]_37\(14),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(15),
      Q => \modmult_b_forw[0]_37\(15),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(16),
      Q => \modmult_b_forw[0]_37\(16),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(17),
      Q => \modmult_b_forw[0]_37\(17),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(18),
      Q => \modmult_b_forw[0]_37\(18),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(19),
      Q => \modmult_b_forw[0]_37\(19),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(1),
      Q => \modmult_b_forw[0]_37\(1),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(20),
      Q => \modmult_b_forw[0]_37\(20),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(21),
      Q => \modmult_b_forw[0]_37\(21),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(22),
      Q => \modmult_b_forw[0]_37\(22),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(23),
      Q => \modmult_b_forw[0]_37\(23),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(24),
      Q => \modmult_b_forw[0]_37\(24),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(25),
      Q => \modmult_b_forw[0]_37\(25),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(26),
      Q => \modmult_b_forw[0]_37\(26),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(27),
      Q => \modmult_b_forw[0]_37\(27),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(28),
      Q => \modmult_b_forw[0]_37\(28),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(29),
      Q => \modmult_b_forw[0]_37\(29),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(2),
      Q => \modmult_b_forw[0]_37\(2),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(30),
      Q => \modmult_b_forw[0]_37\(30),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(31),
      Q => \modmult_b_forw[0]_37\(31),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(3),
      Q => \modmult_b_forw[0]_37\(3),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(4),
      Q => \modmult_b_forw[0]_37\(4),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(5),
      Q => \modmult_b_forw[0]_37\(5),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(6),
      Q => \modmult_b_forw[0]_37\(6),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(7),
      Q => \modmult_b_forw[0]_37\(7),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(8),
      Q => \modmult_b_forw[0]_37\(8),
      R => \tmp_i_reg[0]_0\
    );
\omega_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => \shift_array_reg[0]_34\(9),
      Q => \modmult_b_forw[0]_37\(9),
      R => \tmp_i_reg[0]_0\
    );
\s_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_i(0),
      O => p_0_in_0(0)
    );
\s_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_i(0),
      I1 => s_i(1),
      O => p_0_in_0(1)
    );
\s_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^i_i_reg[5]_0\,
      I1 => s_i(2),
      I2 => s_i(0),
      I3 => s_i(1),
      O => s_i0
    );
\s_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => s_i(2),
      I1 => s_i(1),
      I2 => s_i(0),
      O => p_0_in_0(2)
    );
\s_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => p_0_in_0(0),
      Q => s_i(0),
      R => \tmp_i_reg[0]_0\
    );
\s_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => p_0_in_0(1),
      Q => s_i(1),
      R => \tmp_i_reg[0]_0\
    );
\s_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => p_0_in_0(2),
      Q => s_i(2),
      R => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(1),
      Q => tmp_i(0),
      S => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(2),
      Q => tmp_i(1),
      S => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(3),
      Q => tmp_i(2),
      S => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(4),
      Q => tmp_i(3),
      S => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(5),
      Q => tmp_i(4),
      S => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(6),
      Q => tmp_i(5),
      S => \tmp_i_reg[0]_0\
    );
\tmp_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => '0',
      Q => tmp_i(6),
      S => \tmp_i_reg[0]_0\
    );
\tw_out_internal_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(0),
      Q => \tw_out_0[0]_36\(0),
      R => '0'
    );
\tw_out_internal_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(10),
      Q => \tw_out_0[0]_36\(10),
      R => '0'
    );
\tw_out_internal_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(11),
      Q => \tw_out_0[0]_36\(11),
      R => '0'
    );
\tw_out_internal_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(12),
      Q => \tw_out_0[0]_36\(12),
      R => '0'
    );
\tw_out_internal_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(13),
      Q => \tw_out_0[0]_36\(13),
      R => '0'
    );
\tw_out_internal_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(14),
      Q => \tw_out_0[0]_36\(14),
      R => '0'
    );
\tw_out_internal_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(15),
      Q => \tw_out_0[0]_36\(15),
      R => '0'
    );
\tw_out_internal_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(16),
      Q => \tw_out_0[0]_36\(16),
      R => '0'
    );
\tw_out_internal_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(17),
      Q => \tw_out_0[0]_36\(17),
      R => '0'
    );
\tw_out_internal_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(18),
      Q => \tw_out_0[0]_36\(18),
      R => '0'
    );
\tw_out_internal_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(19),
      Q => \tw_out_0[0]_36\(19),
      R => '0'
    );
\tw_out_internal_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(1),
      Q => \tw_out_0[0]_36\(1),
      R => '0'
    );
\tw_out_internal_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(20),
      Q => \tw_out_0[0]_36\(20),
      R => '0'
    );
\tw_out_internal_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(21),
      Q => \tw_out_0[0]_36\(21),
      R => '0'
    );
\tw_out_internal_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(22),
      Q => \tw_out_0[0]_36\(22),
      R => '0'
    );
\tw_out_internal_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(23),
      Q => \tw_out_0[0]_36\(23),
      R => '0'
    );
\tw_out_internal_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(24),
      Q => \tw_out_0[0]_36\(24),
      R => '0'
    );
\tw_out_internal_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(25),
      Q => \tw_out_0[0]_36\(25),
      R => '0'
    );
\tw_out_internal_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(26),
      Q => \tw_out_0[0]_36\(26),
      R => '0'
    );
\tw_out_internal_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(27),
      Q => \tw_out_0[0]_36\(27),
      R => '0'
    );
\tw_out_internal_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(28),
      Q => \tw_out_0[0]_36\(28),
      R => '0'
    );
\tw_out_internal_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(29),
      Q => \tw_out_0[0]_36\(29),
      R => '0'
    );
\tw_out_internal_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(2),
      Q => \tw_out_0[0]_36\(2),
      R => '0'
    );
\tw_out_internal_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(30),
      Q => \tw_out_0[0]_36\(30),
      R => '0'
    );
\tw_out_internal_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(31),
      Q => \tw_out_0[0]_36\(31),
      R => '0'
    );
\tw_out_internal_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(3),
      Q => \tw_out_0[0]_36\(3),
      R => '0'
    );
\tw_out_internal_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(4),
      Q => \tw_out_0[0]_36\(4),
      R => '0'
    );
\tw_out_internal_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(5),
      Q => \tw_out_0[0]_36\(5),
      R => '0'
    );
\tw_out_internal_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(6),
      Q => \tw_out_0[0]_36\(6),
      R => '0'
    );
\tw_out_internal_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(7),
      Q => \tw_out_0[0]_36\(7),
      R => '0'
    );
\tw_out_internal_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(8),
      Q => \tw_out_0[0]_36\(8),
      R => '0'
    );
\tw_out_internal_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[0]_61\(9),
      Q => \tw_out_0[0]_36\(9),
      R => '0'
    );
tw_rom: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
     port map (
      D(31 downto 0) => \shift_array_reg[0]_34\(31 downto 0),
      Q(6 downto 0) => tw_rom_addr_reg(6 downto 0),
      clk => clk,
      dout_rom_reg_0(31 downto 0) => \modmult_a_forw[0]_61\(31 downto 0),
      forward_reg_reg_rep(31 downto 0) => forward_reg_reg_rep(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]\ => \genblk3[0].genblk1[1].p_product_reg[1]_1\,
      \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0) => \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0),
      \tw_out_internal_DP_reg[31]\ => \^tw_out_internal_dn1\,
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_internal_DP_reg[31]_0\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \tw_out_0[0]_36\(31 downto 0),
      update_mult => update_mult
    );
\tw_rom_addr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => tw_rom_addr_reg(0),
      I1 => rom_base_addr_reg(0),
      I2 => \tmp_i_reg[0]_0\,
      O => \p_0_in__0\(0)
    );
\tw_rom_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(1),
      I1 => \tmp_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(0),
      I3 => tw_rom_addr_reg(1),
      O => \p_0_in__0\(1)
    );
\tw_rom_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(2),
      I1 => \tmp_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(2),
      I3 => tw_rom_addr_reg(1),
      I4 => tw_rom_addr_reg(0),
      O => \p_0_in__0\(2)
    );
\tw_rom_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(3),
      I1 => \tmp_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(3),
      I3 => tw_rom_addr_reg(0),
      I4 => tw_rom_addr_reg(1),
      I5 => tw_rom_addr_reg(2),
      O => \p_0_in__0\(3)
    );
\tw_rom_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(4),
      I1 => \tmp_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(4),
      I3 => \tw_rom_addr[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\tw_rom_addr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tw_rom_addr_reg(3),
      I1 => tw_rom_addr_reg(0),
      I2 => tw_rom_addr_reg(1),
      I3 => tw_rom_addr_reg(2),
      O => \tw_rom_addr[4]_i_2_n_0\
    );
\tw_rom_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(5),
      I1 => \tmp_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(5),
      I3 => \tw_rom_addr[6]_i_4_n_0\,
      O => \p_0_in__0\(5)
    );
\tw_rom_addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \tmp_i_reg[0]_0\,
      I1 => \tw_rom_addr[6]_i_3__0_n_0\,
      I2 => \^i_i_reg[5]_0\,
      I3 => s_i(0),
      I4 => s_i(1),
      I5 => s_i(2),
      O => \tw_rom_addr[6]_i_1__0_n_0\
    );
\tw_rom_addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(6),
      I1 => \tmp_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(6),
      I3 => \tw_rom_addr[6]_i_4_n_0\,
      I4 => tw_rom_addr_reg(5),
      O => \p_0_in__0\(6)
    );
\tw_rom_addr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00000032"
    )
        port map (
      I0 => \^update_mult_adv\,
      I1 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      I2 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I3 => \genblk1[1].tw_gen_pe/i_i_reg\(4),
      I4 => \genblk1[1].tw_gen_pe/i_i_reg\(5),
      I5 => \tw_rom_addr[6]_i_5_n_0\,
      O => \i_i_reg[1]_0\
    );
\tw_rom_addr[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004000F0005"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg\(1),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      I2 => \genblk1[1].tw_gen_pe/i_i_reg\(4),
      I3 => \genblk1[1].tw_gen_pe/i_i_reg\(5),
      I4 => \tw_rom_addr[6]_i_5_n_0\,
      I5 => update_mult_delay_n_3,
      O => \tw_rom_addr[6]_i_3__0_n_0\
    );
\tw_rom_addr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tw_rom_addr_reg(4),
      I1 => tw_rom_addr_reg(2),
      I2 => tw_rom_addr_reg(1),
      I3 => tw_rom_addr_reg(0),
      I4 => tw_rom_addr_reg(3),
      O => \tw_rom_addr[6]_i_4_n_0\
    );
\tw_rom_addr[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \genblk1[1].tw_gen_pe/i_i_reg\(2),
      I1 => \genblk1[1].tw_gen_pe/i_i_reg\(3),
      O => \tw_rom_addr[6]_i_5_n_0\
    );
\tw_rom_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(0),
      Q => tw_rom_addr_reg(0),
      R => '0'
    );
\tw_rom_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(1),
      Q => tw_rom_addr_reg(1),
      R => '0'
    );
\tw_rom_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(2),
      Q => tw_rom_addr_reg(2),
      R => '0'
    );
\tw_rom_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(3),
      Q => tw_rom_addr_reg(3),
      R => '0'
    );
\tw_rom_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(4),
      Q => tw_rom_addr_reg(4),
      R => '0'
    );
\tw_rom_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(5),
      Q => tw_rom_addr_reg(5),
      R => '0'
    );
\tw_rom_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__0_n_0\,
      D => \p_0_in__0\(6),
      Q => tw_rom_addr_reg(6),
      R => '0'
    );
update_mult_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26\
     port map (
      \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(5 downto 1) => \genblk1[1].tw_gen_pe/i_i_reg\(5 downto 1),
      \DELAY_BLOCK[1].shift_array_reg[2][0]_0\(0) => \genblk1[1].tw_gen_pe/i_i_reg__0\(0),
      Q(6 downto 0) => Q(6 downto 0),
      clk => clk,
      \i_i_reg[5]\ => \^i_i_reg[5]_0\,
      \tmp_i_reg[2]\ => update_mult_delay_n_3,
      \tw_rom_addr[6]_i_3__0\(6 downto 0) => tmp_i(6 downto 0),
      update_mult => update_mult,
      update_mult_adv => \^update_mult_adv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tw_out_internal_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \omega_c_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    update_mult_adv : in STD_LOGIC;
    clk : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    forward_reg : in STD_LOGIC;
    \bf_c[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ntt_opcode : in STD_LOGIC;
    \s_i_reg[0]_0\ : in STD_LOGIC;
    \tw_rom_addr_reg[0]_0\ : in STD_LOGIC;
    \shift_array_reg[0][0]\ : in STD_LOGIC;
    rom_base_addr_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_0\ : in STD_LOGIC;
    tw_out_internal_DN1 : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0\ : entity is "TwiddleGen_rout_DIT_NR_peModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_rom_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal is_omega_c_addr_delay_n_0 : STD_LOGIC;
  signal \modmult_a_forw[1]_60\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_b_forw[1]_39\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_i0 : STD_LOGIC;
  signal \s_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_i[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^tmp_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tw_out_0[1]_38\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tw_rom_addr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_4__0_n_0\ : STD_LOGIC;
  signal tw_rom_addr_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal update_mult_delay_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_i[1]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \s_i[2]_i_2__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tw_rom_addr[4]_i_2__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tw_rom_addr[6]_i_4__0\ : label is "soft_lutpair307";
begin
  Q(0) <= \^q\(0);
  \tmp_i_reg[6]_0\(6 downto 0) <= \^tmp_i_reg[6]_0\(6 downto 0);
\genblk3[0].genblk1[0].p_product_reg[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(7),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(7),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(7)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(7),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(7),
      I2 => forward_reg,
      I3 => \bf_c[1]\(7),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(7)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(6),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(6),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(6)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(6),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(6),
      I2 => forward_reg,
      I3 => \bf_c[1]\(6),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(6)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(5),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(5),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(5)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(5),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(5),
      I2 => forward_reg,
      I3 => \bf_c[1]\(5),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(5)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(4),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(4),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(4)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(4),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(4),
      I2 => forward_reg,
      I3 => \bf_c[1]\(4),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(4)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(3),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(3),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(3)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(3),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(3),
      I2 => forward_reg,
      I3 => \bf_c[1]\(3),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(3)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(2),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(2),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(2)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(2),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(2),
      I2 => forward_reg,
      I3 => \bf_c[1]\(2),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(2)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(1),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(1),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(1)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(1),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(1),
      I2 => forward_reg,
      I3 => \bf_c[1]\(1),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(1)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(0),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(0),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(0)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(0),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(0),
      I2 => forward_reg,
      I3 => \bf_c[1]\(0),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(0)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(16),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(16),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(16)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(16),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(16),
      I2 => forward_reg,
      I3 => \bf_c[1]\(16),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(16)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(15),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(15),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(15)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(15),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(15),
      I2 => forward_reg,
      I3 => \bf_c[1]\(15),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(15)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(14),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(14),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(14)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(14),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(14),
      I2 => forward_reg,
      I3 => \bf_c[1]\(14),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(14)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(13),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(13),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(13)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(13),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(13),
      I2 => forward_reg,
      I3 => \bf_c[1]\(13),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(13)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(12),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(12),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(12)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(12),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(12),
      I2 => forward_reg,
      I3 => \bf_c[1]\(12),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(12)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(11),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(11),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(11)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(11),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(11),
      I2 => forward_reg,
      I3 => \bf_c[1]\(11),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(11)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(10),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(10),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(10)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(10),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(10),
      I2 => forward_reg,
      I3 => \bf_c[1]\(10),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(10)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(9),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(9),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(9)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(9),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(9),
      I2 => forward_reg,
      I3 => \bf_c[1]\(9),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(9)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(8),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(8),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(8)
    );
\genblk3[0].genblk1[0].p_product_reg[0]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(8),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(8),
      I2 => forward_reg,
      I3 => \bf_c[1]\(8),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(8)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(22),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(22),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(22),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(22),
      I2 => forward_reg,
      I3 => \bf_c[1]\(22),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(22)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(21),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(21),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(21),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(21),
      I2 => forward_reg,
      I3 => \bf_c[1]\(21),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(21)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(20),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(20),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(20),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(20),
      I2 => forward_reg,
      I3 => \bf_c[1]\(20),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(20)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(19),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(19),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(19),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(19),
      I2 => forward_reg,
      I3 => \bf_c[1]\(19),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(19)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(18),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(18),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(18),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(18),
      I2 => forward_reg,
      I3 => \bf_c[1]\(18),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(18)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(17),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(17),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(17),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(17),
      I2 => forward_reg,
      I3 => \bf_c[1]\(17),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(17)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(31),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(31),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(31)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(31),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(31),
      I2 => forward_reg,
      I3 => \bf_c[1]\(31),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(31)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(30),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(30),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(30)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(30),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(30),
      I2 => forward_reg,
      I3 => \bf_c[1]\(30),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(30)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(29),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(29),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(29)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(29),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(29),
      I2 => forward_reg,
      I3 => \bf_c[1]\(29),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(29)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(28),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(28),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(28)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(28),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(28),
      I2 => forward_reg,
      I3 => \bf_c[1]\(28),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(28)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(27),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(27),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(27)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(27),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(27),
      I2 => forward_reg,
      I3 => \bf_c[1]\(27),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(27)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(26),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(26),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(26)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(26),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(26),
      I2 => forward_reg,
      I3 => \bf_c[1]\(26),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(26)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(25),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(25),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(25)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(25),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(25),
      I2 => forward_reg,
      I3 => \bf_c[1]\(25),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(25)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(24),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(24),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(24)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(24),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(24),
      I2 => forward_reg,
      I3 => \bf_c[1]\(24),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(24)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \modmult_b_forw[1]_39\(23),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]_1\(23),
      I2 => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      O => \omega_c_reg[31]_0\(23)
    );
\genblk3[0].genblk1[1].p_product_reg[1]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => \tw_out_0[1]_38\(23),
      I1 => \genblk3[0].genblk1[1].p_product_reg[1]\(23),
      I2 => forward_reg,
      I3 => \bf_c[1]\(23),
      I4 => ntt_opcode,
      O => \tw_out_internal_DP_reg[31]_0\(23)
    );
is_omega_c_addr_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22\
     port map (
      E(0) => is_omega_c_addr_delay_n_0,
      Q(2 downto 0) => s_i(2 downto 0),
      clk => clk,
      \shift_array_reg[0][0]_0\ => \shift_array_reg[0][0]\
    );
\omega_c_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(0),
      Q => \modmult_b_forw[1]_39\(0),
      S => \s_i_reg[0]_0\
    );
\omega_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(10),
      Q => \modmult_b_forw[1]_39\(10),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(11),
      Q => \modmult_b_forw[1]_39\(11),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(12),
      Q => \modmult_b_forw[1]_39\(12),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(13),
      Q => \modmult_b_forw[1]_39\(13),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(14),
      Q => \modmult_b_forw[1]_39\(14),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(15),
      Q => \modmult_b_forw[1]_39\(15),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(16),
      Q => \modmult_b_forw[1]_39\(16),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(17),
      Q => \modmult_b_forw[1]_39\(17),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(18),
      Q => \modmult_b_forw[1]_39\(18),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(19),
      Q => \modmult_b_forw[1]_39\(19),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(1),
      Q => \modmult_b_forw[1]_39\(1),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(20),
      Q => \modmult_b_forw[1]_39\(20),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(21),
      Q => \modmult_b_forw[1]_39\(21),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(22),
      Q => \modmult_b_forw[1]_39\(22),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(23),
      Q => \modmult_b_forw[1]_39\(23),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(24),
      Q => \modmult_b_forw[1]_39\(24),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(25),
      Q => \modmult_b_forw[1]_39\(25),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(26),
      Q => \modmult_b_forw[1]_39\(26),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(27),
      Q => \modmult_b_forw[1]_39\(27),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(28),
      Q => \modmult_b_forw[1]_39\(28),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(29),
      Q => \modmult_b_forw[1]_39\(29),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(2),
      Q => \modmult_b_forw[1]_39\(2),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(30),
      Q => \modmult_b_forw[1]_39\(30),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(31),
      Q => \modmult_b_forw[1]_39\(31),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(3),
      Q => \modmult_b_forw[1]_39\(3),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(4),
      Q => \modmult_b_forw[1]_39\(4),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(5),
      Q => \modmult_b_forw[1]_39\(5),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(6),
      Q => \modmult_b_forw[1]_39\(6),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(7),
      Q => \modmult_b_forw[1]_39\(7),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(8),
      Q => \modmult_b_forw[1]_39\(8),
      R => \s_i_reg[0]_0\
    );
\omega_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => is_omega_c_addr_delay_n_0,
      D => dout_rom_reg(9),
      Q => \modmult_b_forw[1]_39\(9),
      R => \s_i_reg[0]_0\
    );
\s_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_i(0),
      O => \s_i[0]_i_1__0_n_0\
    );
\s_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_i(0),
      I1 => s_i(1),
      O => \s_i[1]_i_1__0_n_0\
    );
\s_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \shift_array_reg[0][0]\,
      I1 => s_i(2),
      I2 => s_i(0),
      I3 => s_i(1),
      O => s_i0
    );
\s_i[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => s_i(2),
      I1 => s_i(1),
      I2 => s_i(0),
      O => \s_i[2]_i_2__0_n_0\
    );
\s_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => \s_i[0]_i_1__0_n_0\,
      Q => s_i(0),
      R => \s_i_reg[0]_0\
    );
\s_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => \s_i[1]_i_1__0_n_0\,
      Q => s_i(1),
      R => \s_i_reg[0]_0\
    );
\s_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => \s_i[2]_i_2__0_n_0\,
      Q => s_i(2),
      R => \s_i_reg[0]_0\
    );
\tmp_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => \^tmp_i_reg[6]_0\(1),
      Q => \^tmp_i_reg[6]_0\(0),
      S => \s_i_reg[0]_0\
    );
\tmp_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => \^tmp_i_reg[6]_0\(2),
      Q => \^tmp_i_reg[6]_0\(1),
      S => \s_i_reg[0]_0\
    );
\tmp_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => \^tmp_i_reg[6]_0\(3),
      Q => \^tmp_i_reg[6]_0\(2),
      S => \s_i_reg[0]_0\
    );
\tmp_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => \^tmp_i_reg[6]_0\(4),
      Q => \^tmp_i_reg[6]_0\(3),
      S => \s_i_reg[0]_0\
    );
\tmp_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => \^tmp_i_reg[6]_0\(5),
      Q => \^tmp_i_reg[6]_0\(4),
      S => \s_i_reg[0]_0\
    );
\tmp_i_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => \^tmp_i_reg[6]_0\(6),
      Q => \^tmp_i_reg[6]_0\(5),
      S => \s_i_reg[0]_0\
    );
\tmp_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => '0',
      Q => \^tmp_i_reg[6]_0\(6),
      S => \s_i_reg[0]_0\
    );
\tw_out_internal_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(0),
      Q => \tw_out_0[1]_38\(0),
      R => '0'
    );
\tw_out_internal_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(10),
      Q => \tw_out_0[1]_38\(10),
      R => '0'
    );
\tw_out_internal_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(11),
      Q => \tw_out_0[1]_38\(11),
      R => '0'
    );
\tw_out_internal_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(12),
      Q => \tw_out_0[1]_38\(12),
      R => '0'
    );
\tw_out_internal_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(13),
      Q => \tw_out_0[1]_38\(13),
      R => '0'
    );
\tw_out_internal_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(14),
      Q => \tw_out_0[1]_38\(14),
      R => '0'
    );
\tw_out_internal_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(15),
      Q => \tw_out_0[1]_38\(15),
      R => '0'
    );
\tw_out_internal_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(16),
      Q => \tw_out_0[1]_38\(16),
      R => '0'
    );
\tw_out_internal_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(17),
      Q => \tw_out_0[1]_38\(17),
      R => '0'
    );
\tw_out_internal_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(18),
      Q => \tw_out_0[1]_38\(18),
      R => '0'
    );
\tw_out_internal_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(19),
      Q => \tw_out_0[1]_38\(19),
      R => '0'
    );
\tw_out_internal_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(1),
      Q => \tw_out_0[1]_38\(1),
      R => '0'
    );
\tw_out_internal_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(20),
      Q => \tw_out_0[1]_38\(20),
      R => '0'
    );
\tw_out_internal_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(21),
      Q => \tw_out_0[1]_38\(21),
      R => '0'
    );
\tw_out_internal_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(22),
      Q => \tw_out_0[1]_38\(22),
      R => '0'
    );
\tw_out_internal_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(23),
      Q => \tw_out_0[1]_38\(23),
      R => '0'
    );
\tw_out_internal_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(24),
      Q => \tw_out_0[1]_38\(24),
      R => '0'
    );
\tw_out_internal_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(25),
      Q => \tw_out_0[1]_38\(25),
      R => '0'
    );
\tw_out_internal_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(26),
      Q => \tw_out_0[1]_38\(26),
      R => '0'
    );
\tw_out_internal_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(27),
      Q => \tw_out_0[1]_38\(27),
      R => '0'
    );
\tw_out_internal_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(28),
      Q => \tw_out_0[1]_38\(28),
      R => '0'
    );
\tw_out_internal_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(29),
      Q => \tw_out_0[1]_38\(29),
      R => '0'
    );
\tw_out_internal_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(2),
      Q => \tw_out_0[1]_38\(2),
      R => '0'
    );
\tw_out_internal_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(30),
      Q => \tw_out_0[1]_38\(30),
      R => '0'
    );
\tw_out_internal_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(31),
      Q => \tw_out_0[1]_38\(31),
      R => '0'
    );
\tw_out_internal_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(3),
      Q => \tw_out_0[1]_38\(3),
      R => '0'
    );
\tw_out_internal_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(4),
      Q => \tw_out_0[1]_38\(4),
      R => '0'
    );
\tw_out_internal_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(5),
      Q => \tw_out_0[1]_38\(5),
      R => '0'
    );
\tw_out_internal_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(6),
      Q => \tw_out_0[1]_38\(6),
      R => '0'
    );
\tw_out_internal_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(7),
      Q => \tw_out_0[1]_38\(7),
      R => '0'
    );
\tw_out_internal_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(8),
      Q => \tw_out_0[1]_38\(8),
      R => '0'
    );
\tw_out_internal_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \modmult_a_forw[1]_60\(9),
      Q => \tw_out_0[1]_38\(9),
      R => '0'
    );
tw_rom: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0\
     port map (
      A(31 downto 0) => A(31 downto 0),
      D(31 downto 0) => dout_rom_reg(31 downto 0),
      Q(6 downto 1) => tw_rom_addr_reg(6 downto 1),
      Q(0) => \^q\(0),
      clk => clk,
      dout_rom_reg_0(31 downto 0) => \modmult_a_forw[1]_60\(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]\ => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0) => \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0),
      tw_out_internal_DN1 => tw_out_internal_DN1,
      \tw_out_internal_DP_reg[0]\ => update_mult_delay_n_0,
      \tw_out_internal_DP_reg[31]\(31 downto 0) => \tw_out_internal_DP_reg[31]_1\(31 downto 0),
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_0[1]_38\(31 downto 0)
    );
\tw_rom_addr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(0),
      I1 => \s_i_reg[0]_0\,
      I2 => \^q\(0),
      I3 => tw_rom_addr_reg(1),
      O => \p_0_in__1\(1)
    );
\tw_rom_addr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(1),
      I1 => \s_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(2),
      I3 => tw_rom_addr_reg(1),
      I4 => \^q\(0),
      O => \p_0_in__1\(2)
    );
\tw_rom_addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(2),
      I1 => \s_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(3),
      I3 => \^q\(0),
      I4 => tw_rom_addr_reg(1),
      I5 => tw_rom_addr_reg(2),
      O => \p_0_in__1\(3)
    );
\tw_rom_addr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(3),
      I1 => \s_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(4),
      I3 => \tw_rom_addr[4]_i_2__0_n_0\,
      O => \p_0_in__1\(4)
    );
\tw_rom_addr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tw_rom_addr_reg(3),
      I1 => \^q\(0),
      I2 => tw_rom_addr_reg(1),
      I3 => tw_rom_addr_reg(2),
      O => \tw_rom_addr[4]_i_2__0_n_0\
    );
\tw_rom_addr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(4),
      I1 => \s_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(5),
      I3 => \tw_rom_addr[6]_i_4__0_n_0\,
      O => \p_0_in__1\(5)
    );
\tw_rom_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \s_i_reg[0]_0\,
      I1 => \tw_rom_addr_reg[0]_0\,
      I2 => \shift_array_reg[0][0]\,
      I3 => s_i(0),
      I4 => s_i(1),
      I5 => s_i(2),
      O => \tw_rom_addr[6]_i_1_n_0\
    );
\tw_rom_addr[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(5),
      I1 => \s_i_reg[0]_0\,
      I2 => tw_rom_addr_reg(6),
      I3 => \tw_rom_addr[6]_i_4__0_n_0\,
      I4 => tw_rom_addr_reg(5),
      O => \p_0_in__1\(6)
    );
\tw_rom_addr[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tw_rom_addr_reg(4),
      I1 => tw_rom_addr_reg(2),
      I2 => tw_rom_addr_reg(1),
      I3 => \^q\(0),
      I4 => tw_rom_addr_reg(3),
      O => \tw_rom_addr[6]_i_4__0_n_0\
    );
\tw_rom_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\tw_rom_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => tw_rom_addr_reg(1),
      R => '0'
    );
\tw_rom_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => tw_rom_addr_reg(2),
      R => '0'
    );
\tw_rom_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => tw_rom_addr_reg(3),
      R => '0'
    );
\tw_rom_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => tw_rom_addr_reg(4),
      R => '0'
    );
\tw_rom_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => tw_rom_addr_reg(5),
      R => '0'
    );
\tw_rom_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => tw_rom_addr_reg(6),
      R => '0'
    );
update_mult_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23\
     port map (
      \DELAY_BLOCK[1].shift_array_reg[2][0]_0\ => update_mult_delay_n_0,
      clk => clk,
      update_mult_adv => update_mult_adv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule is
  port (
    stage_done_initial : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rom_base_addr_reg_reg[0]_0\ : out STD_LOGIC;
    rom_base_addr_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rom_base_addr_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_rom_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tw_out_internal_DN1 : out STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \omega_c_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_i_reg[0]_0\ : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    \tw_rom_addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tw_rom_addr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    update_mult_adv : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dout_rom_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \^i_i_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rom_base_addr_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rom_base_addr_reg_reg[0]_0\ : STD_LOGIC;
  signal s_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_i0 : STD_LOGIC;
  signal \shift_array_reg[0]_40\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stage_done_initial\ : STD_LOGIC;
  signal tmp_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tw_out_internal_dn1\ : STD_LOGIC;
  signal \^tw_out_internal_dp_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tw_rom_addr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_5__0_n_0\ : STD_LOGIC;
  signal tw_rom_addr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal update_mult : STD_LOGIC;
  signal update_mult_adv_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_i[1]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \i_i[2]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \i_i[3]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \i_i[4]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \s_i[1]_i_1__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \s_i[2]_i_2__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tw_rom_addr[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tw_rom_addr[0]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tw_rom_addr[0]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tw_rom_addr[1]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tw_rom_addr[4]_i_2__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tw_rom_addr[6]_i_5__0\ : label is "soft_lutpair311";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  dout_rom_reg(31 downto 0) <= \^dout_rom_reg\(31 downto 0);
  \i_i_reg[5]_0\(5 downto 0) <= \^i_i_reg[5]_0\(5 downto 0);
  rom_base_addr_reg(5 downto 0) <= \^rom_base_addr_reg\(5 downto 0);
  \rom_base_addr_reg_reg[0]_0\ <= \^rom_base_addr_reg_reg[0]_0\;
  stage_done_initial <= \^stage_done_initial\;
  tw_out_internal_DN1 <= \^tw_out_internal_dn1\;
  \tw_out_internal_DP_reg[31]_0\(31 downto 0) <= \^tw_out_internal_dp_reg[31]_0\(31 downto 0);
i_del0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13\
     port map (
      \DELAY_BLOCK[0].shift_array_reg[1][5]_0\ => \^tw_out_internal_dn1\,
      Q(4 downto 0) => \^i_i_reg[5]_0\(5 downto 1),
      clk => clk
    );
\i_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(0),
      O => \p_0_in__2\(0)
    );
\i_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(0),
      I1 => \^i_i_reg[5]_0\(1),
      O => \p_0_in__2\(1)
    );
\i_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(2),
      I1 => \^i_i_reg[5]_0\(1),
      I2 => \^i_i_reg[5]_0\(0),
      O => \i_i[2]_i_1__0_n_0\
    );
\i_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(3),
      I1 => \^i_i_reg[5]_0\(1),
      I2 => \^i_i_reg[5]_0\(0),
      I3 => \^i_i_reg[5]_0\(2),
      O => \p_0_in__2\(3)
    );
\i_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(4),
      I1 => \^i_i_reg[5]_0\(2),
      I2 => \^i_i_reg[5]_0\(3),
      I3 => \^i_i_reg[5]_0\(0),
      I4 => \^i_i_reg[5]_0\(1),
      O => \i_i[4]_i_1__0_n_0\
    );
\i_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(5),
      I1 => \^i_i_reg[5]_0\(4),
      I2 => \^i_i_reg[5]_0\(1),
      I3 => \^i_i_reg[5]_0\(0),
      I4 => \^i_i_reg[5]_0\(3),
      I5 => \^i_i_reg[5]_0\(2),
      O => \i_i[5]_i_1__0_n_0\
    );
\i_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => \^i_i_reg[5]_0\(0),
      R => \^sr\(0)
    );
\i_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => \^i_i_reg[5]_0\(1),
      R => \^sr\(0)
    );
\i_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i_i[2]_i_1__0_n_0\,
      Q => \^i_i_reg[5]_0\(2),
      R => \^sr\(0)
    );
\i_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => \^i_i_reg[5]_0\(3),
      R => \^sr\(0)
    );
\i_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i_i[4]_i_1__0_n_0\,
      Q => \^i_i_reg[5]_0\(4),
      R => \^sr\(0)
    );
\i_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i_i[5]_i_1__0_n_0\,
      Q => \^i_i_reg[5]_0\(5),
      R => \^sr\(0)
    );
is_omega_c_addr_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      \shift_array_reg[0][0]_0\ => \^stage_done_initial\
    );
\omega_c[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_i_reg[0]_0\,
      I1 => ntt_opcode,
      O => \^sr\(0)
    );
\omega_c_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(0),
      Q => \omega_c_reg[31]_0\(0),
      S => \^sr\(0)
    );
\omega_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(10),
      Q => \omega_c_reg[31]_0\(10),
      R => \^sr\(0)
    );
\omega_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(11),
      Q => \omega_c_reg[31]_0\(11),
      R => \^sr\(0)
    );
\omega_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(12),
      Q => \omega_c_reg[31]_0\(12),
      R => \^sr\(0)
    );
\omega_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(13),
      Q => \omega_c_reg[31]_0\(13),
      R => \^sr\(0)
    );
\omega_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(14),
      Q => \omega_c_reg[31]_0\(14),
      R => \^sr\(0)
    );
\omega_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(15),
      Q => \omega_c_reg[31]_0\(15),
      R => \^sr\(0)
    );
\omega_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(16),
      Q => \omega_c_reg[31]_0\(16),
      R => \^sr\(0)
    );
\omega_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(17),
      Q => \omega_c_reg[31]_0\(17),
      R => \^sr\(0)
    );
\omega_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(18),
      Q => \omega_c_reg[31]_0\(18),
      R => \^sr\(0)
    );
\omega_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(19),
      Q => \omega_c_reg[31]_0\(19),
      R => \^sr\(0)
    );
\omega_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(1),
      Q => \omega_c_reg[31]_0\(1),
      R => \^sr\(0)
    );
\omega_c_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(20),
      Q => \omega_c_reg[31]_0\(20),
      R => \^sr\(0)
    );
\omega_c_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(21),
      Q => \omega_c_reg[31]_0\(21),
      R => \^sr\(0)
    );
\omega_c_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(22),
      Q => \omega_c_reg[31]_0\(22),
      R => \^sr\(0)
    );
\omega_c_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(23),
      Q => \omega_c_reg[31]_0\(23),
      R => \^sr\(0)
    );
\omega_c_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(24),
      Q => \omega_c_reg[31]_0\(24),
      R => \^sr\(0)
    );
\omega_c_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(25),
      Q => \omega_c_reg[31]_0\(25),
      R => \^sr\(0)
    );
\omega_c_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(26),
      Q => \omega_c_reg[31]_0\(26),
      R => \^sr\(0)
    );
\omega_c_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(27),
      Q => \omega_c_reg[31]_0\(27),
      R => \^sr\(0)
    );
\omega_c_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(28),
      Q => \omega_c_reg[31]_0\(28),
      R => \^sr\(0)
    );
\omega_c_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(29),
      Q => \omega_c_reg[31]_0\(29),
      R => \^sr\(0)
    );
\omega_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(2),
      Q => \omega_c_reg[31]_0\(2),
      R => \^sr\(0)
    );
\omega_c_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(30),
      Q => \omega_c_reg[31]_0\(30),
      R => \^sr\(0)
    );
\omega_c_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(31),
      Q => \omega_c_reg[31]_0\(31),
      R => \^sr\(0)
    );
\omega_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(3),
      Q => \omega_c_reg[31]_0\(3),
      R => \^sr\(0)
    );
\omega_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(4),
      Q => \omega_c_reg[31]_0\(4),
      R => \^sr\(0)
    );
\omega_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(5),
      Q => \omega_c_reg[31]_0\(5),
      R => \^sr\(0)
    );
\omega_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(6),
      Q => \omega_c_reg[31]_0\(6),
      R => \^sr\(0)
    );
\omega_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(7),
      Q => \omega_c_reg[31]_0\(7),
      R => \^sr\(0)
    );
\omega_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(8),
      Q => \omega_c_reg[31]_0\(8),
      R => \^sr\(0)
    );
\omega_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^e\(0),
      D => \shift_array_reg[0]_40\(9),
      Q => \omega_c_reg[31]_0\(9),
      R => \^sr\(0)
    );
\rom_base_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \^rom_base_addr_reg_reg[0]_0\,
      R => '0'
    );
\rom_base_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \^rom_base_addr_reg\(0),
      R => '0'
    );
\rom_base_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => \^rom_base_addr_reg\(1),
      R => '0'
    );
\rom_base_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => \^rom_base_addr_reg\(2),
      R => '0'
    );
\rom_base_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => \^rom_base_addr_reg\(3),
      R => '0'
    );
\rom_base_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => \^rom_base_addr_reg\(4),
      R => '0'
    );
\rom_base_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => \^rom_base_addr_reg\(5),
      R => '0'
    );
\s_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_i(0),
      O => p_0_in(0)
    );
\s_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_i(0),
      I1 => s_i(1),
      O => p_0_in(1)
    );
\s_i[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^stage_done_initial\,
      I1 => s_i(0),
      I2 => s_i(1),
      I3 => s_i(2),
      O => s_i0
    );
\s_i[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => s_i(2),
      I1 => s_i(1),
      I2 => s_i(0),
      O => p_0_in(2)
    );
\s_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => p_0_in(0),
      Q => s_i(0),
      R => \^sr\(0)
    );
\s_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => p_0_in(1),
      Q => s_i(1),
      R => \^sr\(0)
    );
\s_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => p_0_in(2),
      Q => s_i(2),
      R => \^sr\(0)
    );
\tmp_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(1),
      Q => tmp_i(0),
      R => \^sr\(0)
    );
\tmp_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(2),
      Q => tmp_i(1),
      R => \^sr\(0)
    );
\tmp_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(3),
      Q => tmp_i(2),
      R => \^sr\(0)
    );
\tmp_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(4),
      Q => tmp_i(3),
      R => \^sr\(0)
    );
\tmp_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(5),
      Q => tmp_i(4),
      R => \^sr\(0)
    );
\tmp_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(6),
      Q => tmp_i(5),
      R => \^sr\(0)
    );
\tmp_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => '0',
      Q => tmp_i(6),
      S => \^sr\(0)
    );
\tw_out_internal_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(0),
      Q => \^tw_out_internal_dp_reg[31]_0\(0),
      R => '0'
    );
\tw_out_internal_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(10),
      Q => \^tw_out_internal_dp_reg[31]_0\(10),
      R => '0'
    );
\tw_out_internal_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(11),
      Q => \^tw_out_internal_dp_reg[31]_0\(11),
      R => '0'
    );
\tw_out_internal_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(12),
      Q => \^tw_out_internal_dp_reg[31]_0\(12),
      R => '0'
    );
\tw_out_internal_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(13),
      Q => \^tw_out_internal_dp_reg[31]_0\(13),
      R => '0'
    );
\tw_out_internal_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(14),
      Q => \^tw_out_internal_dp_reg[31]_0\(14),
      R => '0'
    );
\tw_out_internal_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(15),
      Q => \^tw_out_internal_dp_reg[31]_0\(15),
      R => '0'
    );
\tw_out_internal_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(16),
      Q => \^tw_out_internal_dp_reg[31]_0\(16),
      R => '0'
    );
\tw_out_internal_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(17),
      Q => \^tw_out_internal_dp_reg[31]_0\(17),
      R => '0'
    );
\tw_out_internal_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(18),
      Q => \^tw_out_internal_dp_reg[31]_0\(18),
      R => '0'
    );
\tw_out_internal_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(19),
      Q => \^tw_out_internal_dp_reg[31]_0\(19),
      R => '0'
    );
\tw_out_internal_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(1),
      Q => \^tw_out_internal_dp_reg[31]_0\(1),
      R => '0'
    );
\tw_out_internal_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(20),
      Q => \^tw_out_internal_dp_reg[31]_0\(20),
      R => '0'
    );
\tw_out_internal_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(21),
      Q => \^tw_out_internal_dp_reg[31]_0\(21),
      R => '0'
    );
\tw_out_internal_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(22),
      Q => \^tw_out_internal_dp_reg[31]_0\(22),
      R => '0'
    );
\tw_out_internal_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(23),
      Q => \^tw_out_internal_dp_reg[31]_0\(23),
      R => '0'
    );
\tw_out_internal_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(24),
      Q => \^tw_out_internal_dp_reg[31]_0\(24),
      R => '0'
    );
\tw_out_internal_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(25),
      Q => \^tw_out_internal_dp_reg[31]_0\(25),
      R => '0'
    );
\tw_out_internal_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(26),
      Q => \^tw_out_internal_dp_reg[31]_0\(26),
      R => '0'
    );
\tw_out_internal_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(27),
      Q => \^tw_out_internal_dp_reg[31]_0\(27),
      R => '0'
    );
\tw_out_internal_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(28),
      Q => \^tw_out_internal_dp_reg[31]_0\(28),
      R => '0'
    );
\tw_out_internal_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(29),
      Q => \^tw_out_internal_dp_reg[31]_0\(29),
      R => '0'
    );
\tw_out_internal_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(2),
      Q => \^tw_out_internal_dp_reg[31]_0\(2),
      R => '0'
    );
\tw_out_internal_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(30),
      Q => \^tw_out_internal_dp_reg[31]_0\(30),
      R => '0'
    );
\tw_out_internal_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(31),
      Q => \^tw_out_internal_dp_reg[31]_0\(31),
      R => '0'
    );
\tw_out_internal_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(3),
      Q => \^tw_out_internal_dp_reg[31]_0\(3),
      R => '0'
    );
\tw_out_internal_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(4),
      Q => \^tw_out_internal_dp_reg[31]_0\(4),
      R => '0'
    );
\tw_out_internal_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(5),
      Q => \^tw_out_internal_dp_reg[31]_0\(5),
      R => '0'
    );
\tw_out_internal_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(6),
      Q => \^tw_out_internal_dp_reg[31]_0\(6),
      R => '0'
    );
\tw_out_internal_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(7),
      Q => \^tw_out_internal_dp_reg[31]_0\(7),
      R => '0'
    );
\tw_out_internal_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(8),
      Q => \^tw_out_internal_dp_reg[31]_0\(8),
      R => '0'
    );
\tw_out_internal_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg\(9),
      Q => \^tw_out_internal_dp_reg[31]_0\(9),
      R => '0'
    );
tw_rom: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1\
     port map (
      D(31 downto 0) => \shift_array_reg[0]_40\(31 downto 0),
      Q(6 downto 0) => tw_rom_addr_reg(6 downto 0),
      clk => clk,
      dout_rom_reg_0(31 downto 0) => \^dout_rom_reg\(31 downto 0),
      \tw_out_internal_DP_reg[31]\ => \^tw_out_internal_dn1\,
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_internal_DP_reg[31]_1\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \^tw_out_internal_dp_reg[31]_0\(31 downto 0),
      update_mult => update_mult
    );
\tw_rom_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^rom_base_addr_reg_reg[0]_0\,
      I1 => \tw_rom_addr_reg[0]_0\(0),
      I2 => \^sr\(0),
      O => D(0)
    );
\tw_rom_addr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^rom_base_addr_reg_reg[0]_0\,
      I1 => tw_rom_addr_reg(0),
      I2 => \^sr\(0),
      O => \p_0_in__3\(0)
    );
\tw_rom_addr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^rom_base_addr_reg_reg[0]_0\,
      I1 => \tw_rom_addr_reg[0]_1\(0),
      I2 => \^sr\(0),
      O => \rom_base_addr_reg_reg[0]_1\(0)
    );
\tw_rom_addr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^rom_base_addr_reg\(0),
      I1 => \^sr\(0),
      I2 => tw_rom_addr_reg(0),
      I3 => tw_rom_addr_reg(1),
      O => \p_0_in__3\(1)
    );
\tw_rom_addr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \^rom_base_addr_reg\(1),
      I1 => \^sr\(0),
      I2 => tw_rom_addr_reg(2),
      I3 => tw_rom_addr_reg(1),
      I4 => tw_rom_addr_reg(0),
      O => \p_0_in__3\(2)
    );
\tw_rom_addr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \^rom_base_addr_reg\(2),
      I1 => \^sr\(0),
      I2 => tw_rom_addr_reg(3),
      I3 => tw_rom_addr_reg(0),
      I4 => tw_rom_addr_reg(1),
      I5 => tw_rom_addr_reg(2),
      O => \p_0_in__3\(3)
    );
\tw_rom_addr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^rom_base_addr_reg\(3),
      I1 => \^sr\(0),
      I2 => tw_rom_addr_reg(4),
      I3 => \tw_rom_addr[4]_i_2__1_n_0\,
      O => \p_0_in__3\(4)
    );
\tw_rom_addr[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tw_rom_addr_reg(3),
      I1 => tw_rom_addr_reg(0),
      I2 => tw_rom_addr_reg(1),
      I3 => tw_rom_addr_reg(2),
      O => \tw_rom_addr[4]_i_2__1_n_0\
    );
\tw_rom_addr[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^rom_base_addr_reg\(4),
      I1 => \^sr\(0),
      I2 => tw_rom_addr_reg(5),
      I3 => \tw_rom_addr[6]_i_5__0_n_0\,
      O => \p_0_in__3\(5)
    );
\tw_rom_addr[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \^stage_done_initial\,
      I1 => \^sr\(0),
      I2 => \tw_rom_addr[6]_i_3__1_n_0\,
      I3 => update_mult_adv,
      I4 => \tw_rom_addr[6]_i_4__1_n_0\,
      O => \i_i_reg[5]_1\(0)
    );
\tw_rom_addr[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \tw_rom_addr[6]_i_3__1_n_0\,
      I1 => update_mult_adv_0,
      I2 => \tw_rom_addr[6]_i_4__1_n_0\,
      I3 => \^stage_done_initial\,
      I4 => \^sr\(0),
      O => \tw_rom_addr[6]_i_1__2_n_0\
    );
\tw_rom_addr[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \^rom_base_addr_reg\(5),
      I1 => \^sr\(0),
      I2 => tw_rom_addr_reg(6),
      I3 => \tw_rom_addr[6]_i_5__0_n_0\,
      I4 => tw_rom_addr_reg(5),
      O => \p_0_in__3\(6)
    );
\tw_rom_addr[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(1),
      I1 => \^i_i_reg[5]_0\(0),
      I2 => \^i_i_reg[5]_0\(4),
      I3 => \^i_i_reg[5]_0\(5),
      I4 => \^i_i_reg[5]_0\(2),
      I5 => \^i_i_reg[5]_0\(3),
      O => \tw_rom_addr[6]_i_3__1_n_0\
    );
\tw_rom_addr[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \^i_i_reg[5]_0\(1),
      I1 => \^i_i_reg[5]_0\(2),
      I2 => \^i_i_reg[5]_0\(3),
      I3 => \^i_i_reg[5]_0\(5),
      I4 => \^i_i_reg[5]_0\(4),
      O => \tw_rom_addr[6]_i_4__1_n_0\
    );
\tw_rom_addr[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tw_rom_addr_reg(4),
      I1 => tw_rom_addr_reg(2),
      I2 => tw_rom_addr_reg(1),
      I3 => tw_rom_addr_reg(0),
      I4 => tw_rom_addr_reg(3),
      O => \tw_rom_addr[6]_i_5__0_n_0\
    );
\tw_rom_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(0),
      Q => tw_rom_addr_reg(0),
      R => '0'
    );
\tw_rom_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(1),
      Q => tw_rom_addr_reg(1),
      R => '0'
    );
\tw_rom_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(2),
      Q => tw_rom_addr_reg(2),
      R => '0'
    );
\tw_rom_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(3),
      Q => tw_rom_addr_reg(3),
      R => '0'
    );
\tw_rom_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(4),
      Q => tw_rom_addr_reg(4),
      R => '0'
    );
\tw_rom_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(5),
      Q => tw_rom_addr_reg(5),
      R => '0'
    );
\tw_rom_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr[6]_i_1__2_n_0\,
      D => \p_0_in__3\(6),
      Q => tw_rom_addr_reg(6),
      R => '0'
    );
update_mult_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21\
     port map (
      Q(6 downto 0) => tmp_i(6 downto 0),
      clk => clk,
      \i_i_reg[5]\ => \^stage_done_initial\,
      \shift_array_reg[0][0]\(5 downto 0) => \^i_i_reg[5]_0\(5 downto 0),
      update_mult => update_mult,
      update_mult_adv_0 => update_mult_adv_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0\ is
  port (
    update_mult_adv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_rom_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \omega_c_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    stage_done_initial : in STD_LOGIC;
    \DELAY_BLOCK[1].shift_array_reg[2][0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_base_addr_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tw_out_internal_DN1 : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tw_rom_addr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0\ : entity is "TwiddleGen_rout_DIT_RN_peModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_rom_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dout_rom_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_i0 : STD_LOGIC;
  signal \s_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \s_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \s_i[2]_i_2__2_n_0\ : STD_LOGIC;
  signal tmp_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tw_out_internal_dp_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tw_rom_addr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \tw_rom_addr[6]_i_3__2_n_0\ : STD_LOGIC;
  signal tw_rom_addr_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal update_mult_delay_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_i[1]_i_1__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \s_i[2]_i_2__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tw_rom_addr[4]_i_2__2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tw_rom_addr[6]_i_3__2\ : label is "soft_lutpair317";
begin
  Q(0) <= \^q\(0);
  dout_rom_reg_0(31 downto 0) <= \^dout_rom_reg_0\(31 downto 0);
  \tw_out_internal_DP_reg[31]_0\(31 downto 0) <= \^tw_out_internal_dp_reg[31]_0\(31 downto 0);
\omega_c_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(0),
      Q => \omega_c_reg[31]_0\(0),
      S => SR(0)
    );
\omega_c_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(10),
      Q => \omega_c_reg[31]_0\(10),
      R => SR(0)
    );
\omega_c_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(11),
      Q => \omega_c_reg[31]_0\(11),
      R => SR(0)
    );
\omega_c_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(12),
      Q => \omega_c_reg[31]_0\(12),
      R => SR(0)
    );
\omega_c_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(13),
      Q => \omega_c_reg[31]_0\(13),
      R => SR(0)
    );
\omega_c_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(14),
      Q => \omega_c_reg[31]_0\(14),
      R => SR(0)
    );
\omega_c_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(15),
      Q => \omega_c_reg[31]_0\(15),
      R => SR(0)
    );
\omega_c_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(16),
      Q => \omega_c_reg[31]_0\(16),
      R => SR(0)
    );
\omega_c_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(17),
      Q => \omega_c_reg[31]_0\(17),
      R => SR(0)
    );
\omega_c_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(18),
      Q => \omega_c_reg[31]_0\(18),
      R => SR(0)
    );
\omega_c_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(19),
      Q => \omega_c_reg[31]_0\(19),
      R => SR(0)
    );
\omega_c_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(1),
      Q => \omega_c_reg[31]_0\(1),
      R => SR(0)
    );
\omega_c_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(20),
      Q => \omega_c_reg[31]_0\(20),
      R => SR(0)
    );
\omega_c_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(21),
      Q => \omega_c_reg[31]_0\(21),
      R => SR(0)
    );
\omega_c_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(22),
      Q => \omega_c_reg[31]_0\(22),
      R => SR(0)
    );
\omega_c_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(23),
      Q => \omega_c_reg[31]_0\(23),
      R => SR(0)
    );
\omega_c_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(24),
      Q => \omega_c_reg[31]_0\(24),
      R => SR(0)
    );
\omega_c_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(25),
      Q => \omega_c_reg[31]_0\(25),
      R => SR(0)
    );
\omega_c_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(26),
      Q => \omega_c_reg[31]_0\(26),
      R => SR(0)
    );
\omega_c_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(27),
      Q => \omega_c_reg[31]_0\(27),
      R => SR(0)
    );
\omega_c_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(28),
      Q => \omega_c_reg[31]_0\(28),
      R => SR(0)
    );
\omega_c_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(29),
      Q => \omega_c_reg[31]_0\(29),
      R => SR(0)
    );
\omega_c_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(2),
      Q => \omega_c_reg[31]_0\(2),
      R => SR(0)
    );
\omega_c_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(30),
      Q => \omega_c_reg[31]_0\(30),
      R => SR(0)
    );
\omega_c_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(31),
      Q => \omega_c_reg[31]_0\(31),
      R => SR(0)
    );
\omega_c_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(3),
      Q => \omega_c_reg[31]_0\(3),
      R => SR(0)
    );
\omega_c_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(4),
      Q => \omega_c_reg[31]_0\(4),
      R => SR(0)
    );
\omega_c_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(5),
      Q => \omega_c_reg[31]_0\(5),
      R => SR(0)
    );
\omega_c_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(6),
      Q => \omega_c_reg[31]_0\(6),
      R => SR(0)
    );
\omega_c_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(7),
      Q => \omega_c_reg[31]_0\(7),
      R => SR(0)
    );
\omega_c_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(8),
      Q => \omega_c_reg[31]_0\(8),
      R => SR(0)
    );
\omega_c_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => dout_rom_reg(9),
      Q => \omega_c_reg[31]_0\(9),
      R => SR(0)
    );
\s_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_i(0),
      O => \s_i[0]_i_1__2_n_0\
    );
\s_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_i(0),
      I1 => s_i(1),
      O => \s_i[1]_i_1__2_n_0\
    );
\s_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => stage_done_initial,
      I1 => s_i(0),
      I2 => s_i(1),
      I3 => s_i(2),
      O => s_i0
    );
\s_i[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => s_i(2),
      I1 => s_i(1),
      I2 => s_i(0),
      O => \s_i[2]_i_2__2_n_0\
    );
\s_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => \s_i[0]_i_1__2_n_0\,
      Q => s_i(0),
      R => SR(0)
    );
\s_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => \s_i[1]_i_1__2_n_0\,
      Q => s_i(1),
      R => SR(0)
    );
\s_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => \s_i[2]_i_2__2_n_0\,
      Q => s_i(2),
      R => SR(0)
    );
\tmp_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(1),
      Q => tmp_i(0),
      R => SR(0)
    );
\tmp_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(2),
      Q => tmp_i(1),
      R => SR(0)
    );
\tmp_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(3),
      Q => tmp_i(2),
      R => SR(0)
    );
\tmp_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(4),
      Q => tmp_i(3),
      R => SR(0)
    );
\tmp_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(5),
      Q => tmp_i(4),
      R => SR(0)
    );
\tmp_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => s_i0,
      D => tmp_i(6),
      Q => tmp_i(5),
      R => SR(0)
    );
\tmp_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => s_i0,
      D => '0',
      Q => tmp_i(6),
      S => SR(0)
    );
\tw_out_internal_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(0),
      Q => \^tw_out_internal_dp_reg[31]_0\(0),
      R => '0'
    );
\tw_out_internal_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(10),
      Q => \^tw_out_internal_dp_reg[31]_0\(10),
      R => '0'
    );
\tw_out_internal_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(11),
      Q => \^tw_out_internal_dp_reg[31]_0\(11),
      R => '0'
    );
\tw_out_internal_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(12),
      Q => \^tw_out_internal_dp_reg[31]_0\(12),
      R => '0'
    );
\tw_out_internal_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(13),
      Q => \^tw_out_internal_dp_reg[31]_0\(13),
      R => '0'
    );
\tw_out_internal_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(14),
      Q => \^tw_out_internal_dp_reg[31]_0\(14),
      R => '0'
    );
\tw_out_internal_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(15),
      Q => \^tw_out_internal_dp_reg[31]_0\(15),
      R => '0'
    );
\tw_out_internal_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(16),
      Q => \^tw_out_internal_dp_reg[31]_0\(16),
      R => '0'
    );
\tw_out_internal_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(17),
      Q => \^tw_out_internal_dp_reg[31]_0\(17),
      R => '0'
    );
\tw_out_internal_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(18),
      Q => \^tw_out_internal_dp_reg[31]_0\(18),
      R => '0'
    );
\tw_out_internal_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(19),
      Q => \^tw_out_internal_dp_reg[31]_0\(19),
      R => '0'
    );
\tw_out_internal_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(1),
      Q => \^tw_out_internal_dp_reg[31]_0\(1),
      R => '0'
    );
\tw_out_internal_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(20),
      Q => \^tw_out_internal_dp_reg[31]_0\(20),
      R => '0'
    );
\tw_out_internal_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(21),
      Q => \^tw_out_internal_dp_reg[31]_0\(21),
      R => '0'
    );
\tw_out_internal_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(22),
      Q => \^tw_out_internal_dp_reg[31]_0\(22),
      R => '0'
    );
\tw_out_internal_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(23),
      Q => \^tw_out_internal_dp_reg[31]_0\(23),
      R => '0'
    );
\tw_out_internal_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(24),
      Q => \^tw_out_internal_dp_reg[31]_0\(24),
      R => '0'
    );
\tw_out_internal_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(25),
      Q => \^tw_out_internal_dp_reg[31]_0\(25),
      R => '0'
    );
\tw_out_internal_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(26),
      Q => \^tw_out_internal_dp_reg[31]_0\(26),
      R => '0'
    );
\tw_out_internal_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(27),
      Q => \^tw_out_internal_dp_reg[31]_0\(27),
      R => '0'
    );
\tw_out_internal_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(28),
      Q => \^tw_out_internal_dp_reg[31]_0\(28),
      R => '0'
    );
\tw_out_internal_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(29),
      Q => \^tw_out_internal_dp_reg[31]_0\(29),
      R => '0'
    );
\tw_out_internal_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(2),
      Q => \^tw_out_internal_dp_reg[31]_0\(2),
      R => '0'
    );
\tw_out_internal_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(30),
      Q => \^tw_out_internal_dp_reg[31]_0\(30),
      R => '0'
    );
\tw_out_internal_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(31),
      Q => \^tw_out_internal_dp_reg[31]_0\(31),
      R => '0'
    );
\tw_out_internal_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(3),
      Q => \^tw_out_internal_dp_reg[31]_0\(3),
      R => '0'
    );
\tw_out_internal_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(4),
      Q => \^tw_out_internal_dp_reg[31]_0\(4),
      R => '0'
    );
\tw_out_internal_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(5),
      Q => \^tw_out_internal_dp_reg[31]_0\(5),
      R => '0'
    );
\tw_out_internal_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(6),
      Q => \^tw_out_internal_dp_reg[31]_0\(6),
      R => '0'
    );
\tw_out_internal_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(7),
      Q => \^tw_out_internal_dp_reg[31]_0\(7),
      R => '0'
    );
\tw_out_internal_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(8),
      Q => \^tw_out_internal_dp_reg[31]_0\(8),
      R => '0'
    );
\tw_out_internal_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dout_rom_reg_0\(9),
      Q => \^tw_out_internal_dp_reg[31]_0\(9),
      R => '0'
    );
tw_rom: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2\
     port map (
      D(31 downto 0) => dout_rom_reg(31 downto 0),
      Q(6 downto 1) => tw_rom_addr_reg(6 downto 1),
      Q(0) => \^q\(0),
      clk => clk,
      dout_rom_reg_0(31 downto 0) => \^dout_rom_reg_0\(31 downto 0),
      tw_out_internal_DN1 => tw_out_internal_DN1,
      \tw_out_internal_DP_reg[0]\ => update_mult_delay_n_1,
      \tw_out_internal_DP_reg[31]\(31 downto 0) => \tw_out_internal_DP_reg[31]_1\(31 downto 0),
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \^tw_out_internal_dp_reg[31]_0\(31 downto 0)
    );
\tw_rom_addr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(0),
      I1 => SR(0),
      I2 => \^q\(0),
      I3 => tw_rom_addr_reg(1),
      O => \p_0_in__4\(1)
    );
\tw_rom_addr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(1),
      I1 => SR(0),
      I2 => tw_rom_addr_reg(2),
      I3 => tw_rom_addr_reg(1),
      I4 => \^q\(0),
      O => \p_0_in__4\(2)
    );
\tw_rom_addr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(2),
      I1 => SR(0),
      I2 => tw_rom_addr_reg(3),
      I3 => \^q\(0),
      I4 => tw_rom_addr_reg(1),
      I5 => tw_rom_addr_reg(2),
      O => \p_0_in__4\(3)
    );
\tw_rom_addr[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(3),
      I1 => SR(0),
      I2 => tw_rom_addr_reg(4),
      I3 => \tw_rom_addr[4]_i_2__2_n_0\,
      O => \p_0_in__4\(4)
    );
\tw_rom_addr[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tw_rom_addr_reg(3),
      I1 => \^q\(0),
      I2 => tw_rom_addr_reg(1),
      I3 => tw_rom_addr_reg(2),
      O => \tw_rom_addr[4]_i_2__2_n_0\
    );
\tw_rom_addr[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rom_base_addr_reg(4),
      I1 => SR(0),
      I2 => tw_rom_addr_reg(5),
      I3 => \tw_rom_addr[6]_i_3__2_n_0\,
      O => \p_0_in__4\(5)
    );
\tw_rom_addr[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => rom_base_addr_reg(5),
      I1 => SR(0),
      I2 => tw_rom_addr_reg(6),
      I3 => \tw_rom_addr[6]_i_3__2_n_0\,
      I4 => tw_rom_addr_reg(5),
      O => \p_0_in__4\(6)
    );
\tw_rom_addr[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tw_rom_addr_reg(4),
      I1 => tw_rom_addr_reg(2),
      I2 => tw_rom_addr_reg(1),
      I3 => \^q\(0),
      I4 => tw_rom_addr_reg(3),
      O => \tw_rom_addr[6]_i_3__2_n_0\
    );
\tw_rom_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\tw_rom_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => \p_0_in__4\(1),
      Q => tw_rom_addr_reg(1),
      R => '0'
    );
\tw_rom_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => \p_0_in__4\(2),
      Q => tw_rom_addr_reg(2),
      R => '0'
    );
\tw_rom_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => \p_0_in__4\(3),
      Q => tw_rom_addr_reg(3),
      R => '0'
    );
\tw_rom_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => \p_0_in__4\(4),
      Q => tw_rom_addr_reg(4),
      R => '0'
    );
\tw_rom_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => \p_0_in__4\(5),
      Q => tw_rom_addr_reg(5),
      R => '0'
    );
\tw_rom_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \tw_rom_addr_reg[6]_0\(0),
      D => \p_0_in__4\(6),
      Q => tw_rom_addr_reg(6),
      R => '0'
    );
update_mult_delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19\
     port map (
      \DELAY_BLOCK[1].shift_array_reg[2][0]_0\ => update_mult_delay_n_1,
      \DELAY_BLOCK[1].shift_array_reg[2][0]_1\(5 downto 0) => \DELAY_BLOCK[1].shift_array_reg[2][0]\(5 downto 0),
      Q(6 downto 0) => tmp_i(6 downto 0),
      clk => clk,
      stage_done_initial => stage_done_initial,
      update_mult_adv => update_mult_adv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \msub_res_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \msub_res_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \madd_reg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    \madd_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub is
begin
modadd_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][11]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][15]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][19]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][23]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][27]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][3]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][7]\(3 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(3 downto 0),
      \madd_reg_reg[11]_0\(3 downto 0) => \msub_reg_reg[11]\(3 downto 0),
      \madd_reg_reg[15]_0\(3 downto 0) => \msub_reg_reg[15]\(3 downto 0),
      \madd_reg_reg[19]_0\(3 downto 0) => \msub_reg_reg[19]\(3 downto 0),
      \madd_reg_reg[23]_0\(3 downto 0) => \msub_reg_reg[23]\(3 downto 0),
      \madd_reg_reg[27]_0\(3 downto 0) => \msub_reg_reg[27]\(3 downto 0),
      \madd_reg_reg[31]_0\(31 downto 0) => \madd_reg_reg[31]\(31 downto 0),
      \madd_reg_reg[31]_1\(3 downto 0) => \msub_reg_reg[31]\(3 downto 0),
      \madd_reg_reg[32]_0\(32 downto 0) => \madd_reg_reg[32]\(32 downto 0),
      \madd_reg_reg[7]_0\(3 downto 0) => \msub_reg_reg[7]\(3 downto 0),
      \y_reg[11]\(3 downto 0) => \y_reg[11]\(3 downto 0),
      \y_reg[15]\(3 downto 0) => \y_reg[15]\(3 downto 0),
      \y_reg[19]\(3 downto 0) => \y_reg[19]\(3 downto 0),
      \y_reg[23]\(3 downto 0) => \y_reg[23]\(3 downto 0),
      \y_reg[27]\(3 downto 0) => \y_reg[27]\(3 downto 0),
      \y_reg[31]\(2 downto 0) => \y_reg[31]\(2 downto 0),
      \y_reg[3]\(0) => \y_reg[3]\(0)
    );
modsub_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(3 downto 0),
      \msub_reg_reg[11]_0\(3 downto 0) => \msub_reg_reg[11]\(3 downto 0),
      \msub_reg_reg[11]_1\(3 downto 0) => \msub_reg_reg[11]_0\(3 downto 0),
      \msub_reg_reg[15]_0\(3 downto 0) => \msub_reg_reg[15]\(3 downto 0),
      \msub_reg_reg[15]_1\(3 downto 0) => \msub_reg_reg[15]_0\(3 downto 0),
      \msub_reg_reg[19]_0\(3 downto 0) => \msub_reg_reg[19]\(3 downto 0),
      \msub_reg_reg[19]_1\(3 downto 0) => \msub_reg_reg[19]_0\(3 downto 0),
      \msub_reg_reg[23]_0\(3 downto 0) => \msub_reg_reg[23]\(3 downto 0),
      \msub_reg_reg[23]_1\(3 downto 0) => \msub_reg_reg[23]_0\(3 downto 0),
      \msub_reg_reg[27]_0\(3 downto 0) => \msub_reg_reg[27]\(3 downto 0),
      \msub_reg_reg[27]_1\(3 downto 0) => \msub_reg_reg[27]_0\(3 downto 0),
      \msub_reg_reg[31]_0\(3 downto 0) => \msub_reg_reg[31]\(3 downto 0),
      \msub_reg_reg[31]_1\(3 downto 0) => \msub_reg_reg[31]_0\(3 downto 0),
      \msub_reg_reg[7]_0\(3 downto 0) => \msub_reg_reg[7]\(3 downto 0),
      \msub_reg_reg[7]_1\(3 downto 0) => \msub_reg_reg[7]_0\(3 downto 0),
      \msub_res_reg_reg[31]_0\(31 downto 0) => \msub_res_reg_reg[31]\(31 downto 0),
      \msub_res_reg_reg[31]_1\(31 downto 0) => \msub_res_reg_reg[31]_0\(31 downto 0),
      \y_reg[11]\(3 downto 0) => \y_reg[11]_0\(3 downto 0),
      \y_reg[15]\(3 downto 0) => \y_reg[15]_0\(3 downto 0),
      \y_reg[19]\(3 downto 0) => \y_reg[19]_0\(3 downto 0),
      \y_reg[23]\(3 downto 0) => \y_reg[23]_0\(3 downto 0),
      \y_reg[27]\(3 downto 0) => \y_reg[27]_0\(3 downto 0),
      \y_reg[31]\(2 downto 0) => \y_reg[31]_0\(2 downto 0),
      \y_reg[3]\(0) => \y_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \msub_res_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \msub_res_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \y_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \madd_reg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    \madd_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43 : entity is "btf_addsub";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43 is
begin
modadd_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63
     port map (
      D(31 downto 0) => D(31 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][11]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][15]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][19]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][23]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][27]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][3]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(3 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][7]\(3 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(3 downto 0),
      \madd_reg_reg[11]_0\(3 downto 0) => \msub_reg_reg[11]\(3 downto 0),
      \madd_reg_reg[15]_0\(3 downto 0) => \msub_reg_reg[15]\(3 downto 0),
      \madd_reg_reg[19]_0\(3 downto 0) => \msub_reg_reg[19]\(3 downto 0),
      \madd_reg_reg[23]_0\(3 downto 0) => \msub_reg_reg[23]\(3 downto 0),
      \madd_reg_reg[27]_0\(3 downto 0) => \msub_reg_reg[27]\(3 downto 0),
      \madd_reg_reg[31]_0\(31 downto 0) => \madd_reg_reg[31]\(31 downto 0),
      \madd_reg_reg[31]_1\(3 downto 0) => \msub_reg_reg[31]\(3 downto 0),
      \madd_reg_reg[32]_0\(32 downto 0) => \madd_reg_reg[32]\(32 downto 0),
      \madd_reg_reg[7]_0\(3 downto 0) => \msub_reg_reg[7]\(3 downto 0),
      \y_reg[11]\(3 downto 0) => \y_reg[11]\(3 downto 0),
      \y_reg[15]\(3 downto 0) => \y_reg[15]\(3 downto 0),
      \y_reg[19]\(3 downto 0) => \y_reg[19]\(3 downto 0),
      \y_reg[23]\(3 downto 0) => \y_reg[23]\(3 downto 0),
      \y_reg[27]\(3 downto 0) => \y_reg[27]\(3 downto 0),
      \y_reg[31]\(2 downto 0) => \y_reg[31]\(2 downto 0),
      \y_reg[3]\(0) => \y_reg[3]\(0)
    );
modsub_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(3 downto 0),
      \msub_reg_reg[11]_0\(3 downto 0) => \msub_reg_reg[11]\(3 downto 0),
      \msub_reg_reg[11]_1\(3 downto 0) => \msub_reg_reg[11]_0\(3 downto 0),
      \msub_reg_reg[15]_0\(3 downto 0) => \msub_reg_reg[15]\(3 downto 0),
      \msub_reg_reg[15]_1\(3 downto 0) => \msub_reg_reg[15]_0\(3 downto 0),
      \msub_reg_reg[19]_0\(3 downto 0) => \msub_reg_reg[19]\(3 downto 0),
      \msub_reg_reg[19]_1\(3 downto 0) => \msub_reg_reg[19]_0\(3 downto 0),
      \msub_reg_reg[23]_0\(3 downto 0) => \msub_reg_reg[23]\(3 downto 0),
      \msub_reg_reg[23]_1\(3 downto 0) => \msub_reg_reg[23]_0\(3 downto 0),
      \msub_reg_reg[27]_0\(3 downto 0) => \msub_reg_reg[27]\(3 downto 0),
      \msub_reg_reg[27]_1\(3 downto 0) => \msub_reg_reg[27]_0\(3 downto 0),
      \msub_reg_reg[31]_0\(3 downto 0) => \msub_reg_reg[31]\(3 downto 0),
      \msub_reg_reg[31]_1\(3 downto 0) => \msub_reg_reg[31]_0\(3 downto 0),
      \msub_reg_reg[7]_0\(3 downto 0) => \msub_reg_reg[7]\(3 downto 0),
      \msub_reg_reg[7]_1\(3 downto 0) => \msub_reg_reg[7]_0\(3 downto 0),
      \msub_res_reg_reg[31]_0\(31 downto 0) => \msub_res_reg_reg[31]\(31 downto 0),
      \msub_res_reg_reg[31]_1\(31 downto 0) => \msub_res_reg_reg[31]_0\(31 downto 0),
      \y_reg[11]\(3 downto 0) => \y_reg[11]_0\(3 downto 0),
      \y_reg[15]\(3 downto 0) => \y_reg[15]_0\(3 downto 0),
      \y_reg[19]\(3 downto 0) => \y_reg[19]_0\(3 downto 0),
      \y_reg[23]\(3 downto 0) => \y_reg[23]_0\(3 downto 0),
      \y_reg[27]\(3 downto 0) => \y_reg[27]_0\(3 downto 0),
      \y_reg[31]\(2 downto 0) => \y_reg[31]_0\(2 downto 0),
      \y_reg[3]\(0) => \y_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0\ : entity is "csa_tree_3to2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0\ is
begin
\LAYER_LOOP[0].csau\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17\ : entity is "csa_tree_3to2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17\ is
begin
\LAYER_LOOP[0].csau\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41\ : entity is "csa_tree_3to2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41\ is
begin
\LAYER_LOOP[0].csau\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61\ : entity is "csa_tree_3to2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61\ is
begin
\LAYER_LOOP[0].csau\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0 is
  port (
    \To_reg[8]_0\ : out STD_LOGIC;
    \To_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \T2H_reg_reg[1][21]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0 is
  signal \T2H_reg_reg[0][0]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][10]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][11]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][12]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][13]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][14]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][15]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][16]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][17]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][18]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][19]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][1]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][20]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][21]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][2]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][3]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][4]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][5]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][6]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][7]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][8]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][9]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0]_55\ : STD_LOGIC_VECTOR ( 54 downto 22 );
  signal \T2H_reg_reg[1]_4\ : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \To[11]_i_2_n_0\ : STD_LOGIC;
  signal \To[11]_i_3_n_0\ : STD_LOGIC;
  signal \To[11]_i_4_n_0\ : STD_LOGIC;
  signal \To[11]_i_5_n_0\ : STD_LOGIC;
  signal \To[15]_i_2_n_0\ : STD_LOGIC;
  signal \To[15]_i_3_n_0\ : STD_LOGIC;
  signal \To[15]_i_4_n_0\ : STD_LOGIC;
  signal \To[15]_i_5_n_0\ : STD_LOGIC;
  signal \To[19]_i_2_n_0\ : STD_LOGIC;
  signal \To[19]_i_3_n_0\ : STD_LOGIC;
  signal \To[19]_i_4_n_0\ : STD_LOGIC;
  signal \To[19]_i_5_n_0\ : STD_LOGIC;
  signal \To[23]_i_2_n_0\ : STD_LOGIC;
  signal \To[23]_i_3_n_0\ : STD_LOGIC;
  signal \To[23]_i_4_n_0\ : STD_LOGIC;
  signal \To[23]_i_5_n_0\ : STD_LOGIC;
  signal \To[27]_i_2_n_0\ : STD_LOGIC;
  signal \To[27]_i_3_n_0\ : STD_LOGIC;
  signal \To[27]_i_4_n_0\ : STD_LOGIC;
  signal \To[27]_i_5_n_0\ : STD_LOGIC;
  signal \To[31]_i_2_n_0\ : STD_LOGIC;
  signal \To[31]_i_3_n_0\ : STD_LOGIC;
  signal \To[31]_i_4_n_0\ : STD_LOGIC;
  signal \To[31]_i_5_n_0\ : STD_LOGIC;
  signal \To[35]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_3_n_0\ : STD_LOGIC;
  signal \To[3]_i_4_n_0\ : STD_LOGIC;
  signal \To[3]_i_5_n_0\ : STD_LOGIC;
  signal \To[7]_i_2_n_0\ : STD_LOGIC;
  signal \To[7]_i_3_n_0\ : STD_LOGIC;
  signal \To[7]_i_4_n_0\ : STD_LOGIC;
  signal \To[7]_i_5_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^to_reg[8]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \To_reg_n_0_[1]\ : STD_LOGIC;
  signal \To_reg_n_0_[2]\ : STD_LOGIC;
  signal \To_reg_n_0_[3]\ : STD_LOGIC;
  signal \To_reg_n_0_[4]\ : STD_LOGIC;
  signal \To_reg_n_0_[5]\ : STD_LOGIC;
  signal \To_reg_n_0_[6]\ : STD_LOGIC;
  signal \To_reg_n_0_[7]\ : STD_LOGIC;
  signal \loop_o[0]_56\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]__0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \NLW_To_reg[55]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_To_reg[55]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 ";
begin
  \To_reg[8]_1\(8 downto 0) <= \^to_reg[8]_1\(8 downto 0);
\T2H_reg_reg[0][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(0),
      Q => \T2H_reg_reg[0][0]_srl3_n_0\
    );
\T2H_reg_reg[0][10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][10]_0\,
      Q => \T2H_reg_reg[0][10]_srl2_n_0\
    );
\T2H_reg_reg[0][11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][11]_0\,
      Q => \T2H_reg_reg[0][11]_srl2_n_0\
    );
\T2H_reg_reg[0][12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][12]_0\,
      Q => \T2H_reg_reg[0][12]_srl2_n_0\
    );
\T2H_reg_reg[0][13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][13]_0\,
      Q => \T2H_reg_reg[0][13]_srl2_n_0\
    );
\T2H_reg_reg[0][14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][14]_0\,
      Q => \T2H_reg_reg[0][14]_srl2_n_0\
    );
\T2H_reg_reg[0][15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][15]_0\,
      Q => \T2H_reg_reg[0][15]_srl2_n_0\
    );
\T2H_reg_reg[0][16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][16]_0\,
      Q => \T2H_reg_reg[0][16]_srl2_n_0\
    );
\T2H_reg_reg[0][17]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][17]_0\,
      Q => \T2H_reg_reg[0][17]_srl2_n_0\
    );
\T2H_reg_reg[0][18]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][18]_0\,
      Q => \T2H_reg_reg[0][18]_srl2_n_0\
    );
\T2H_reg_reg[0][19]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][19]_0\,
      Q => \T2H_reg_reg[0][19]_srl2_n_0\
    );
\T2H_reg_reg[0][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(1),
      Q => \T2H_reg_reg[0][1]_srl3_n_0\
    );
\T2H_reg_reg[0][20]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][20]_0\,
      Q => \T2H_reg_reg[0][20]_srl2_n_0\
    );
\T2H_reg_reg[0][21]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][21]_0\,
      Q => \T2H_reg_reg[0][21]_srl2_n_0\
    );
\T2H_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \T2H_reg_reg[0]_55\(22),
      R => '0'
    );
\T2H_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \T2H_reg_reg[0]_55\(23),
      R => '0'
    );
\T2H_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \T2H_reg_reg[0]_55\(24),
      R => '0'
    );
\T2H_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \T2H_reg_reg[0]_55\(25),
      R => '0'
    );
\T2H_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \T2H_reg_reg[0]_55\(26),
      R => '0'
    );
\T2H_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \T2H_reg_reg[0]_55\(27),
      R => '0'
    );
\T2H_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \T2H_reg_reg[0]_55\(28),
      R => '0'
    );
\T2H_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \T2H_reg_reg[0]_55\(29),
      R => '0'
    );
\T2H_reg_reg[0][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(2),
      Q => \T2H_reg_reg[0][2]_srl3_n_0\
    );
\T2H_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \T2H_reg_reg[0]_55\(30),
      R => '0'
    );
\T2H_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \T2H_reg_reg[0]_55\(31),
      R => '0'
    );
\T2H_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \T2H_reg_reg[0]_55\(32),
      R => '0'
    );
\T2H_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \T2H_reg_reg[0]_55\(33),
      R => '0'
    );
\T2H_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \T2H_reg_reg[0]_55\(34),
      R => '0'
    );
\T2H_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \T2H_reg_reg[0]_55\(35),
      R => '0'
    );
\T2H_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \T2H_reg_reg[0]_55\(36),
      R => '0'
    );
\T2H_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \T2H_reg_reg[0]_55\(37),
      R => '0'
    );
\T2H_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \T2H_reg_reg[0]_55\(38),
      R => '0'
    );
\T2H_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \T2H_reg_reg[0]_55\(39),
      R => '0'
    );
\T2H_reg_reg[0][3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(3),
      Q => \T2H_reg_reg[0][3]_srl3_n_0\
    );
\T2H_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \T2H_reg_reg[0]_55\(40),
      R => '0'
    );
\T2H_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \T2H_reg_reg[0]_55\(41),
      R => '0'
    );
\T2H_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \T2H_reg_reg[0]_55\(42),
      R => '0'
    );
\T2H_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \T2H_reg_reg[0]_55\(43),
      R => '0'
    );
\T2H_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \T2H_reg_reg[0]_55\(44),
      R => '0'
    );
\T2H_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \T2H_reg_reg[0]_55\(45),
      R => '0'
    );
\T2H_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \T2H_reg_reg[0]_55\(46),
      R => '0'
    );
\T2H_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \T2H_reg_reg[0]_55\(47),
      R => '0'
    );
\T2H_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \T2H_reg_reg[0]_55\(48),
      R => '0'
    );
\T2H_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \T2H_reg_reg[0]_55\(49),
      R => '0'
    );
\T2H_reg_reg[0][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(4),
      Q => \T2H_reg_reg[0][4]_srl3_n_0\
    );
\T2H_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \T2H_reg_reg[0]_55\(50),
      R => '0'
    );
\T2H_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \T2H_reg_reg[0]_55\(51),
      R => '0'
    );
\T2H_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \T2H_reg_reg[0]_55\(52),
      R => '0'
    );
\T2H_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \T2H_reg_reg[0]_55\(53),
      R => '0'
    );
\T2H_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(32),
      Q => \T2H_reg_reg[0]_55\(54),
      R => '0'
    );
\T2H_reg_reg[0][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(5),
      Q => \T2H_reg_reg[0][5]_srl3_n_0\
    );
\T2H_reg_reg[0][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(6),
      Q => \T2H_reg_reg[0][6]_srl3_n_0\
    );
\T2H_reg_reg[0][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(7),
      Q => \T2H_reg_reg[0][7]_srl3_n_0\
    );
\T2H_reg_reg[0][8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][8]_0\,
      Q => \T2H_reg_reg[0][8]_srl2_n_0\
    );
\T2H_reg_reg[0][9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][9]_0\,
      Q => \T2H_reg_reg[0][9]_srl2_n_0\
    );
\T2H_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][0]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(0),
      R => '0'
    );
\T2H_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][10]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(10),
      R => '0'
    );
\T2H_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][11]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(11),
      R => '0'
    );
\T2H_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][12]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(12),
      R => '0'
    );
\T2H_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][13]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(13),
      R => '0'
    );
\T2H_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][14]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(14),
      R => '0'
    );
\T2H_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][15]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(15),
      R => '0'
    );
\T2H_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][16]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(16),
      R => '0'
    );
\T2H_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][17]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(17),
      R => '0'
    );
\T2H_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][18]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(18),
      R => '0'
    );
\T2H_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][19]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(19),
      R => '0'
    );
\T2H_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][1]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(1),
      R => '0'
    );
\T2H_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][20]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(20),
      R => '0'
    );
\T2H_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][21]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(21),
      R => '0'
    );
\T2H_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(22),
      Q => \T2H_reg_reg[1]_4\(22),
      R => '0'
    );
\T2H_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(23),
      Q => \T2H_reg_reg[1]_4\(23),
      R => '0'
    );
\T2H_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(24),
      Q => \T2H_reg_reg[1]_4\(24),
      R => '0'
    );
\T2H_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(25),
      Q => \T2H_reg_reg[1]_4\(25),
      R => '0'
    );
\T2H_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(26),
      Q => \T2H_reg_reg[1]_4\(26),
      R => '0'
    );
\T2H_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(27),
      Q => \T2H_reg_reg[1]_4\(27),
      R => '0'
    );
\T2H_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(28),
      Q => \T2H_reg_reg[1]_4\(28),
      R => '0'
    );
\T2H_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(29),
      Q => \T2H_reg_reg[1]_4\(29),
      R => '0'
    );
\T2H_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][2]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(2),
      R => '0'
    );
\T2H_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(30),
      Q => \T2H_reg_reg[1]_4\(30),
      R => '0'
    );
\T2H_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(31),
      Q => \T2H_reg_reg[1]_4\(31),
      R => '0'
    );
\T2H_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(32),
      Q => \T2H_reg_reg[1]_4\(32),
      R => '0'
    );
\T2H_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(33),
      Q => \T2H_reg_reg[1]_4\(33),
      R => '0'
    );
\T2H_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(34),
      Q => \T2H_reg_reg[1]_4\(34),
      R => '0'
    );
\T2H_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(35),
      Q => \T2H_reg_reg[1]_4\(35),
      R => '0'
    );
\T2H_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(36),
      Q => \T2H_reg_reg[1]_4\(36),
      R => '0'
    );
\T2H_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(37),
      Q => \T2H_reg_reg[1]_4\(37),
      R => '0'
    );
\T2H_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(38),
      Q => \T2H_reg_reg[1]_4\(38),
      R => '0'
    );
\T2H_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(39),
      Q => \T2H_reg_reg[1]_4\(39),
      R => '0'
    );
\T2H_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][3]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(3),
      R => '0'
    );
\T2H_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(40),
      Q => \T2H_reg_reg[1]_4\(40),
      R => '0'
    );
\T2H_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(41),
      Q => \T2H_reg_reg[1]_4\(41),
      R => '0'
    );
\T2H_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(42),
      Q => \T2H_reg_reg[1]_4\(42),
      R => '0'
    );
\T2H_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(43),
      Q => \T2H_reg_reg[1]_4\(43),
      R => '0'
    );
\T2H_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(44),
      Q => \T2H_reg_reg[1]_4\(44),
      R => '0'
    );
\T2H_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(45),
      Q => \T2H_reg_reg[1]_4\(45),
      R => '0'
    );
\T2H_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(46),
      Q => \T2H_reg_reg[1]_4\(46),
      R => '0'
    );
\T2H_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(47),
      Q => \T2H_reg_reg[1]_4\(47),
      R => '0'
    );
\T2H_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(48),
      Q => \T2H_reg_reg[1]_4\(48),
      R => '0'
    );
\T2H_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(49),
      Q => \T2H_reg_reg[1]_4\(49),
      R => '0'
    );
\T2H_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][4]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(4),
      R => '0'
    );
\T2H_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(50),
      Q => \T2H_reg_reg[1]_4\(50),
      R => '0'
    );
\T2H_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(51),
      Q => \T2H_reg_reg[1]_4\(51),
      R => '0'
    );
\T2H_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(52),
      Q => \T2H_reg_reg[1]_4\(52),
      R => '0'
    );
\T2H_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(53),
      Q => \T2H_reg_reg[1]_4\(53),
      R => '0'
    );
\T2H_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_55\(54),
      Q => \T2H_reg_reg[1]_4\(54),
      R => '0'
    );
\T2H_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][5]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(5),
      R => '0'
    );
\T2H_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][6]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(6),
      R => '0'
    );
\T2H_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][7]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_4\(7),
      R => '0'
    );
\T2H_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][8]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(8),
      R => '0'
    );
\T2H_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][9]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_4\(9),
      R => '0'
    );
\To[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(11),
      I1 => \T2H_reg_reg[1]_4\(11),
      O => \To[11]_i_2_n_0\
    );
\To[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(10),
      I1 => \T2H_reg_reg[1]_4\(10),
      O => \To[11]_i_3_n_0\
    );
\To[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(9),
      I1 => \T2H_reg_reg[1]_4\(9),
      O => \To[11]_i_4_n_0\
    );
\To[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(8),
      I1 => \T2H_reg_reg[1]_4\(8),
      O => \To[11]_i_5_n_0\
    );
\To[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(15),
      I1 => \T2H_reg_reg[1]_4\(15),
      O => \To[15]_i_2_n_0\
    );
\To[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(14),
      I1 => \T2H_reg_reg[1]_4\(14),
      O => \To[15]_i_3_n_0\
    );
\To[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(13),
      I1 => \T2H_reg_reg[1]_4\(13),
      O => \To[15]_i_4_n_0\
    );
\To[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(12),
      I1 => \T2H_reg_reg[1]_4\(12),
      O => \To[15]_i_5_n_0\
    );
\To[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(19),
      I1 => \T2H_reg_reg[1]_4\(19),
      O => \To[19]_i_2_n_0\
    );
\To[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(18),
      I1 => \T2H_reg_reg[1]_4\(18),
      O => \To[19]_i_3_n_0\
    );
\To[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(17),
      I1 => \T2H_reg_reg[1]_4\(17),
      O => \To[19]_i_4_n_0\
    );
\To[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(16),
      I1 => \T2H_reg_reg[1]_4\(16),
      O => \To[19]_i_5_n_0\
    );
\To[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(23),
      I1 => \T2H_reg_reg[1]_4\(23),
      O => \To[23]_i_2_n_0\
    );
\To[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(22),
      I1 => \T2H_reg_reg[1]_4\(22),
      O => \To[23]_i_3_n_0\
    );
\To[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(21),
      I1 => \T2H_reg_reg[1]_4\(21),
      O => \To[23]_i_4_n_0\
    );
\To[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(20),
      I1 => \T2H_reg_reg[1]_4\(20),
      O => \To[23]_i_5_n_0\
    );
\To[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(27),
      I1 => \T2H_reg_reg[1]_4\(27),
      O => \To[27]_i_2_n_0\
    );
\To[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(26),
      I1 => \T2H_reg_reg[1]_4\(26),
      O => \To[27]_i_3_n_0\
    );
\To[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(25),
      I1 => \T2H_reg_reg[1]_4\(25),
      O => \To[27]_i_4_n_0\
    );
\To[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(24),
      I1 => \T2H_reg_reg[1]_4\(24),
      O => \To[27]_i_5_n_0\
    );
\To[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(31),
      I1 => \T2H_reg_reg[1]_4\(31),
      O => \To[31]_i_2_n_0\
    );
\To[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(30),
      I1 => \T2H_reg_reg[1]_4\(30),
      O => \To[31]_i_3_n_0\
    );
\To[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(29),
      I1 => \T2H_reg_reg[1]_4\(29),
      O => \To[31]_i_4_n_0\
    );
\To[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(28),
      I1 => \T2H_reg_reg[1]_4\(28),
      O => \To[31]_i_5_n_0\
    );
\To[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(32),
      I1 => \T2H_reg_reg[1]_4\(32),
      O => \To[35]_i_2_n_0\
    );
\To[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(3),
      I1 => \T2H_reg_reg[1]_4\(3),
      O => \To[3]_i_2_n_0\
    );
\To[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(2),
      I1 => \T2H_reg_reg[1]_4\(2),
      O => \To[3]_i_3_n_0\
    );
\To[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(1),
      I1 => \T2H_reg_reg[1]_4\(1),
      O => \To[3]_i_4_n_0\
    );
\To[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(0),
      I1 => \T2H_reg_reg[1]_4\(0),
      O => \To[3]_i_5_n_0\
    );
\To[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(7),
      I1 => \T2H_reg_reg[1]_4\(7),
      O => \To[7]_i_2_n_0\
    );
\To[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(6),
      I1 => \T2H_reg_reg[1]_4\(6),
      O => \To[7]_i_3_n_0\
    );
\To[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(5),
      I1 => \T2H_reg_reg[1]_4\(5),
      O => \To[7]_i_4_n_0\
    );
\To[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(4),
      I1 => \T2H_reg_reg[1]_4\(4),
      O => \To[7]_i_5_n_0\
    );
\To_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \^to_reg[8]_1\(0),
      R => '0'
    );
\To_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(10),
      Q => Q(1),
      R => '0'
    );
\To_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(11),
      Q => Q(2),
      R => '0'
    );
\To_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[7]_i_1_n_0\,
      CO(3) => \To_reg[11]_i_1_n_0\,
      CO(2) => \To_reg[11]_i_1_n_1\,
      CO(1) => \To_reg[11]_i_1_n_2\,
      CO(0) => \To_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \To[11]_i_2_n_0\,
      S(2) => \To[11]_i_3_n_0\,
      S(1) => \To[11]_i_4_n_0\,
      S(0) => \To[11]_i_5_n_0\
    );
\To_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(12),
      Q => Q(3),
      R => '0'
    );
\To_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(13),
      Q => Q(4),
      R => '0'
    );
\To_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(14),
      Q => Q(5),
      R => '0'
    );
\To_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(15),
      Q => Q(6),
      R => '0'
    );
\To_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[11]_i_1_n_0\,
      CO(3) => \To_reg[15]_i_1_n_0\,
      CO(2) => \To_reg[15]_i_1_n_1\,
      CO(1) => \To_reg[15]_i_1_n_2\,
      CO(0) => \To_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \To[15]_i_2_n_0\,
      S(2) => \To[15]_i_3_n_0\,
      S(1) => \To[15]_i_4_n_0\,
      S(0) => \To[15]_i_5_n_0\
    );
\To_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(16),
      Q => Q(7),
      R => '0'
    );
\To_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(17),
      Q => Q(8),
      R => '0'
    );
\To_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(18),
      Q => Q(9),
      R => '0'
    );
\To_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(19),
      Q => Q(10),
      R => '0'
    );
\To_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[15]_i_1_n_0\,
      CO(3) => \To_reg[19]_i_1_n_0\,
      CO(2) => \To_reg[19]_i_1_n_1\,
      CO(1) => \To_reg[19]_i_1_n_2\,
      CO(0) => \To_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \To[19]_i_2_n_0\,
      S(2) => \To[19]_i_3_n_0\,
      S(1) => \To[19]_i_4_n_0\,
      S(0) => \To[19]_i_5_n_0\
    );
\To_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \To_reg_n_0_[1]\,
      R => '0'
    );
\To_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(20),
      Q => Q(11),
      R => '0'
    );
\To_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(21),
      Q => Q(12),
      R => '0'
    );
\To_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(22),
      Q => Q(13),
      R => '0'
    );
\To_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(23),
      Q => Q(14),
      R => '0'
    );
\To_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[19]_i_1_n_0\,
      CO(3) => \To_reg[23]_i_1_n_0\,
      CO(2) => \To_reg[23]_i_1_n_1\,
      CO(1) => \To_reg[23]_i_1_n_2\,
      CO(0) => \To_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \To[23]_i_2_n_0\,
      S(2) => \To[23]_i_3_n_0\,
      S(1) => \To[23]_i_4_n_0\,
      S(0) => \To[23]_i_5_n_0\
    );
\To_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(24),
      Q => Q(15),
      R => '0'
    );
\To_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(25),
      Q => Q(16),
      R => '0'
    );
\To_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(26),
      Q => Q(17),
      R => '0'
    );
\To_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(27),
      Q => Q(18),
      R => '0'
    );
\To_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[23]_i_1_n_0\,
      CO(3) => \To_reg[27]_i_1_n_0\,
      CO(2) => \To_reg[27]_i_1_n_1\,
      CO(1) => \To_reg[27]_i_1_n_2\,
      CO(0) => \To_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \To[27]_i_2_n_0\,
      S(2) => \To[27]_i_3_n_0\,
      S(1) => \To[27]_i_4_n_0\,
      S(0) => \To[27]_i_5_n_0\
    );
\To_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(28),
      Q => Q(19),
      R => '0'
    );
\To_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(29),
      Q => Q(20),
      R => '0'
    );
\To_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \To_reg_n_0_[2]\,
      R => '0'
    );
\To_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(30),
      Q => Q(21),
      R => '0'
    );
\To_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => Q(22),
      R => '0'
    );
\To_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[27]_i_1_n_0\,
      CO(3) => \To_reg[31]_i_1_n_0\,
      CO(2) => \To_reg[31]_i_1_n_1\,
      CO(1) => \To_reg[31]_i_1_n_2\,
      CO(0) => \To_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \To[31]_i_2_n_0\,
      S(2) => \To[31]_i_3_n_0\,
      S(1) => \To[31]_i_4_n_0\,
      S(0) => \To[31]_i_5_n_0\
    );
\To_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(32),
      Q => Q(23),
      R => '0'
    );
\To_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(33),
      Q => Q(24),
      R => '0'
    );
\To_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(34),
      Q => Q(25),
      R => '0'
    );
\To_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(35),
      Q => Q(26),
      R => '0'
    );
\To_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[31]_i_1_n_0\,
      CO(3) => \To_reg[35]_i_1_n_0\,
      CO(2) => \To_reg[35]_i_1_n_1\,
      CO(1) => \To_reg[35]_i_1_n_2\,
      CO(0) => \To_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_delay_reg[0]__0\(32),
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3 downto 1) => \T2H_reg_reg[1]_4\(35 downto 33),
      S(0) => \To[35]_i_2_n_0\
    );
\To_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(36),
      Q => Q(27),
      R => '0'
    );
\To_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(37),
      Q => Q(28),
      R => '0'
    );
\To_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(38),
      Q => Q(29),
      R => '0'
    );
\To_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(39),
      Q => Q(30),
      R => '0'
    );
\To_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[35]_i_1_n_0\,
      CO(3) => \To_reg[39]_i_1_n_0\,
      CO(2) => \To_reg[39]_i_1_n_1\,
      CO(1) => \To_reg[39]_i_1_n_2\,
      CO(0) => \To_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3 downto 0) => \T2H_reg_reg[1]_4\(39 downto 36)
    );
\To_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \To_reg_n_0_[3]\,
      R => '0'
    );
\To_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \To_reg[3]_i_1_n_0\,
      CO(2) => \To_reg[3]_i_1_n_1\,
      CO(1) => \To_reg[3]_i_1_n_2\,
      CO(0) => \To_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \To[3]_i_2_n_0\,
      S(2) => \To[3]_i_3_n_0\,
      S(1) => \To[3]_i_4_n_0\,
      S(0) => \To[3]_i_5_n_0\
    );
\To_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(40),
      Q => Q(31),
      R => '0'
    );
\To_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(41),
      Q => Q(32),
      R => '0'
    );
\To_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(42),
      Q => Q(33),
      R => '0'
    );
\To_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(43),
      Q => Q(34),
      R => '0'
    );
\To_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[39]_i_1_n_0\,
      CO(3) => \To_reg[43]_i_1_n_0\,
      CO(2) => \To_reg[43]_i_1_n_1\,
      CO(1) => \To_reg[43]_i_1_n_2\,
      CO(0) => \To_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3 downto 0) => \T2H_reg_reg[1]_4\(43 downto 40)
    );
\To_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(44),
      Q => Q(35),
      R => '0'
    );
\To_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(45),
      Q => Q(36),
      R => '0'
    );
\To_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(46),
      Q => Q(37),
      R => '0'
    );
\To_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(47),
      Q => Q(38),
      R => '0'
    );
\To_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[43]_i_1_n_0\,
      CO(3) => \To_reg[47]_i_1_n_0\,
      CO(2) => \To_reg[47]_i_1_n_1\,
      CO(1) => \To_reg[47]_i_1_n_2\,
      CO(0) => \To_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3 downto 0) => \T2H_reg_reg[1]_4\(47 downto 44)
    );
\To_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(48),
      Q => Q(39),
      R => '0'
    );
\To_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(49),
      Q => Q(40),
      R => '0'
    );
\To_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \To_reg_n_0_[4]\,
      R => '0'
    );
\To_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(50),
      Q => Q(41),
      R => '0'
    );
\To_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(51),
      Q => Q(42),
      R => '0'
    );
\To_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[47]_i_1_n_0\,
      CO(3) => \To_reg[51]_i_1_n_0\,
      CO(2) => \To_reg[51]_i_1_n_1\,
      CO(1) => \To_reg[51]_i_1_n_2\,
      CO(0) => \To_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3 downto 0) => \T2H_reg_reg[1]_4\(51 downto 48)
    );
\To_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(52),
      Q => Q(43),
      R => '0'
    );
\To_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(53),
      Q => Q(44),
      R => '0'
    );
\To_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(54),
      Q => Q(45),
      R => '0'
    );
\To_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(55),
      Q => Q(46),
      R => '0'
    );
\To_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[51]_i_1_n_0\,
      CO(3) => p_0_in(55),
      CO(2) => \NLW_To_reg[55]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \To_reg[55]_i_1_n_2\,
      CO(0) => \To_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_To_reg[55]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(54 downto 52),
      S(3) => '1',
      S(2 downto 0) => \T2H_reg_reg[1]_4\(54 downto 52)
    );
\To_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \To_reg_n_0_[5]\,
      R => '0'
    );
\To_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => \To_reg_n_0_[6]\,
      R => '0'
    );
\To_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => \To_reg_n_0_[7]\,
      R => '0'
    );
\To_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[3]_i_1_n_0\,
      CO(3) => \To_reg[7]_i_1_n_0\,
      CO(2) => \To_reg[7]_i_1_n_1\,
      CO(1) => \To_reg[7]_i_1_n_2\,
      CO(0) => \To_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \To[7]_i_2_n_0\,
      S(2) => \To[7]_i_3_n_0\,
      S(1) => \To[7]_i_4_n_0\,
      S(0) => \To[7]_i_5_n_0\
    );
\To_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => \loop_o[0]_56\(8),
      R => '0'
    );
\To_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => Q(0),
      R => '0'
    );
\genblk1[0].imuu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0
     port map (
      B(8 downto 0) => B(8 downto 0),
      Q(8) => \loop_o[0]_56\(8),
      Q(7) => \To_reg_n_0_[7]\,
      Q(6) => \To_reg_n_0_[6]\,
      Q(5) => \To_reg_n_0_[5]\,
      Q(4) => \To_reg_n_0_[4]\,
      Q(3) => \To_reg_n_0_[3]\,
      Q(2) => \To_reg_n_0_[2]\,
      Q(1) => \To_reg_n_0_[1]\,
      Q(0) => \^to_reg[8]_1\(0),
      \To_reg[8]\ => \To_reg[8]_0\,
      \To_reg[8]_0\(7 downto 0) => \^to_reg[8]_1\(8 downto 1),
      clk => clk,
      \m_delay_reg[0]_0\(32 downto 0) => \m_delay_reg[0]__0\(32 downto 0),
      \m_delay_reg[0]_1\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31 is
  port (
    \To_reg[8]_0\ : out STD_LOGIC;
    \To_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \T2H_reg_reg[1][21]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31 : entity is "wlmont_sub_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31 is
  signal \T2H_reg_reg[0][0]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][10]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][11]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][12]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][13]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][14]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][15]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][16]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][17]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][18]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][19]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][1]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][20]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][21]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][2]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][3]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][4]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][5]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][6]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][7]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][8]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][9]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0]_26\ : STD_LOGIC_VECTOR ( 54 downto 22 );
  signal \T2H_reg_reg[1]_2\ : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \To[11]_i_2_n_0\ : STD_LOGIC;
  signal \To[11]_i_3_n_0\ : STD_LOGIC;
  signal \To[11]_i_4_n_0\ : STD_LOGIC;
  signal \To[11]_i_5_n_0\ : STD_LOGIC;
  signal \To[15]_i_2_n_0\ : STD_LOGIC;
  signal \To[15]_i_3_n_0\ : STD_LOGIC;
  signal \To[15]_i_4_n_0\ : STD_LOGIC;
  signal \To[15]_i_5_n_0\ : STD_LOGIC;
  signal \To[19]_i_2_n_0\ : STD_LOGIC;
  signal \To[19]_i_3_n_0\ : STD_LOGIC;
  signal \To[19]_i_4_n_0\ : STD_LOGIC;
  signal \To[19]_i_5_n_0\ : STD_LOGIC;
  signal \To[23]_i_2_n_0\ : STD_LOGIC;
  signal \To[23]_i_3_n_0\ : STD_LOGIC;
  signal \To[23]_i_4_n_0\ : STD_LOGIC;
  signal \To[23]_i_5_n_0\ : STD_LOGIC;
  signal \To[27]_i_2_n_0\ : STD_LOGIC;
  signal \To[27]_i_3_n_0\ : STD_LOGIC;
  signal \To[27]_i_4_n_0\ : STD_LOGIC;
  signal \To[27]_i_5_n_0\ : STD_LOGIC;
  signal \To[31]_i_2_n_0\ : STD_LOGIC;
  signal \To[31]_i_3_n_0\ : STD_LOGIC;
  signal \To[31]_i_4_n_0\ : STD_LOGIC;
  signal \To[31]_i_5_n_0\ : STD_LOGIC;
  signal \To[35]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_3_n_0\ : STD_LOGIC;
  signal \To[3]_i_4_n_0\ : STD_LOGIC;
  signal \To[3]_i_5_n_0\ : STD_LOGIC;
  signal \To[7]_i_2_n_0\ : STD_LOGIC;
  signal \To[7]_i_3_n_0\ : STD_LOGIC;
  signal \To[7]_i_4_n_0\ : STD_LOGIC;
  signal \To[7]_i_5_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^to_reg[8]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \To_reg_n_0_[1]\ : STD_LOGIC;
  signal \To_reg_n_0_[2]\ : STD_LOGIC;
  signal \To_reg_n_0_[3]\ : STD_LOGIC;
  signal \To_reg_n_0_[4]\ : STD_LOGIC;
  signal \To_reg_n_0_[5]\ : STD_LOGIC;
  signal \To_reg_n_0_[6]\ : STD_LOGIC;
  signal \To_reg_n_0_[7]\ : STD_LOGIC;
  signal \loop_o[0]_27\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]__0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_To_reg[55]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_To_reg[55]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 ";
begin
  \To_reg[8]_1\(8 downto 0) <= \^to_reg[8]_1\(8 downto 0);
\T2H_reg_reg[0][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(0),
      Q => \T2H_reg_reg[0][0]_srl3_n_0\
    );
\T2H_reg_reg[0][10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][10]_0\,
      Q => \T2H_reg_reg[0][10]_srl2_n_0\
    );
\T2H_reg_reg[0][11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][11]_0\,
      Q => \T2H_reg_reg[0][11]_srl2_n_0\
    );
\T2H_reg_reg[0][12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][12]_0\,
      Q => \T2H_reg_reg[0][12]_srl2_n_0\
    );
\T2H_reg_reg[0][13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][13]_0\,
      Q => \T2H_reg_reg[0][13]_srl2_n_0\
    );
\T2H_reg_reg[0][14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][14]_0\,
      Q => \T2H_reg_reg[0][14]_srl2_n_0\
    );
\T2H_reg_reg[0][15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][15]_0\,
      Q => \T2H_reg_reg[0][15]_srl2_n_0\
    );
\T2H_reg_reg[0][16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][16]_0\,
      Q => \T2H_reg_reg[0][16]_srl2_n_0\
    );
\T2H_reg_reg[0][17]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][17]_0\,
      Q => \T2H_reg_reg[0][17]_srl2_n_0\
    );
\T2H_reg_reg[0][18]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][18]_0\,
      Q => \T2H_reg_reg[0][18]_srl2_n_0\
    );
\T2H_reg_reg[0][19]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][19]_0\,
      Q => \T2H_reg_reg[0][19]_srl2_n_0\
    );
\T2H_reg_reg[0][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(1),
      Q => \T2H_reg_reg[0][1]_srl3_n_0\
    );
\T2H_reg_reg[0][20]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][20]_0\,
      Q => \T2H_reg_reg[0][20]_srl2_n_0\
    );
\T2H_reg_reg[0][21]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][21]_0\,
      Q => \T2H_reg_reg[0][21]_srl2_n_0\
    );
\T2H_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \T2H_reg_reg[0]_26\(22),
      R => '0'
    );
\T2H_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \T2H_reg_reg[0]_26\(23),
      R => '0'
    );
\T2H_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \T2H_reg_reg[0]_26\(24),
      R => '0'
    );
\T2H_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \T2H_reg_reg[0]_26\(25),
      R => '0'
    );
\T2H_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \T2H_reg_reg[0]_26\(26),
      R => '0'
    );
\T2H_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \T2H_reg_reg[0]_26\(27),
      R => '0'
    );
\T2H_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \T2H_reg_reg[0]_26\(28),
      R => '0'
    );
\T2H_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \T2H_reg_reg[0]_26\(29),
      R => '0'
    );
\T2H_reg_reg[0][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(2),
      Q => \T2H_reg_reg[0][2]_srl3_n_0\
    );
\T2H_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \T2H_reg_reg[0]_26\(30),
      R => '0'
    );
\T2H_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \T2H_reg_reg[0]_26\(31),
      R => '0'
    );
\T2H_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \T2H_reg_reg[0]_26\(32),
      R => '0'
    );
\T2H_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \T2H_reg_reg[0]_26\(33),
      R => '0'
    );
\T2H_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \T2H_reg_reg[0]_26\(34),
      R => '0'
    );
\T2H_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \T2H_reg_reg[0]_26\(35),
      R => '0'
    );
\T2H_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \T2H_reg_reg[0]_26\(36),
      R => '0'
    );
\T2H_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \T2H_reg_reg[0]_26\(37),
      R => '0'
    );
\T2H_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \T2H_reg_reg[0]_26\(38),
      R => '0'
    );
\T2H_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \T2H_reg_reg[0]_26\(39),
      R => '0'
    );
\T2H_reg_reg[0][3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(3),
      Q => \T2H_reg_reg[0][3]_srl3_n_0\
    );
\T2H_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \T2H_reg_reg[0]_26\(40),
      R => '0'
    );
\T2H_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \T2H_reg_reg[0]_26\(41),
      R => '0'
    );
\T2H_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \T2H_reg_reg[0]_26\(42),
      R => '0'
    );
\T2H_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \T2H_reg_reg[0]_26\(43),
      R => '0'
    );
\T2H_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \T2H_reg_reg[0]_26\(44),
      R => '0'
    );
\T2H_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \T2H_reg_reg[0]_26\(45),
      R => '0'
    );
\T2H_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \T2H_reg_reg[0]_26\(46),
      R => '0'
    );
\T2H_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \T2H_reg_reg[0]_26\(47),
      R => '0'
    );
\T2H_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \T2H_reg_reg[0]_26\(48),
      R => '0'
    );
\T2H_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \T2H_reg_reg[0]_26\(49),
      R => '0'
    );
\T2H_reg_reg[0][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(4),
      Q => \T2H_reg_reg[0][4]_srl3_n_0\
    );
\T2H_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \T2H_reg_reg[0]_26\(50),
      R => '0'
    );
\T2H_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \T2H_reg_reg[0]_26\(51),
      R => '0'
    );
\T2H_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \T2H_reg_reg[0]_26\(52),
      R => '0'
    );
\T2H_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \T2H_reg_reg[0]_26\(53),
      R => '0'
    );
\T2H_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(32),
      Q => \T2H_reg_reg[0]_26\(54),
      R => '0'
    );
\T2H_reg_reg[0][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(5),
      Q => \T2H_reg_reg[0][5]_srl3_n_0\
    );
\T2H_reg_reg[0][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(6),
      Q => \T2H_reg_reg[0][6]_srl3_n_0\
    );
\T2H_reg_reg[0][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(7),
      Q => \T2H_reg_reg[0][7]_srl3_n_0\
    );
\T2H_reg_reg[0][8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][8]_0\,
      Q => \T2H_reg_reg[0][8]_srl2_n_0\
    );
\T2H_reg_reg[0][9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][9]_0\,
      Q => \T2H_reg_reg[0][9]_srl2_n_0\
    );
\T2H_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][0]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(0),
      R => '0'
    );
\T2H_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][10]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(10),
      R => '0'
    );
\T2H_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][11]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(11),
      R => '0'
    );
\T2H_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][12]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(12),
      R => '0'
    );
\T2H_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][13]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(13),
      R => '0'
    );
\T2H_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][14]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(14),
      R => '0'
    );
\T2H_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][15]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(15),
      R => '0'
    );
\T2H_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][16]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(16),
      R => '0'
    );
\T2H_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][17]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(17),
      R => '0'
    );
\T2H_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][18]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(18),
      R => '0'
    );
\T2H_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][19]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(19),
      R => '0'
    );
\T2H_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][1]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(1),
      R => '0'
    );
\T2H_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][20]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(20),
      R => '0'
    );
\T2H_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][21]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(21),
      R => '0'
    );
\T2H_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(22),
      Q => \T2H_reg_reg[1]_2\(22),
      R => '0'
    );
\T2H_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(23),
      Q => \T2H_reg_reg[1]_2\(23),
      R => '0'
    );
\T2H_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(24),
      Q => \T2H_reg_reg[1]_2\(24),
      R => '0'
    );
\T2H_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(25),
      Q => \T2H_reg_reg[1]_2\(25),
      R => '0'
    );
\T2H_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(26),
      Q => \T2H_reg_reg[1]_2\(26),
      R => '0'
    );
\T2H_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(27),
      Q => \T2H_reg_reg[1]_2\(27),
      R => '0'
    );
\T2H_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(28),
      Q => \T2H_reg_reg[1]_2\(28),
      R => '0'
    );
\T2H_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(29),
      Q => \T2H_reg_reg[1]_2\(29),
      R => '0'
    );
\T2H_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][2]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(2),
      R => '0'
    );
\T2H_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(30),
      Q => \T2H_reg_reg[1]_2\(30),
      R => '0'
    );
\T2H_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(31),
      Q => \T2H_reg_reg[1]_2\(31),
      R => '0'
    );
\T2H_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(32),
      Q => \T2H_reg_reg[1]_2\(32),
      R => '0'
    );
\T2H_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(33),
      Q => \T2H_reg_reg[1]_2\(33),
      R => '0'
    );
\T2H_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(34),
      Q => \T2H_reg_reg[1]_2\(34),
      R => '0'
    );
\T2H_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(35),
      Q => \T2H_reg_reg[1]_2\(35),
      R => '0'
    );
\T2H_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(36),
      Q => \T2H_reg_reg[1]_2\(36),
      R => '0'
    );
\T2H_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(37),
      Q => \T2H_reg_reg[1]_2\(37),
      R => '0'
    );
\T2H_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(38),
      Q => \T2H_reg_reg[1]_2\(38),
      R => '0'
    );
\T2H_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(39),
      Q => \T2H_reg_reg[1]_2\(39),
      R => '0'
    );
\T2H_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][3]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(3),
      R => '0'
    );
\T2H_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(40),
      Q => \T2H_reg_reg[1]_2\(40),
      R => '0'
    );
\T2H_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(41),
      Q => \T2H_reg_reg[1]_2\(41),
      R => '0'
    );
\T2H_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(42),
      Q => \T2H_reg_reg[1]_2\(42),
      R => '0'
    );
\T2H_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(43),
      Q => \T2H_reg_reg[1]_2\(43),
      R => '0'
    );
\T2H_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(44),
      Q => \T2H_reg_reg[1]_2\(44),
      R => '0'
    );
\T2H_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(45),
      Q => \T2H_reg_reg[1]_2\(45),
      R => '0'
    );
\T2H_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(46),
      Q => \T2H_reg_reg[1]_2\(46),
      R => '0'
    );
\T2H_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(47),
      Q => \T2H_reg_reg[1]_2\(47),
      R => '0'
    );
\T2H_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(48),
      Q => \T2H_reg_reg[1]_2\(48),
      R => '0'
    );
\T2H_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(49),
      Q => \T2H_reg_reg[1]_2\(49),
      R => '0'
    );
\T2H_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][4]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(4),
      R => '0'
    );
\T2H_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(50),
      Q => \T2H_reg_reg[1]_2\(50),
      R => '0'
    );
\T2H_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(51),
      Q => \T2H_reg_reg[1]_2\(51),
      R => '0'
    );
\T2H_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(52),
      Q => \T2H_reg_reg[1]_2\(52),
      R => '0'
    );
\T2H_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(53),
      Q => \T2H_reg_reg[1]_2\(53),
      R => '0'
    );
\T2H_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_26\(54),
      Q => \T2H_reg_reg[1]_2\(54),
      R => '0'
    );
\T2H_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][5]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(5),
      R => '0'
    );
\T2H_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][6]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(6),
      R => '0'
    );
\T2H_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][7]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_2\(7),
      R => '0'
    );
\T2H_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][8]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(8),
      R => '0'
    );
\T2H_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][9]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_2\(9),
      R => '0'
    );
\To[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(11),
      I1 => \T2H_reg_reg[1]_2\(11),
      O => \To[11]_i_2_n_0\
    );
\To[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(10),
      I1 => \T2H_reg_reg[1]_2\(10),
      O => \To[11]_i_3_n_0\
    );
\To[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(9),
      I1 => \T2H_reg_reg[1]_2\(9),
      O => \To[11]_i_4_n_0\
    );
\To[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(8),
      I1 => \T2H_reg_reg[1]_2\(8),
      O => \To[11]_i_5_n_0\
    );
\To[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(15),
      I1 => \T2H_reg_reg[1]_2\(15),
      O => \To[15]_i_2_n_0\
    );
\To[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(14),
      I1 => \T2H_reg_reg[1]_2\(14),
      O => \To[15]_i_3_n_0\
    );
\To[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(13),
      I1 => \T2H_reg_reg[1]_2\(13),
      O => \To[15]_i_4_n_0\
    );
\To[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(12),
      I1 => \T2H_reg_reg[1]_2\(12),
      O => \To[15]_i_5_n_0\
    );
\To[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(19),
      I1 => \T2H_reg_reg[1]_2\(19),
      O => \To[19]_i_2_n_0\
    );
\To[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(18),
      I1 => \T2H_reg_reg[1]_2\(18),
      O => \To[19]_i_3_n_0\
    );
\To[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(17),
      I1 => \T2H_reg_reg[1]_2\(17),
      O => \To[19]_i_4_n_0\
    );
\To[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(16),
      I1 => \T2H_reg_reg[1]_2\(16),
      O => \To[19]_i_5_n_0\
    );
\To[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(23),
      I1 => \T2H_reg_reg[1]_2\(23),
      O => \To[23]_i_2_n_0\
    );
\To[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(22),
      I1 => \T2H_reg_reg[1]_2\(22),
      O => \To[23]_i_3_n_0\
    );
\To[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(21),
      I1 => \T2H_reg_reg[1]_2\(21),
      O => \To[23]_i_4_n_0\
    );
\To[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(20),
      I1 => \T2H_reg_reg[1]_2\(20),
      O => \To[23]_i_5_n_0\
    );
\To[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(27),
      I1 => \T2H_reg_reg[1]_2\(27),
      O => \To[27]_i_2_n_0\
    );
\To[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(26),
      I1 => \T2H_reg_reg[1]_2\(26),
      O => \To[27]_i_3_n_0\
    );
\To[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(25),
      I1 => \T2H_reg_reg[1]_2\(25),
      O => \To[27]_i_4_n_0\
    );
\To[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(24),
      I1 => \T2H_reg_reg[1]_2\(24),
      O => \To[27]_i_5_n_0\
    );
\To[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(31),
      I1 => \T2H_reg_reg[1]_2\(31),
      O => \To[31]_i_2_n_0\
    );
\To[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(30),
      I1 => \T2H_reg_reg[1]_2\(30),
      O => \To[31]_i_3_n_0\
    );
\To[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(29),
      I1 => \T2H_reg_reg[1]_2\(29),
      O => \To[31]_i_4_n_0\
    );
\To[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(28),
      I1 => \T2H_reg_reg[1]_2\(28),
      O => \To[31]_i_5_n_0\
    );
\To[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(32),
      I1 => \T2H_reg_reg[1]_2\(32),
      O => \To[35]_i_2_n_0\
    );
\To[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(3),
      I1 => \T2H_reg_reg[1]_2\(3),
      O => \To[3]_i_2_n_0\
    );
\To[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(2),
      I1 => \T2H_reg_reg[1]_2\(2),
      O => \To[3]_i_3_n_0\
    );
\To[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(1),
      I1 => \T2H_reg_reg[1]_2\(1),
      O => \To[3]_i_4_n_0\
    );
\To[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(0),
      I1 => \T2H_reg_reg[1]_2\(0),
      O => \To[3]_i_5_n_0\
    );
\To[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(7),
      I1 => \T2H_reg_reg[1]_2\(7),
      O => \To[7]_i_2_n_0\
    );
\To[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(6),
      I1 => \T2H_reg_reg[1]_2\(6),
      O => \To[7]_i_3_n_0\
    );
\To[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(5),
      I1 => \T2H_reg_reg[1]_2\(5),
      O => \To[7]_i_4_n_0\
    );
\To[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(4),
      I1 => \T2H_reg_reg[1]_2\(4),
      O => \To[7]_i_5_n_0\
    );
\To_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_7\,
      Q => \^to_reg[8]_1\(0),
      R => '0'
    );
\To_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_5\,
      Q => Q(1),
      R => '0'
    );
\To_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_4\,
      Q => Q(2),
      R => '0'
    );
\To_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[7]_i_1_n_0\,
      CO(3) => \To_reg[11]_i_1_n_0\,
      CO(2) => \To_reg[11]_i_1_n_1\,
      CO(1) => \To_reg[11]_i_1_n_2\,
      CO(0) => \To_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(11 downto 8),
      O(3) => \To_reg[11]_i_1_n_4\,
      O(2) => \To_reg[11]_i_1_n_5\,
      O(1) => \To_reg[11]_i_1_n_6\,
      O(0) => \To_reg[11]_i_1_n_7\,
      S(3) => \To[11]_i_2_n_0\,
      S(2) => \To[11]_i_3_n_0\,
      S(1) => \To[11]_i_4_n_0\,
      S(0) => \To[11]_i_5_n_0\
    );
\To_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_7\,
      Q => Q(3),
      R => '0'
    );
\To_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_6\,
      Q => Q(4),
      R => '0'
    );
\To_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_5\,
      Q => Q(5),
      R => '0'
    );
\To_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_4\,
      Q => Q(6),
      R => '0'
    );
\To_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[11]_i_1_n_0\,
      CO(3) => \To_reg[15]_i_1_n_0\,
      CO(2) => \To_reg[15]_i_1_n_1\,
      CO(1) => \To_reg[15]_i_1_n_2\,
      CO(0) => \To_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(15 downto 12),
      O(3) => \To_reg[15]_i_1_n_4\,
      O(2) => \To_reg[15]_i_1_n_5\,
      O(1) => \To_reg[15]_i_1_n_6\,
      O(0) => \To_reg[15]_i_1_n_7\,
      S(3) => \To[15]_i_2_n_0\,
      S(2) => \To[15]_i_3_n_0\,
      S(1) => \To[15]_i_4_n_0\,
      S(0) => \To[15]_i_5_n_0\
    );
\To_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_7\,
      Q => Q(7),
      R => '0'
    );
\To_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_6\,
      Q => Q(8),
      R => '0'
    );
\To_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_5\,
      Q => Q(9),
      R => '0'
    );
\To_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_4\,
      Q => Q(10),
      R => '0'
    );
\To_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[15]_i_1_n_0\,
      CO(3) => \To_reg[19]_i_1_n_0\,
      CO(2) => \To_reg[19]_i_1_n_1\,
      CO(1) => \To_reg[19]_i_1_n_2\,
      CO(0) => \To_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(19 downto 16),
      O(3) => \To_reg[19]_i_1_n_4\,
      O(2) => \To_reg[19]_i_1_n_5\,
      O(1) => \To_reg[19]_i_1_n_6\,
      O(0) => \To_reg[19]_i_1_n_7\,
      S(3) => \To[19]_i_2_n_0\,
      S(2) => \To[19]_i_3_n_0\,
      S(1) => \To[19]_i_4_n_0\,
      S(0) => \To[19]_i_5_n_0\
    );
\To_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_6\,
      Q => \To_reg_n_0_[1]\,
      R => '0'
    );
\To_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_7\,
      Q => Q(11),
      R => '0'
    );
\To_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_6\,
      Q => Q(12),
      R => '0'
    );
\To_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_5\,
      Q => Q(13),
      R => '0'
    );
\To_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_4\,
      Q => Q(14),
      R => '0'
    );
\To_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[19]_i_1_n_0\,
      CO(3) => \To_reg[23]_i_1_n_0\,
      CO(2) => \To_reg[23]_i_1_n_1\,
      CO(1) => \To_reg[23]_i_1_n_2\,
      CO(0) => \To_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(23 downto 20),
      O(3) => \To_reg[23]_i_1_n_4\,
      O(2) => \To_reg[23]_i_1_n_5\,
      O(1) => \To_reg[23]_i_1_n_6\,
      O(0) => \To_reg[23]_i_1_n_7\,
      S(3) => \To[23]_i_2_n_0\,
      S(2) => \To[23]_i_3_n_0\,
      S(1) => \To[23]_i_4_n_0\,
      S(0) => \To[23]_i_5_n_0\
    );
\To_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_7\,
      Q => Q(15),
      R => '0'
    );
\To_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_6\,
      Q => Q(16),
      R => '0'
    );
\To_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_5\,
      Q => Q(17),
      R => '0'
    );
\To_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_4\,
      Q => Q(18),
      R => '0'
    );
\To_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[23]_i_1_n_0\,
      CO(3) => \To_reg[27]_i_1_n_0\,
      CO(2) => \To_reg[27]_i_1_n_1\,
      CO(1) => \To_reg[27]_i_1_n_2\,
      CO(0) => \To_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(27 downto 24),
      O(3) => \To_reg[27]_i_1_n_4\,
      O(2) => \To_reg[27]_i_1_n_5\,
      O(1) => \To_reg[27]_i_1_n_6\,
      O(0) => \To_reg[27]_i_1_n_7\,
      S(3) => \To[27]_i_2_n_0\,
      S(2) => \To[27]_i_3_n_0\,
      S(1) => \To[27]_i_4_n_0\,
      S(0) => \To[27]_i_5_n_0\
    );
\To_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_7\,
      Q => Q(19),
      R => '0'
    );
\To_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_6\,
      Q => Q(20),
      R => '0'
    );
\To_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_5\,
      Q => \To_reg_n_0_[2]\,
      R => '0'
    );
\To_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_5\,
      Q => Q(21),
      R => '0'
    );
\To_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_4\,
      Q => Q(22),
      R => '0'
    );
\To_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[27]_i_1_n_0\,
      CO(3) => \To_reg[31]_i_1_n_0\,
      CO(2) => \To_reg[31]_i_1_n_1\,
      CO(1) => \To_reg[31]_i_1_n_2\,
      CO(0) => \To_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(31 downto 28),
      O(3) => \To_reg[31]_i_1_n_4\,
      O(2) => \To_reg[31]_i_1_n_5\,
      O(1) => \To_reg[31]_i_1_n_6\,
      O(0) => \To_reg[31]_i_1_n_7\,
      S(3) => \To[31]_i_2_n_0\,
      S(2) => \To[31]_i_3_n_0\,
      S(1) => \To[31]_i_4_n_0\,
      S(0) => \To[31]_i_5_n_0\
    );
\To_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_7\,
      Q => Q(23),
      R => '0'
    );
\To_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_6\,
      Q => Q(24),
      R => '0'
    );
\To_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_5\,
      Q => Q(25),
      R => '0'
    );
\To_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_4\,
      Q => Q(26),
      R => '0'
    );
\To_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[31]_i_1_n_0\,
      CO(3) => \To_reg[35]_i_1_n_0\,
      CO(2) => \To_reg[35]_i_1_n_1\,
      CO(1) => \To_reg[35]_i_1_n_2\,
      CO(0) => \To_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_delay_reg[0]__0\(32),
      O(3) => \To_reg[35]_i_1_n_4\,
      O(2) => \To_reg[35]_i_1_n_5\,
      O(1) => \To_reg[35]_i_1_n_6\,
      O(0) => \To_reg[35]_i_1_n_7\,
      S(3 downto 1) => \T2H_reg_reg[1]_2\(35 downto 33),
      S(0) => \To[35]_i_2_n_0\
    );
\To_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_7\,
      Q => Q(27),
      R => '0'
    );
\To_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_6\,
      Q => Q(28),
      R => '0'
    );
\To_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_5\,
      Q => Q(29),
      R => '0'
    );
\To_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_4\,
      Q => Q(30),
      R => '0'
    );
\To_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[35]_i_1_n_0\,
      CO(3) => \To_reg[39]_i_1_n_0\,
      CO(2) => \To_reg[39]_i_1_n_1\,
      CO(1) => \To_reg[39]_i_1_n_2\,
      CO(0) => \To_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[39]_i_1_n_4\,
      O(2) => \To_reg[39]_i_1_n_5\,
      O(1) => \To_reg[39]_i_1_n_6\,
      O(0) => \To_reg[39]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_2\(39 downto 36)
    );
\To_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_4\,
      Q => \To_reg_n_0_[3]\,
      R => '0'
    );
\To_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \To_reg[3]_i_1_n_0\,
      CO(2) => \To_reg[3]_i_1_n_1\,
      CO(1) => \To_reg[3]_i_1_n_2\,
      CO(0) => \To_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(3 downto 0),
      O(3) => \To_reg[3]_i_1_n_4\,
      O(2) => \To_reg[3]_i_1_n_5\,
      O(1) => \To_reg[3]_i_1_n_6\,
      O(0) => \To_reg[3]_i_1_n_7\,
      S(3) => \To[3]_i_2_n_0\,
      S(2) => \To[3]_i_3_n_0\,
      S(1) => \To[3]_i_4_n_0\,
      S(0) => \To[3]_i_5_n_0\
    );
\To_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_7\,
      Q => Q(31),
      R => '0'
    );
\To_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_6\,
      Q => Q(32),
      R => '0'
    );
\To_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_5\,
      Q => Q(33),
      R => '0'
    );
\To_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_4\,
      Q => Q(34),
      R => '0'
    );
\To_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[39]_i_1_n_0\,
      CO(3) => \To_reg[43]_i_1_n_0\,
      CO(2) => \To_reg[43]_i_1_n_1\,
      CO(1) => \To_reg[43]_i_1_n_2\,
      CO(0) => \To_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[43]_i_1_n_4\,
      O(2) => \To_reg[43]_i_1_n_5\,
      O(1) => \To_reg[43]_i_1_n_6\,
      O(0) => \To_reg[43]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_2\(43 downto 40)
    );
\To_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_7\,
      Q => Q(35),
      R => '0'
    );
\To_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_6\,
      Q => Q(36),
      R => '0'
    );
\To_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_5\,
      Q => Q(37),
      R => '0'
    );
\To_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_4\,
      Q => Q(38),
      R => '0'
    );
\To_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[43]_i_1_n_0\,
      CO(3) => \To_reg[47]_i_1_n_0\,
      CO(2) => \To_reg[47]_i_1_n_1\,
      CO(1) => \To_reg[47]_i_1_n_2\,
      CO(0) => \To_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[47]_i_1_n_4\,
      O(2) => \To_reg[47]_i_1_n_5\,
      O(1) => \To_reg[47]_i_1_n_6\,
      O(0) => \To_reg[47]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_2\(47 downto 44)
    );
\To_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_7\,
      Q => Q(39),
      R => '0'
    );
\To_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_6\,
      Q => Q(40),
      R => '0'
    );
\To_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_7\,
      Q => \To_reg_n_0_[4]\,
      R => '0'
    );
\To_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_5\,
      Q => Q(41),
      R => '0'
    );
\To_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_4\,
      Q => Q(42),
      R => '0'
    );
\To_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[47]_i_1_n_0\,
      CO(3) => \To_reg[51]_i_1_n_0\,
      CO(2) => \To_reg[51]_i_1_n_1\,
      CO(1) => \To_reg[51]_i_1_n_2\,
      CO(0) => \To_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[51]_i_1_n_4\,
      O(2) => \To_reg[51]_i_1_n_5\,
      O(1) => \To_reg[51]_i_1_n_6\,
      O(0) => \To_reg[51]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_2\(51 downto 48)
    );
\To_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_7\,
      Q => Q(43),
      R => '0'
    );
\To_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_6\,
      Q => Q(44),
      R => '0'
    );
\To_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_5\,
      Q => Q(45),
      R => '0'
    );
\To_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_0\,
      Q => Q(46),
      R => '0'
    );
\To_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[51]_i_1_n_0\,
      CO(3) => \To_reg[55]_i_1_n_0\,
      CO(2) => \NLW_To_reg[55]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \To_reg[55]_i_1_n_2\,
      CO(0) => \To_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_To_reg[55]_i_1_O_UNCONNECTED\(3),
      O(2) => \To_reg[55]_i_1_n_5\,
      O(1) => \To_reg[55]_i_1_n_6\,
      O(0) => \To_reg[55]_i_1_n_7\,
      S(3) => '1',
      S(2 downto 0) => \T2H_reg_reg[1]_2\(54 downto 52)
    );
\To_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_6\,
      Q => \To_reg_n_0_[5]\,
      R => '0'
    );
\To_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_5\,
      Q => \To_reg_n_0_[6]\,
      R => '0'
    );
\To_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_4\,
      Q => \To_reg_n_0_[7]\,
      R => '0'
    );
\To_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[3]_i_1_n_0\,
      CO(3) => \To_reg[7]_i_1_n_0\,
      CO(2) => \To_reg[7]_i_1_n_1\,
      CO(1) => \To_reg[7]_i_1_n_2\,
      CO(0) => \To_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(7 downto 4),
      O(3) => \To_reg[7]_i_1_n_4\,
      O(2) => \To_reg[7]_i_1_n_5\,
      O(1) => \To_reg[7]_i_1_n_6\,
      O(0) => \To_reg[7]_i_1_n_7\,
      S(3) => \To[7]_i_2_n_0\,
      S(2) => \To[7]_i_3_n_0\,
      S(1) => \To[7]_i_4_n_0\,
      S(0) => \To[7]_i_5_n_0\
    );
\To_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_7\,
      Q => \loop_o[0]_27\(8),
      R => '0'
    );
\To_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_6\,
      Q => Q(0),
      R => '0'
    );
\genblk1[0].imuu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38
     port map (
      B(8 downto 0) => B(8 downto 0),
      Q(8) => \loop_o[0]_27\(8),
      Q(7) => \To_reg_n_0_[7]\,
      Q(6) => \To_reg_n_0_[6]\,
      Q(5) => \To_reg_n_0_[5]\,
      Q(4) => \To_reg_n_0_[4]\,
      Q(3) => \To_reg_n_0_[3]\,
      Q(2) => \To_reg_n_0_[2]\,
      Q(1) => \To_reg_n_0_[1]\,
      Q(0) => \^to_reg[8]_1\(0),
      \To_reg[8]\ => \To_reg[8]_0\,
      \To_reg[8]_0\(7 downto 0) => \^to_reg[8]_1\(8 downto 1),
      clk => clk,
      \m_delay_reg[0]_0\(32 downto 0) => \m_delay_reg[0]__0\(32 downto 0),
      \m_delay_reg[0]_1\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51 is
  port (
    \To_reg[8]_0\ : out STD_LOGIC;
    \To_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \T2H_reg_reg[1][21]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51 : entity is "wlmont_sub_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51 is
  signal \T2H_reg_reg[0][0]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][10]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][11]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][12]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][13]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][14]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][15]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][16]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][17]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][18]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][19]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][1]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][20]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][21]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][2]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][3]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][4]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][5]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][6]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][7]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][8]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][9]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0]_18\ : STD_LOGIC_VECTOR ( 54 downto 22 );
  signal \T2H_reg_reg[1]_1\ : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \To[11]_i_2_n_0\ : STD_LOGIC;
  signal \To[11]_i_3_n_0\ : STD_LOGIC;
  signal \To[11]_i_4_n_0\ : STD_LOGIC;
  signal \To[11]_i_5_n_0\ : STD_LOGIC;
  signal \To[15]_i_2_n_0\ : STD_LOGIC;
  signal \To[15]_i_3_n_0\ : STD_LOGIC;
  signal \To[15]_i_4_n_0\ : STD_LOGIC;
  signal \To[15]_i_5_n_0\ : STD_LOGIC;
  signal \To[19]_i_2_n_0\ : STD_LOGIC;
  signal \To[19]_i_3_n_0\ : STD_LOGIC;
  signal \To[19]_i_4_n_0\ : STD_LOGIC;
  signal \To[19]_i_5_n_0\ : STD_LOGIC;
  signal \To[23]_i_2_n_0\ : STD_LOGIC;
  signal \To[23]_i_3_n_0\ : STD_LOGIC;
  signal \To[23]_i_4_n_0\ : STD_LOGIC;
  signal \To[23]_i_5_n_0\ : STD_LOGIC;
  signal \To[27]_i_2_n_0\ : STD_LOGIC;
  signal \To[27]_i_3_n_0\ : STD_LOGIC;
  signal \To[27]_i_4_n_0\ : STD_LOGIC;
  signal \To[27]_i_5_n_0\ : STD_LOGIC;
  signal \To[31]_i_2_n_0\ : STD_LOGIC;
  signal \To[31]_i_3_n_0\ : STD_LOGIC;
  signal \To[31]_i_4_n_0\ : STD_LOGIC;
  signal \To[31]_i_5_n_0\ : STD_LOGIC;
  signal \To[35]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_3_n_0\ : STD_LOGIC;
  signal \To[3]_i_4_n_0\ : STD_LOGIC;
  signal \To[3]_i_5_n_0\ : STD_LOGIC;
  signal \To[7]_i_2_n_0\ : STD_LOGIC;
  signal \To[7]_i_3_n_0\ : STD_LOGIC;
  signal \To[7]_i_4_n_0\ : STD_LOGIC;
  signal \To[7]_i_5_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^to_reg[8]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \To_reg_n_0_[1]\ : STD_LOGIC;
  signal \To_reg_n_0_[2]\ : STD_LOGIC;
  signal \To_reg_n_0_[3]\ : STD_LOGIC;
  signal \To_reg_n_0_[4]\ : STD_LOGIC;
  signal \To_reg_n_0_[5]\ : STD_LOGIC;
  signal \To_reg_n_0_[6]\ : STD_LOGIC;
  signal \To_reg_n_0_[7]\ : STD_LOGIC;
  signal \loop_o[0]_19\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]__0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_To_reg[55]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_To_reg[55]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 ";
begin
  \To_reg[8]_1\(8 downto 0) <= \^to_reg[8]_1\(8 downto 0);
\T2H_reg_reg[0][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(0),
      Q => \T2H_reg_reg[0][0]_srl3_n_0\
    );
\T2H_reg_reg[0][10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][10]_0\,
      Q => \T2H_reg_reg[0][10]_srl2_n_0\
    );
\T2H_reg_reg[0][11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][11]_0\,
      Q => \T2H_reg_reg[0][11]_srl2_n_0\
    );
\T2H_reg_reg[0][12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][12]_0\,
      Q => \T2H_reg_reg[0][12]_srl2_n_0\
    );
\T2H_reg_reg[0][13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][13]_0\,
      Q => \T2H_reg_reg[0][13]_srl2_n_0\
    );
\T2H_reg_reg[0][14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][14]_0\,
      Q => \T2H_reg_reg[0][14]_srl2_n_0\
    );
\T2H_reg_reg[0][15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][15]_0\,
      Q => \T2H_reg_reg[0][15]_srl2_n_0\
    );
\T2H_reg_reg[0][16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][16]_0\,
      Q => \T2H_reg_reg[0][16]_srl2_n_0\
    );
\T2H_reg_reg[0][17]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][17]_0\,
      Q => \T2H_reg_reg[0][17]_srl2_n_0\
    );
\T2H_reg_reg[0][18]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][18]_0\,
      Q => \T2H_reg_reg[0][18]_srl2_n_0\
    );
\T2H_reg_reg[0][19]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][19]_0\,
      Q => \T2H_reg_reg[0][19]_srl2_n_0\
    );
\T2H_reg_reg[0][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(1),
      Q => \T2H_reg_reg[0][1]_srl3_n_0\
    );
\T2H_reg_reg[0][20]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][20]_0\,
      Q => \T2H_reg_reg[0][20]_srl2_n_0\
    );
\T2H_reg_reg[0][21]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][21]_0\,
      Q => \T2H_reg_reg[0][21]_srl2_n_0\
    );
\T2H_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \T2H_reg_reg[0]_18\(22),
      R => '0'
    );
\T2H_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \T2H_reg_reg[0]_18\(23),
      R => '0'
    );
\T2H_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \T2H_reg_reg[0]_18\(24),
      R => '0'
    );
\T2H_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \T2H_reg_reg[0]_18\(25),
      R => '0'
    );
\T2H_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \T2H_reg_reg[0]_18\(26),
      R => '0'
    );
\T2H_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \T2H_reg_reg[0]_18\(27),
      R => '0'
    );
\T2H_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \T2H_reg_reg[0]_18\(28),
      R => '0'
    );
\T2H_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \T2H_reg_reg[0]_18\(29),
      R => '0'
    );
\T2H_reg_reg[0][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(2),
      Q => \T2H_reg_reg[0][2]_srl3_n_0\
    );
\T2H_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \T2H_reg_reg[0]_18\(30),
      R => '0'
    );
\T2H_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \T2H_reg_reg[0]_18\(31),
      R => '0'
    );
\T2H_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \T2H_reg_reg[0]_18\(32),
      R => '0'
    );
\T2H_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \T2H_reg_reg[0]_18\(33),
      R => '0'
    );
\T2H_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \T2H_reg_reg[0]_18\(34),
      R => '0'
    );
\T2H_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \T2H_reg_reg[0]_18\(35),
      R => '0'
    );
\T2H_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \T2H_reg_reg[0]_18\(36),
      R => '0'
    );
\T2H_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \T2H_reg_reg[0]_18\(37),
      R => '0'
    );
\T2H_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \T2H_reg_reg[0]_18\(38),
      R => '0'
    );
\T2H_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \T2H_reg_reg[0]_18\(39),
      R => '0'
    );
\T2H_reg_reg[0][3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(3),
      Q => \T2H_reg_reg[0][3]_srl3_n_0\
    );
\T2H_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \T2H_reg_reg[0]_18\(40),
      R => '0'
    );
\T2H_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \T2H_reg_reg[0]_18\(41),
      R => '0'
    );
\T2H_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \T2H_reg_reg[0]_18\(42),
      R => '0'
    );
\T2H_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \T2H_reg_reg[0]_18\(43),
      R => '0'
    );
\T2H_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \T2H_reg_reg[0]_18\(44),
      R => '0'
    );
\T2H_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \T2H_reg_reg[0]_18\(45),
      R => '0'
    );
\T2H_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \T2H_reg_reg[0]_18\(46),
      R => '0'
    );
\T2H_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \T2H_reg_reg[0]_18\(47),
      R => '0'
    );
\T2H_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \T2H_reg_reg[0]_18\(48),
      R => '0'
    );
\T2H_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \T2H_reg_reg[0]_18\(49),
      R => '0'
    );
\T2H_reg_reg[0][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(4),
      Q => \T2H_reg_reg[0][4]_srl3_n_0\
    );
\T2H_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \T2H_reg_reg[0]_18\(50),
      R => '0'
    );
\T2H_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \T2H_reg_reg[0]_18\(51),
      R => '0'
    );
\T2H_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \T2H_reg_reg[0]_18\(52),
      R => '0'
    );
\T2H_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \T2H_reg_reg[0]_18\(53),
      R => '0'
    );
\T2H_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(32),
      Q => \T2H_reg_reg[0]_18\(54),
      R => '0'
    );
\T2H_reg_reg[0][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(5),
      Q => \T2H_reg_reg[0][5]_srl3_n_0\
    );
\T2H_reg_reg[0][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(6),
      Q => \T2H_reg_reg[0][6]_srl3_n_0\
    );
\T2H_reg_reg[0][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(7),
      Q => \T2H_reg_reg[0][7]_srl3_n_0\
    );
\T2H_reg_reg[0][8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][8]_0\,
      Q => \T2H_reg_reg[0][8]_srl2_n_0\
    );
\T2H_reg_reg[0][9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][9]_0\,
      Q => \T2H_reg_reg[0][9]_srl2_n_0\
    );
\T2H_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][0]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(0),
      R => '0'
    );
\T2H_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][10]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(10),
      R => '0'
    );
\T2H_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][11]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(11),
      R => '0'
    );
\T2H_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][12]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(12),
      R => '0'
    );
\T2H_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][13]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(13),
      R => '0'
    );
\T2H_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][14]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(14),
      R => '0'
    );
\T2H_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][15]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(15),
      R => '0'
    );
\T2H_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][16]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(16),
      R => '0'
    );
\T2H_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][17]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(17),
      R => '0'
    );
\T2H_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][18]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(18),
      R => '0'
    );
\T2H_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][19]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(19),
      R => '0'
    );
\T2H_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][1]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(1),
      R => '0'
    );
\T2H_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][20]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(20),
      R => '0'
    );
\T2H_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][21]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(21),
      R => '0'
    );
\T2H_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(22),
      Q => \T2H_reg_reg[1]_1\(22),
      R => '0'
    );
\T2H_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(23),
      Q => \T2H_reg_reg[1]_1\(23),
      R => '0'
    );
\T2H_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(24),
      Q => \T2H_reg_reg[1]_1\(24),
      R => '0'
    );
\T2H_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(25),
      Q => \T2H_reg_reg[1]_1\(25),
      R => '0'
    );
\T2H_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(26),
      Q => \T2H_reg_reg[1]_1\(26),
      R => '0'
    );
\T2H_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(27),
      Q => \T2H_reg_reg[1]_1\(27),
      R => '0'
    );
\T2H_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(28),
      Q => \T2H_reg_reg[1]_1\(28),
      R => '0'
    );
\T2H_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(29),
      Q => \T2H_reg_reg[1]_1\(29),
      R => '0'
    );
\T2H_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][2]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(2),
      R => '0'
    );
\T2H_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(30),
      Q => \T2H_reg_reg[1]_1\(30),
      R => '0'
    );
\T2H_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(31),
      Q => \T2H_reg_reg[1]_1\(31),
      R => '0'
    );
\T2H_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(32),
      Q => \T2H_reg_reg[1]_1\(32),
      R => '0'
    );
\T2H_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(33),
      Q => \T2H_reg_reg[1]_1\(33),
      R => '0'
    );
\T2H_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(34),
      Q => \T2H_reg_reg[1]_1\(34),
      R => '0'
    );
\T2H_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(35),
      Q => \T2H_reg_reg[1]_1\(35),
      R => '0'
    );
\T2H_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(36),
      Q => \T2H_reg_reg[1]_1\(36),
      R => '0'
    );
\T2H_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(37),
      Q => \T2H_reg_reg[1]_1\(37),
      R => '0'
    );
\T2H_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(38),
      Q => \T2H_reg_reg[1]_1\(38),
      R => '0'
    );
\T2H_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(39),
      Q => \T2H_reg_reg[1]_1\(39),
      R => '0'
    );
\T2H_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][3]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(3),
      R => '0'
    );
\T2H_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(40),
      Q => \T2H_reg_reg[1]_1\(40),
      R => '0'
    );
\T2H_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(41),
      Q => \T2H_reg_reg[1]_1\(41),
      R => '0'
    );
\T2H_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(42),
      Q => \T2H_reg_reg[1]_1\(42),
      R => '0'
    );
\T2H_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(43),
      Q => \T2H_reg_reg[1]_1\(43),
      R => '0'
    );
\T2H_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(44),
      Q => \T2H_reg_reg[1]_1\(44),
      R => '0'
    );
\T2H_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(45),
      Q => \T2H_reg_reg[1]_1\(45),
      R => '0'
    );
\T2H_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(46),
      Q => \T2H_reg_reg[1]_1\(46),
      R => '0'
    );
\T2H_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(47),
      Q => \T2H_reg_reg[1]_1\(47),
      R => '0'
    );
\T2H_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(48),
      Q => \T2H_reg_reg[1]_1\(48),
      R => '0'
    );
\T2H_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(49),
      Q => \T2H_reg_reg[1]_1\(49),
      R => '0'
    );
\T2H_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][4]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(4),
      R => '0'
    );
\T2H_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(50),
      Q => \T2H_reg_reg[1]_1\(50),
      R => '0'
    );
\T2H_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(51),
      Q => \T2H_reg_reg[1]_1\(51),
      R => '0'
    );
\T2H_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(52),
      Q => \T2H_reg_reg[1]_1\(52),
      R => '0'
    );
\T2H_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(53),
      Q => \T2H_reg_reg[1]_1\(53),
      R => '0'
    );
\T2H_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_18\(54),
      Q => \T2H_reg_reg[1]_1\(54),
      R => '0'
    );
\T2H_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][5]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(5),
      R => '0'
    );
\T2H_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][6]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(6),
      R => '0'
    );
\T2H_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][7]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_1\(7),
      R => '0'
    );
\T2H_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][8]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(8),
      R => '0'
    );
\T2H_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][9]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_1\(9),
      R => '0'
    );
\To[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(11),
      I1 => \T2H_reg_reg[1]_1\(11),
      O => \To[11]_i_2_n_0\
    );
\To[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(10),
      I1 => \T2H_reg_reg[1]_1\(10),
      O => \To[11]_i_3_n_0\
    );
\To[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(9),
      I1 => \T2H_reg_reg[1]_1\(9),
      O => \To[11]_i_4_n_0\
    );
\To[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(8),
      I1 => \T2H_reg_reg[1]_1\(8),
      O => \To[11]_i_5_n_0\
    );
\To[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(15),
      I1 => \T2H_reg_reg[1]_1\(15),
      O => \To[15]_i_2_n_0\
    );
\To[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(14),
      I1 => \T2H_reg_reg[1]_1\(14),
      O => \To[15]_i_3_n_0\
    );
\To[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(13),
      I1 => \T2H_reg_reg[1]_1\(13),
      O => \To[15]_i_4_n_0\
    );
\To[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(12),
      I1 => \T2H_reg_reg[1]_1\(12),
      O => \To[15]_i_5_n_0\
    );
\To[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(19),
      I1 => \T2H_reg_reg[1]_1\(19),
      O => \To[19]_i_2_n_0\
    );
\To[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(18),
      I1 => \T2H_reg_reg[1]_1\(18),
      O => \To[19]_i_3_n_0\
    );
\To[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(17),
      I1 => \T2H_reg_reg[1]_1\(17),
      O => \To[19]_i_4_n_0\
    );
\To[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(16),
      I1 => \T2H_reg_reg[1]_1\(16),
      O => \To[19]_i_5_n_0\
    );
\To[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(23),
      I1 => \T2H_reg_reg[1]_1\(23),
      O => \To[23]_i_2_n_0\
    );
\To[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(22),
      I1 => \T2H_reg_reg[1]_1\(22),
      O => \To[23]_i_3_n_0\
    );
\To[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(21),
      I1 => \T2H_reg_reg[1]_1\(21),
      O => \To[23]_i_4_n_0\
    );
\To[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(20),
      I1 => \T2H_reg_reg[1]_1\(20),
      O => \To[23]_i_5_n_0\
    );
\To[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(27),
      I1 => \T2H_reg_reg[1]_1\(27),
      O => \To[27]_i_2_n_0\
    );
\To[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(26),
      I1 => \T2H_reg_reg[1]_1\(26),
      O => \To[27]_i_3_n_0\
    );
\To[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(25),
      I1 => \T2H_reg_reg[1]_1\(25),
      O => \To[27]_i_4_n_0\
    );
\To[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(24),
      I1 => \T2H_reg_reg[1]_1\(24),
      O => \To[27]_i_5_n_0\
    );
\To[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(31),
      I1 => \T2H_reg_reg[1]_1\(31),
      O => \To[31]_i_2_n_0\
    );
\To[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(30),
      I1 => \T2H_reg_reg[1]_1\(30),
      O => \To[31]_i_3_n_0\
    );
\To[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(29),
      I1 => \T2H_reg_reg[1]_1\(29),
      O => \To[31]_i_4_n_0\
    );
\To[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(28),
      I1 => \T2H_reg_reg[1]_1\(28),
      O => \To[31]_i_5_n_0\
    );
\To[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(32),
      I1 => \T2H_reg_reg[1]_1\(32),
      O => \To[35]_i_2_n_0\
    );
\To[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(3),
      I1 => \T2H_reg_reg[1]_1\(3),
      O => \To[3]_i_2_n_0\
    );
\To[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(2),
      I1 => \T2H_reg_reg[1]_1\(2),
      O => \To[3]_i_3_n_0\
    );
\To[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(1),
      I1 => \T2H_reg_reg[1]_1\(1),
      O => \To[3]_i_4_n_0\
    );
\To[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(0),
      I1 => \T2H_reg_reg[1]_1\(0),
      O => \To[3]_i_5_n_0\
    );
\To[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(7),
      I1 => \T2H_reg_reg[1]_1\(7),
      O => \To[7]_i_2_n_0\
    );
\To[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(6),
      I1 => \T2H_reg_reg[1]_1\(6),
      O => \To[7]_i_3_n_0\
    );
\To[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(5),
      I1 => \T2H_reg_reg[1]_1\(5),
      O => \To[7]_i_4_n_0\
    );
\To[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(4),
      I1 => \T2H_reg_reg[1]_1\(4),
      O => \To[7]_i_5_n_0\
    );
\To_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_7\,
      Q => \^to_reg[8]_1\(0),
      R => '0'
    );
\To_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_5\,
      Q => Q(1),
      R => '0'
    );
\To_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_4\,
      Q => Q(2),
      R => '0'
    );
\To_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[7]_i_1_n_0\,
      CO(3) => \To_reg[11]_i_1_n_0\,
      CO(2) => \To_reg[11]_i_1_n_1\,
      CO(1) => \To_reg[11]_i_1_n_2\,
      CO(0) => \To_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(11 downto 8),
      O(3) => \To_reg[11]_i_1_n_4\,
      O(2) => \To_reg[11]_i_1_n_5\,
      O(1) => \To_reg[11]_i_1_n_6\,
      O(0) => \To_reg[11]_i_1_n_7\,
      S(3) => \To[11]_i_2_n_0\,
      S(2) => \To[11]_i_3_n_0\,
      S(1) => \To[11]_i_4_n_0\,
      S(0) => \To[11]_i_5_n_0\
    );
\To_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_7\,
      Q => Q(3),
      R => '0'
    );
\To_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_6\,
      Q => Q(4),
      R => '0'
    );
\To_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_5\,
      Q => Q(5),
      R => '0'
    );
\To_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[15]_i_1_n_4\,
      Q => Q(6),
      R => '0'
    );
\To_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[11]_i_1_n_0\,
      CO(3) => \To_reg[15]_i_1_n_0\,
      CO(2) => \To_reg[15]_i_1_n_1\,
      CO(1) => \To_reg[15]_i_1_n_2\,
      CO(0) => \To_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(15 downto 12),
      O(3) => \To_reg[15]_i_1_n_4\,
      O(2) => \To_reg[15]_i_1_n_5\,
      O(1) => \To_reg[15]_i_1_n_6\,
      O(0) => \To_reg[15]_i_1_n_7\,
      S(3) => \To[15]_i_2_n_0\,
      S(2) => \To[15]_i_3_n_0\,
      S(1) => \To[15]_i_4_n_0\,
      S(0) => \To[15]_i_5_n_0\
    );
\To_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_7\,
      Q => Q(7),
      R => '0'
    );
\To_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_6\,
      Q => Q(8),
      R => '0'
    );
\To_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_5\,
      Q => Q(9),
      R => '0'
    );
\To_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[19]_i_1_n_4\,
      Q => Q(10),
      R => '0'
    );
\To_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[15]_i_1_n_0\,
      CO(3) => \To_reg[19]_i_1_n_0\,
      CO(2) => \To_reg[19]_i_1_n_1\,
      CO(1) => \To_reg[19]_i_1_n_2\,
      CO(0) => \To_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(19 downto 16),
      O(3) => \To_reg[19]_i_1_n_4\,
      O(2) => \To_reg[19]_i_1_n_5\,
      O(1) => \To_reg[19]_i_1_n_6\,
      O(0) => \To_reg[19]_i_1_n_7\,
      S(3) => \To[19]_i_2_n_0\,
      S(2) => \To[19]_i_3_n_0\,
      S(1) => \To[19]_i_4_n_0\,
      S(0) => \To[19]_i_5_n_0\
    );
\To_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_6\,
      Q => \To_reg_n_0_[1]\,
      R => '0'
    );
\To_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_7\,
      Q => Q(11),
      R => '0'
    );
\To_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_6\,
      Q => Q(12),
      R => '0'
    );
\To_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_5\,
      Q => Q(13),
      R => '0'
    );
\To_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[23]_i_1_n_4\,
      Q => Q(14),
      R => '0'
    );
\To_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[19]_i_1_n_0\,
      CO(3) => \To_reg[23]_i_1_n_0\,
      CO(2) => \To_reg[23]_i_1_n_1\,
      CO(1) => \To_reg[23]_i_1_n_2\,
      CO(0) => \To_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(23 downto 20),
      O(3) => \To_reg[23]_i_1_n_4\,
      O(2) => \To_reg[23]_i_1_n_5\,
      O(1) => \To_reg[23]_i_1_n_6\,
      O(0) => \To_reg[23]_i_1_n_7\,
      S(3) => \To[23]_i_2_n_0\,
      S(2) => \To[23]_i_3_n_0\,
      S(1) => \To[23]_i_4_n_0\,
      S(0) => \To[23]_i_5_n_0\
    );
\To_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_7\,
      Q => Q(15),
      R => '0'
    );
\To_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_6\,
      Q => Q(16),
      R => '0'
    );
\To_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_5\,
      Q => Q(17),
      R => '0'
    );
\To_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[27]_i_1_n_4\,
      Q => Q(18),
      R => '0'
    );
\To_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[23]_i_1_n_0\,
      CO(3) => \To_reg[27]_i_1_n_0\,
      CO(2) => \To_reg[27]_i_1_n_1\,
      CO(1) => \To_reg[27]_i_1_n_2\,
      CO(0) => \To_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(27 downto 24),
      O(3) => \To_reg[27]_i_1_n_4\,
      O(2) => \To_reg[27]_i_1_n_5\,
      O(1) => \To_reg[27]_i_1_n_6\,
      O(0) => \To_reg[27]_i_1_n_7\,
      S(3) => \To[27]_i_2_n_0\,
      S(2) => \To[27]_i_3_n_0\,
      S(1) => \To[27]_i_4_n_0\,
      S(0) => \To[27]_i_5_n_0\
    );
\To_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_7\,
      Q => Q(19),
      R => '0'
    );
\To_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_6\,
      Q => Q(20),
      R => '0'
    );
\To_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_5\,
      Q => \To_reg_n_0_[2]\,
      R => '0'
    );
\To_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_5\,
      Q => Q(21),
      R => '0'
    );
\To_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[31]_i_1_n_4\,
      Q => Q(22),
      R => '0'
    );
\To_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[27]_i_1_n_0\,
      CO(3) => \To_reg[31]_i_1_n_0\,
      CO(2) => \To_reg[31]_i_1_n_1\,
      CO(1) => \To_reg[31]_i_1_n_2\,
      CO(0) => \To_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(31 downto 28),
      O(3) => \To_reg[31]_i_1_n_4\,
      O(2) => \To_reg[31]_i_1_n_5\,
      O(1) => \To_reg[31]_i_1_n_6\,
      O(0) => \To_reg[31]_i_1_n_7\,
      S(3) => \To[31]_i_2_n_0\,
      S(2) => \To[31]_i_3_n_0\,
      S(1) => \To[31]_i_4_n_0\,
      S(0) => \To[31]_i_5_n_0\
    );
\To_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_7\,
      Q => Q(23),
      R => '0'
    );
\To_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_6\,
      Q => Q(24),
      R => '0'
    );
\To_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_5\,
      Q => Q(25),
      R => '0'
    );
\To_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[35]_i_1_n_4\,
      Q => Q(26),
      R => '0'
    );
\To_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[31]_i_1_n_0\,
      CO(3) => \To_reg[35]_i_1_n_0\,
      CO(2) => \To_reg[35]_i_1_n_1\,
      CO(1) => \To_reg[35]_i_1_n_2\,
      CO(0) => \To_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_delay_reg[0]__0\(32),
      O(3) => \To_reg[35]_i_1_n_4\,
      O(2) => \To_reg[35]_i_1_n_5\,
      O(1) => \To_reg[35]_i_1_n_6\,
      O(0) => \To_reg[35]_i_1_n_7\,
      S(3 downto 1) => \T2H_reg_reg[1]_1\(35 downto 33),
      S(0) => \To[35]_i_2_n_0\
    );
\To_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_7\,
      Q => Q(27),
      R => '0'
    );
\To_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_6\,
      Q => Q(28),
      R => '0'
    );
\To_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_5\,
      Q => Q(29),
      R => '0'
    );
\To_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[39]_i_1_n_4\,
      Q => Q(30),
      R => '0'
    );
\To_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[35]_i_1_n_0\,
      CO(3) => \To_reg[39]_i_1_n_0\,
      CO(2) => \To_reg[39]_i_1_n_1\,
      CO(1) => \To_reg[39]_i_1_n_2\,
      CO(0) => \To_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[39]_i_1_n_4\,
      O(2) => \To_reg[39]_i_1_n_5\,
      O(1) => \To_reg[39]_i_1_n_6\,
      O(0) => \To_reg[39]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_1\(39 downto 36)
    );
\To_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[3]_i_1_n_4\,
      Q => \To_reg_n_0_[3]\,
      R => '0'
    );
\To_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \To_reg[3]_i_1_n_0\,
      CO(2) => \To_reg[3]_i_1_n_1\,
      CO(1) => \To_reg[3]_i_1_n_2\,
      CO(0) => \To_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(3 downto 0),
      O(3) => \To_reg[3]_i_1_n_4\,
      O(2) => \To_reg[3]_i_1_n_5\,
      O(1) => \To_reg[3]_i_1_n_6\,
      O(0) => \To_reg[3]_i_1_n_7\,
      S(3) => \To[3]_i_2_n_0\,
      S(2) => \To[3]_i_3_n_0\,
      S(1) => \To[3]_i_4_n_0\,
      S(0) => \To[3]_i_5_n_0\
    );
\To_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_7\,
      Q => Q(31),
      R => '0'
    );
\To_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_6\,
      Q => Q(32),
      R => '0'
    );
\To_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_5\,
      Q => Q(33),
      R => '0'
    );
\To_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[43]_i_1_n_4\,
      Q => Q(34),
      R => '0'
    );
\To_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[39]_i_1_n_0\,
      CO(3) => \To_reg[43]_i_1_n_0\,
      CO(2) => \To_reg[43]_i_1_n_1\,
      CO(1) => \To_reg[43]_i_1_n_2\,
      CO(0) => \To_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[43]_i_1_n_4\,
      O(2) => \To_reg[43]_i_1_n_5\,
      O(1) => \To_reg[43]_i_1_n_6\,
      O(0) => \To_reg[43]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_1\(43 downto 40)
    );
\To_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_7\,
      Q => Q(35),
      R => '0'
    );
\To_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_6\,
      Q => Q(36),
      R => '0'
    );
\To_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_5\,
      Q => Q(37),
      R => '0'
    );
\To_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[47]_i_1_n_4\,
      Q => Q(38),
      R => '0'
    );
\To_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[43]_i_1_n_0\,
      CO(3) => \To_reg[47]_i_1_n_0\,
      CO(2) => \To_reg[47]_i_1_n_1\,
      CO(1) => \To_reg[47]_i_1_n_2\,
      CO(0) => \To_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[47]_i_1_n_4\,
      O(2) => \To_reg[47]_i_1_n_5\,
      O(1) => \To_reg[47]_i_1_n_6\,
      O(0) => \To_reg[47]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_1\(47 downto 44)
    );
\To_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_7\,
      Q => Q(39),
      R => '0'
    );
\To_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_6\,
      Q => Q(40),
      R => '0'
    );
\To_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_7\,
      Q => \To_reg_n_0_[4]\,
      R => '0'
    );
\To_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_5\,
      Q => Q(41),
      R => '0'
    );
\To_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[51]_i_1_n_4\,
      Q => Q(42),
      R => '0'
    );
\To_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[47]_i_1_n_0\,
      CO(3) => \To_reg[51]_i_1_n_0\,
      CO(2) => \To_reg[51]_i_1_n_1\,
      CO(1) => \To_reg[51]_i_1_n_2\,
      CO(0) => \To_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \To_reg[51]_i_1_n_4\,
      O(2) => \To_reg[51]_i_1_n_5\,
      O(1) => \To_reg[51]_i_1_n_6\,
      O(0) => \To_reg[51]_i_1_n_7\,
      S(3 downto 0) => \T2H_reg_reg[1]_1\(51 downto 48)
    );
\To_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_7\,
      Q => Q(43),
      R => '0'
    );
\To_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_6\,
      Q => Q(44),
      R => '0'
    );
\To_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_5\,
      Q => Q(45),
      R => '0'
    );
\To_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[55]_i_1_n_0\,
      Q => Q(46),
      R => '0'
    );
\To_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[51]_i_1_n_0\,
      CO(3) => \To_reg[55]_i_1_n_0\,
      CO(2) => \NLW_To_reg[55]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \To_reg[55]_i_1_n_2\,
      CO(0) => \To_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_To_reg[55]_i_1_O_UNCONNECTED\(3),
      O(2) => \To_reg[55]_i_1_n_5\,
      O(1) => \To_reg[55]_i_1_n_6\,
      O(0) => \To_reg[55]_i_1_n_7\,
      S(3) => '1',
      S(2 downto 0) => \T2H_reg_reg[1]_1\(54 downto 52)
    );
\To_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_6\,
      Q => \To_reg_n_0_[5]\,
      R => '0'
    );
\To_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_5\,
      Q => \To_reg_n_0_[6]\,
      R => '0'
    );
\To_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[7]_i_1_n_4\,
      Q => \To_reg_n_0_[7]\,
      R => '0'
    );
\To_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[3]_i_1_n_0\,
      CO(3) => \To_reg[7]_i_1_n_0\,
      CO(2) => \To_reg[7]_i_1_n_1\,
      CO(1) => \To_reg[7]_i_1_n_2\,
      CO(0) => \To_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(7 downto 4),
      O(3) => \To_reg[7]_i_1_n_4\,
      O(2) => \To_reg[7]_i_1_n_5\,
      O(1) => \To_reg[7]_i_1_n_6\,
      O(0) => \To_reg[7]_i_1_n_7\,
      S(3) => \To[7]_i_2_n_0\,
      S(2) => \To[7]_i_3_n_0\,
      S(1) => \To[7]_i_4_n_0\,
      S(0) => \To[7]_i_5_n_0\
    );
\To_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_7\,
      Q => \loop_o[0]_19\(8),
      R => '0'
    );
\To_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \To_reg[11]_i_1_n_6\,
      Q => Q(0),
      R => '0'
    );
\genblk1[0].imuu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58
     port map (
      B(8 downto 0) => B(8 downto 0),
      Q(8) => \loop_o[0]_19\(8),
      Q(7) => \To_reg_n_0_[7]\,
      Q(6) => \To_reg_n_0_[6]\,
      Q(5) => \To_reg_n_0_[5]\,
      Q(4) => \To_reg_n_0_[4]\,
      Q(3) => \To_reg_n_0_[3]\,
      Q(2) => \To_reg_n_0_[2]\,
      Q(1) => \To_reg_n_0_[1]\,
      Q(0) => \^to_reg[8]_1\(0),
      \To_reg[8]\ => \To_reg[8]_0\,
      \To_reg[8]_0\(7 downto 0) => \^to_reg[8]_1\(8 downto 1),
      clk => clk,
      \m_delay_reg[0]_0\(32 downto 0) => \m_delay_reg[0]__0\(32 downto 0),
      \m_delay_reg[0]_1\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7 is
  port (
    \To_reg[8]_0\ : out STD_LOGIC;
    \To_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \T2H_reg_reg[1][21]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]_0\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7 : entity is "wlmont_sub_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7 is
  signal \T2H_reg_reg[0][0]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][10]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][11]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][12]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][13]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][14]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][15]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][16]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][17]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][18]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][19]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][1]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][20]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][21]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][2]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][3]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][4]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][5]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][6]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][7]_srl3_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][8]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0][9]_srl2_n_0\ : STD_LOGIC;
  signal \T2H_reg_reg[0]_48\ : STD_LOGIC_VECTOR ( 54 downto 22 );
  signal \T2H_reg_reg[1]_3\ : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \To[11]_i_2_n_0\ : STD_LOGIC;
  signal \To[11]_i_3_n_0\ : STD_LOGIC;
  signal \To[11]_i_4_n_0\ : STD_LOGIC;
  signal \To[11]_i_5_n_0\ : STD_LOGIC;
  signal \To[15]_i_2_n_0\ : STD_LOGIC;
  signal \To[15]_i_3_n_0\ : STD_LOGIC;
  signal \To[15]_i_4_n_0\ : STD_LOGIC;
  signal \To[15]_i_5_n_0\ : STD_LOGIC;
  signal \To[19]_i_2_n_0\ : STD_LOGIC;
  signal \To[19]_i_3_n_0\ : STD_LOGIC;
  signal \To[19]_i_4_n_0\ : STD_LOGIC;
  signal \To[19]_i_5_n_0\ : STD_LOGIC;
  signal \To[23]_i_2_n_0\ : STD_LOGIC;
  signal \To[23]_i_3_n_0\ : STD_LOGIC;
  signal \To[23]_i_4_n_0\ : STD_LOGIC;
  signal \To[23]_i_5_n_0\ : STD_LOGIC;
  signal \To[27]_i_2_n_0\ : STD_LOGIC;
  signal \To[27]_i_3_n_0\ : STD_LOGIC;
  signal \To[27]_i_4_n_0\ : STD_LOGIC;
  signal \To[27]_i_5_n_0\ : STD_LOGIC;
  signal \To[31]_i_2_n_0\ : STD_LOGIC;
  signal \To[31]_i_3_n_0\ : STD_LOGIC;
  signal \To[31]_i_4_n_0\ : STD_LOGIC;
  signal \To[31]_i_5_n_0\ : STD_LOGIC;
  signal \To[35]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_2_n_0\ : STD_LOGIC;
  signal \To[3]_i_3_n_0\ : STD_LOGIC;
  signal \To[3]_i_4_n_0\ : STD_LOGIC;
  signal \To[3]_i_5_n_0\ : STD_LOGIC;
  signal \To[7]_i_2_n_0\ : STD_LOGIC;
  signal \To[7]_i_3_n_0\ : STD_LOGIC;
  signal \To[7]_i_4_n_0\ : STD_LOGIC;
  signal \To[7]_i_5_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \To_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^to_reg[8]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \To_reg_n_0_[1]\ : STD_LOGIC;
  signal \To_reg_n_0_[2]\ : STD_LOGIC;
  signal \To_reg_n_0_[3]\ : STD_LOGIC;
  signal \To_reg_n_0_[4]\ : STD_LOGIC;
  signal \To_reg_n_0_[5]\ : STD_LOGIC;
  signal \To_reg_n_0_[6]\ : STD_LOGIC;
  signal \To_reg_n_0_[7]\ : STD_LOGIC;
  signal \loop_o[0]_49\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \m_delay_reg[0]__0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \NLW_To_reg[55]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_To_reg[55]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \T2H_reg_reg[0][0]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][10]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][11]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][12]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][13]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][14]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][15]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][16]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][17]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][18]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][19]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][1]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][20]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][21]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][2]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][3]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][4]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][5]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][6]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][7]_srl3\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 ";
  attribute srl_bus_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][8]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 ";
  attribute srl_bus_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] ";
  attribute srl_name of \T2H_reg_reg[0][9]_srl2\ : label is "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 ";
begin
  \To_reg[8]_1\(8 downto 0) <= \^to_reg[8]_1\(8 downto 0);
\T2H_reg_reg[0][0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(0),
      Q => \T2H_reg_reg[0][0]_srl3_n_0\
    );
\T2H_reg_reg[0][10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][10]_0\,
      Q => \T2H_reg_reg[0][10]_srl2_n_0\
    );
\T2H_reg_reg[0][11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][11]_0\,
      Q => \T2H_reg_reg[0][11]_srl2_n_0\
    );
\T2H_reg_reg[0][12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][12]_0\,
      Q => \T2H_reg_reg[0][12]_srl2_n_0\
    );
\T2H_reg_reg[0][13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][13]_0\,
      Q => \T2H_reg_reg[0][13]_srl2_n_0\
    );
\T2H_reg_reg[0][14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][14]_0\,
      Q => \T2H_reg_reg[0][14]_srl2_n_0\
    );
\T2H_reg_reg[0][15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][15]_0\,
      Q => \T2H_reg_reg[0][15]_srl2_n_0\
    );
\T2H_reg_reg[0][16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][16]_0\,
      Q => \T2H_reg_reg[0][16]_srl2_n_0\
    );
\T2H_reg_reg[0][17]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][17]_0\,
      Q => \T2H_reg_reg[0][17]_srl2_n_0\
    );
\T2H_reg_reg[0][18]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][18]_0\,
      Q => \T2H_reg_reg[0][18]_srl2_n_0\
    );
\T2H_reg_reg[0][19]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][19]_0\,
      Q => \T2H_reg_reg[0][19]_srl2_n_0\
    );
\T2H_reg_reg[0][1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(1),
      Q => \T2H_reg_reg[0][1]_srl3_n_0\
    );
\T2H_reg_reg[0][20]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][20]_0\,
      Q => \T2H_reg_reg[0][20]_srl2_n_0\
    );
\T2H_reg_reg[0][21]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][21]_0\,
      Q => \T2H_reg_reg[0][21]_srl2_n_0\
    );
\T2H_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => \T2H_reg_reg[0]_48\(22),
      R => '0'
    );
\T2H_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => \T2H_reg_reg[0]_48\(23),
      R => '0'
    );
\T2H_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => \T2H_reg_reg[0]_48\(24),
      R => '0'
    );
\T2H_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => \T2H_reg_reg[0]_48\(25),
      R => '0'
    );
\T2H_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => \T2H_reg_reg[0]_48\(26),
      R => '0'
    );
\T2H_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => \T2H_reg_reg[0]_48\(27),
      R => '0'
    );
\T2H_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => \T2H_reg_reg[0]_48\(28),
      R => '0'
    );
\T2H_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => \T2H_reg_reg[0]_48\(29),
      R => '0'
    );
\T2H_reg_reg[0][2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(2),
      Q => \T2H_reg_reg[0][2]_srl3_n_0\
    );
\T2H_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => \T2H_reg_reg[0]_48\(30),
      R => '0'
    );
\T2H_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => \T2H_reg_reg[0]_48\(31),
      R => '0'
    );
\T2H_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => \T2H_reg_reg[0]_48\(32),
      R => '0'
    );
\T2H_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => \T2H_reg_reg[0]_48\(33),
      R => '0'
    );
\T2H_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => \T2H_reg_reg[0]_48\(34),
      R => '0'
    );
\T2H_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => \T2H_reg_reg[0]_48\(35),
      R => '0'
    );
\T2H_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => \T2H_reg_reg[0]_48\(36),
      R => '0'
    );
\T2H_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => \T2H_reg_reg[0]_48\(37),
      R => '0'
    );
\T2H_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => \T2H_reg_reg[0]_48\(38),
      R => '0'
    );
\T2H_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => \T2H_reg_reg[0]_48\(39),
      R => '0'
    );
\T2H_reg_reg[0][3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(3),
      Q => \T2H_reg_reg[0][3]_srl3_n_0\
    );
\T2H_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => \T2H_reg_reg[0]_48\(40),
      R => '0'
    );
\T2H_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => \T2H_reg_reg[0]_48\(41),
      R => '0'
    );
\T2H_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => \T2H_reg_reg[0]_48\(42),
      R => '0'
    );
\T2H_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => \T2H_reg_reg[0]_48\(43),
      R => '0'
    );
\T2H_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => \T2H_reg_reg[0]_48\(44),
      R => '0'
    );
\T2H_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => \T2H_reg_reg[0]_48\(45),
      R => '0'
    );
\T2H_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => \T2H_reg_reg[0]_48\(46),
      R => '0'
    );
\T2H_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(25),
      Q => \T2H_reg_reg[0]_48\(47),
      R => '0'
    );
\T2H_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(26),
      Q => \T2H_reg_reg[0]_48\(48),
      R => '0'
    );
\T2H_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(27),
      Q => \T2H_reg_reg[0]_48\(49),
      R => '0'
    );
\T2H_reg_reg[0][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(4),
      Q => \T2H_reg_reg[0][4]_srl3_n_0\
    );
\T2H_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(28),
      Q => \T2H_reg_reg[0]_48\(50),
      R => '0'
    );
\T2H_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(29),
      Q => \T2H_reg_reg[0]_48\(51),
      R => '0'
    );
\T2H_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(30),
      Q => \T2H_reg_reg[0]_48\(52),
      R => '0'
    );
\T2H_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(31),
      Q => \T2H_reg_reg[0]_48\(53),
      R => '0'
    );
\T2H_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => D(32),
      Q => \T2H_reg_reg[0]_48\(54),
      R => '0'
    );
\T2H_reg_reg[0][5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(5),
      Q => \T2H_reg_reg[0][5]_srl3_n_0\
    );
\T2H_reg_reg[0][6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(6),
      Q => \T2H_reg_reg[0][6]_srl3_n_0\
    );
\T2H_reg_reg[0][7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => P(7),
      Q => \T2H_reg_reg[0][7]_srl3_n_0\
    );
\T2H_reg_reg[0][8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][8]_0\,
      Q => \T2H_reg_reg[0][8]_srl2_n_0\
    );
\T2H_reg_reg[0][9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \T2H_reg_reg[1][9]_0\,
      Q => \T2H_reg_reg[0][9]_srl2_n_0\
    );
\T2H_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][0]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(0),
      R => '0'
    );
\T2H_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][10]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(10),
      R => '0'
    );
\T2H_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][11]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(11),
      R => '0'
    );
\T2H_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][12]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(12),
      R => '0'
    );
\T2H_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][13]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(13),
      R => '0'
    );
\T2H_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][14]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(14),
      R => '0'
    );
\T2H_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][15]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(15),
      R => '0'
    );
\T2H_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][16]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(16),
      R => '0'
    );
\T2H_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][17]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(17),
      R => '0'
    );
\T2H_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][18]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(18),
      R => '0'
    );
\T2H_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][19]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(19),
      R => '0'
    );
\T2H_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][1]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(1),
      R => '0'
    );
\T2H_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][20]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(20),
      R => '0'
    );
\T2H_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][21]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(21),
      R => '0'
    );
\T2H_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(22),
      Q => \T2H_reg_reg[1]_3\(22),
      R => '0'
    );
\T2H_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(23),
      Q => \T2H_reg_reg[1]_3\(23),
      R => '0'
    );
\T2H_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(24),
      Q => \T2H_reg_reg[1]_3\(24),
      R => '0'
    );
\T2H_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(25),
      Q => \T2H_reg_reg[1]_3\(25),
      R => '0'
    );
\T2H_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(26),
      Q => \T2H_reg_reg[1]_3\(26),
      R => '0'
    );
\T2H_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(27),
      Q => \T2H_reg_reg[1]_3\(27),
      R => '0'
    );
\T2H_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(28),
      Q => \T2H_reg_reg[1]_3\(28),
      R => '0'
    );
\T2H_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(29),
      Q => \T2H_reg_reg[1]_3\(29),
      R => '0'
    );
\T2H_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][2]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(2),
      R => '0'
    );
\T2H_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(30),
      Q => \T2H_reg_reg[1]_3\(30),
      R => '0'
    );
\T2H_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(31),
      Q => \T2H_reg_reg[1]_3\(31),
      R => '0'
    );
\T2H_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(32),
      Q => \T2H_reg_reg[1]_3\(32),
      R => '0'
    );
\T2H_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(33),
      Q => \T2H_reg_reg[1]_3\(33),
      R => '0'
    );
\T2H_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(34),
      Q => \T2H_reg_reg[1]_3\(34),
      R => '0'
    );
\T2H_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(35),
      Q => \T2H_reg_reg[1]_3\(35),
      R => '0'
    );
\T2H_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(36),
      Q => \T2H_reg_reg[1]_3\(36),
      R => '0'
    );
\T2H_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(37),
      Q => \T2H_reg_reg[1]_3\(37),
      R => '0'
    );
\T2H_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(38),
      Q => \T2H_reg_reg[1]_3\(38),
      R => '0'
    );
\T2H_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(39),
      Q => \T2H_reg_reg[1]_3\(39),
      R => '0'
    );
\T2H_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][3]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(3),
      R => '0'
    );
\T2H_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(40),
      Q => \T2H_reg_reg[1]_3\(40),
      R => '0'
    );
\T2H_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(41),
      Q => \T2H_reg_reg[1]_3\(41),
      R => '0'
    );
\T2H_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(42),
      Q => \T2H_reg_reg[1]_3\(42),
      R => '0'
    );
\T2H_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(43),
      Q => \T2H_reg_reg[1]_3\(43),
      R => '0'
    );
\T2H_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(44),
      Q => \T2H_reg_reg[1]_3\(44),
      R => '0'
    );
\T2H_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(45),
      Q => \T2H_reg_reg[1]_3\(45),
      R => '0'
    );
\T2H_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(46),
      Q => \T2H_reg_reg[1]_3\(46),
      R => '0'
    );
\T2H_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(47),
      Q => \T2H_reg_reg[1]_3\(47),
      R => '0'
    );
\T2H_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(48),
      Q => \T2H_reg_reg[1]_3\(48),
      R => '0'
    );
\T2H_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(49),
      Q => \T2H_reg_reg[1]_3\(49),
      R => '0'
    );
\T2H_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][4]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(4),
      R => '0'
    );
\T2H_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(50),
      Q => \T2H_reg_reg[1]_3\(50),
      R => '0'
    );
\T2H_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(51),
      Q => \T2H_reg_reg[1]_3\(51),
      R => '0'
    );
\T2H_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(52),
      Q => \T2H_reg_reg[1]_3\(52),
      R => '0'
    );
\T2H_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(53),
      Q => \T2H_reg_reg[1]_3\(53),
      R => '0'
    );
\T2H_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0]_48\(54),
      Q => \T2H_reg_reg[1]_3\(54),
      R => '0'
    );
\T2H_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][5]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(5),
      R => '0'
    );
\T2H_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][6]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(6),
      R => '0'
    );
\T2H_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][7]_srl3_n_0\,
      Q => \T2H_reg_reg[1]_3\(7),
      R => '0'
    );
\T2H_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][8]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(8),
      R => '0'
    );
\T2H_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \T2H_reg_reg[0][9]_srl2_n_0\,
      Q => \T2H_reg_reg[1]_3\(9),
      R => '0'
    );
\To[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(11),
      I1 => \T2H_reg_reg[1]_3\(11),
      O => \To[11]_i_2_n_0\
    );
\To[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(10),
      I1 => \T2H_reg_reg[1]_3\(10),
      O => \To[11]_i_3_n_0\
    );
\To[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(9),
      I1 => \T2H_reg_reg[1]_3\(9),
      O => \To[11]_i_4_n_0\
    );
\To[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(8),
      I1 => \T2H_reg_reg[1]_3\(8),
      O => \To[11]_i_5_n_0\
    );
\To[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(15),
      I1 => \T2H_reg_reg[1]_3\(15),
      O => \To[15]_i_2_n_0\
    );
\To[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(14),
      I1 => \T2H_reg_reg[1]_3\(14),
      O => \To[15]_i_3_n_0\
    );
\To[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(13),
      I1 => \T2H_reg_reg[1]_3\(13),
      O => \To[15]_i_4_n_0\
    );
\To[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(12),
      I1 => \T2H_reg_reg[1]_3\(12),
      O => \To[15]_i_5_n_0\
    );
\To[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(19),
      I1 => \T2H_reg_reg[1]_3\(19),
      O => \To[19]_i_2_n_0\
    );
\To[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(18),
      I1 => \T2H_reg_reg[1]_3\(18),
      O => \To[19]_i_3_n_0\
    );
\To[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(17),
      I1 => \T2H_reg_reg[1]_3\(17),
      O => \To[19]_i_4_n_0\
    );
\To[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(16),
      I1 => \T2H_reg_reg[1]_3\(16),
      O => \To[19]_i_5_n_0\
    );
\To[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(23),
      I1 => \T2H_reg_reg[1]_3\(23),
      O => \To[23]_i_2_n_0\
    );
\To[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(22),
      I1 => \T2H_reg_reg[1]_3\(22),
      O => \To[23]_i_3_n_0\
    );
\To[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(21),
      I1 => \T2H_reg_reg[1]_3\(21),
      O => \To[23]_i_4_n_0\
    );
\To[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(20),
      I1 => \T2H_reg_reg[1]_3\(20),
      O => \To[23]_i_5_n_0\
    );
\To[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(27),
      I1 => \T2H_reg_reg[1]_3\(27),
      O => \To[27]_i_2_n_0\
    );
\To[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(26),
      I1 => \T2H_reg_reg[1]_3\(26),
      O => \To[27]_i_3_n_0\
    );
\To[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(25),
      I1 => \T2H_reg_reg[1]_3\(25),
      O => \To[27]_i_4_n_0\
    );
\To[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(24),
      I1 => \T2H_reg_reg[1]_3\(24),
      O => \To[27]_i_5_n_0\
    );
\To[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(31),
      I1 => \T2H_reg_reg[1]_3\(31),
      O => \To[31]_i_2_n_0\
    );
\To[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(30),
      I1 => \T2H_reg_reg[1]_3\(30),
      O => \To[31]_i_3_n_0\
    );
\To[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(29),
      I1 => \T2H_reg_reg[1]_3\(29),
      O => \To[31]_i_4_n_0\
    );
\To[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(28),
      I1 => \T2H_reg_reg[1]_3\(28),
      O => \To[31]_i_5_n_0\
    );
\To[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(32),
      I1 => \T2H_reg_reg[1]_3\(32),
      O => \To[35]_i_2_n_0\
    );
\To[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(3),
      I1 => \T2H_reg_reg[1]_3\(3),
      O => \To[3]_i_2_n_0\
    );
\To[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(2),
      I1 => \T2H_reg_reg[1]_3\(2),
      O => \To[3]_i_3_n_0\
    );
\To[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(1),
      I1 => \T2H_reg_reg[1]_3\(1),
      O => \To[3]_i_4_n_0\
    );
\To[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(0),
      I1 => \T2H_reg_reg[1]_3\(0),
      O => \To[3]_i_5_n_0\
    );
\To[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(7),
      I1 => \T2H_reg_reg[1]_3\(7),
      O => \To[7]_i_2_n_0\
    );
\To[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(6),
      I1 => \T2H_reg_reg[1]_3\(6),
      O => \To[7]_i_3_n_0\
    );
\To[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(5),
      I1 => \T2H_reg_reg[1]_3\(5),
      O => \To[7]_i_4_n_0\
    );
\To[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_delay_reg[0]__0\(4),
      I1 => \T2H_reg_reg[1]_3\(4),
      O => \To[7]_i_5_n_0\
    );
\To_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \^to_reg[8]_1\(0),
      R => '0'
    );
\To_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(10),
      Q => Q(1),
      R => '0'
    );
\To_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(11),
      Q => Q(2),
      R => '0'
    );
\To_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[7]_i_1_n_0\,
      CO(3) => \To_reg[11]_i_1_n_0\,
      CO(2) => \To_reg[11]_i_1_n_1\,
      CO(1) => \To_reg[11]_i_1_n_2\,
      CO(0) => \To_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \To[11]_i_2_n_0\,
      S(2) => \To[11]_i_3_n_0\,
      S(1) => \To[11]_i_4_n_0\,
      S(0) => \To[11]_i_5_n_0\
    );
\To_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(12),
      Q => Q(3),
      R => '0'
    );
\To_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(13),
      Q => Q(4),
      R => '0'
    );
\To_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(14),
      Q => Q(5),
      R => '0'
    );
\To_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(15),
      Q => Q(6),
      R => '0'
    );
\To_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[11]_i_1_n_0\,
      CO(3) => \To_reg[15]_i_1_n_0\,
      CO(2) => \To_reg[15]_i_1_n_1\,
      CO(1) => \To_reg[15]_i_1_n_2\,
      CO(0) => \To_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \To[15]_i_2_n_0\,
      S(2) => \To[15]_i_3_n_0\,
      S(1) => \To[15]_i_4_n_0\,
      S(0) => \To[15]_i_5_n_0\
    );
\To_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(16),
      Q => Q(7),
      R => '0'
    );
\To_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(17),
      Q => Q(8),
      R => '0'
    );
\To_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(18),
      Q => Q(9),
      R => '0'
    );
\To_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(19),
      Q => Q(10),
      R => '0'
    );
\To_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[15]_i_1_n_0\,
      CO(3) => \To_reg[19]_i_1_n_0\,
      CO(2) => \To_reg[19]_i_1_n_1\,
      CO(1) => \To_reg[19]_i_1_n_2\,
      CO(0) => \To_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \To[19]_i_2_n_0\,
      S(2) => \To[19]_i_3_n_0\,
      S(1) => \To[19]_i_4_n_0\,
      S(0) => \To[19]_i_5_n_0\
    );
\To_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \To_reg_n_0_[1]\,
      R => '0'
    );
\To_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(20),
      Q => Q(11),
      R => '0'
    );
\To_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(21),
      Q => Q(12),
      R => '0'
    );
\To_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(22),
      Q => Q(13),
      R => '0'
    );
\To_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(23),
      Q => Q(14),
      R => '0'
    );
\To_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[19]_i_1_n_0\,
      CO(3) => \To_reg[23]_i_1_n_0\,
      CO(2) => \To_reg[23]_i_1_n_1\,
      CO(1) => \To_reg[23]_i_1_n_2\,
      CO(0) => \To_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \To[23]_i_2_n_0\,
      S(2) => \To[23]_i_3_n_0\,
      S(1) => \To[23]_i_4_n_0\,
      S(0) => \To[23]_i_5_n_0\
    );
\To_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(24),
      Q => Q(15),
      R => '0'
    );
\To_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(25),
      Q => Q(16),
      R => '0'
    );
\To_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(26),
      Q => Q(17),
      R => '0'
    );
\To_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(27),
      Q => Q(18),
      R => '0'
    );
\To_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[23]_i_1_n_0\,
      CO(3) => \To_reg[27]_i_1_n_0\,
      CO(2) => \To_reg[27]_i_1_n_1\,
      CO(1) => \To_reg[27]_i_1_n_2\,
      CO(0) => \To_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \To[27]_i_2_n_0\,
      S(2) => \To[27]_i_3_n_0\,
      S(1) => \To[27]_i_4_n_0\,
      S(0) => \To[27]_i_5_n_0\
    );
\To_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(28),
      Q => Q(19),
      R => '0'
    );
\To_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(29),
      Q => Q(20),
      R => '0'
    );
\To_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \To_reg_n_0_[2]\,
      R => '0'
    );
\To_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(30),
      Q => Q(21),
      R => '0'
    );
\To_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => Q(22),
      R => '0'
    );
\To_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[27]_i_1_n_0\,
      CO(3) => \To_reg[31]_i_1_n_0\,
      CO(2) => \To_reg[31]_i_1_n_1\,
      CO(1) => \To_reg[31]_i_1_n_2\,
      CO(0) => \To_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \To[31]_i_2_n_0\,
      S(2) => \To[31]_i_3_n_0\,
      S(1) => \To[31]_i_4_n_0\,
      S(0) => \To[31]_i_5_n_0\
    );
\To_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(32),
      Q => Q(23),
      R => '0'
    );
\To_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(33),
      Q => Q(24),
      R => '0'
    );
\To_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(34),
      Q => Q(25),
      R => '0'
    );
\To_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(35),
      Q => Q(26),
      R => '0'
    );
\To_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[31]_i_1_n_0\,
      CO(3) => \To_reg[35]_i_1_n_0\,
      CO(2) => \To_reg[35]_i_1_n_1\,
      CO(1) => \To_reg[35]_i_1_n_2\,
      CO(0) => \To_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_delay_reg[0]__0\(32),
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3 downto 1) => \T2H_reg_reg[1]_3\(35 downto 33),
      S(0) => \To[35]_i_2_n_0\
    );
\To_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(36),
      Q => Q(27),
      R => '0'
    );
\To_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(37),
      Q => Q(28),
      R => '0'
    );
\To_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(38),
      Q => Q(29),
      R => '0'
    );
\To_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(39),
      Q => Q(30),
      R => '0'
    );
\To_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[35]_i_1_n_0\,
      CO(3) => \To_reg[39]_i_1_n_0\,
      CO(2) => \To_reg[39]_i_1_n_1\,
      CO(1) => \To_reg[39]_i_1_n_2\,
      CO(0) => \To_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3 downto 0) => \T2H_reg_reg[1]_3\(39 downto 36)
    );
\To_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \To_reg_n_0_[3]\,
      R => '0'
    );
\To_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \To_reg[3]_i_1_n_0\,
      CO(2) => \To_reg[3]_i_1_n_1\,
      CO(1) => \To_reg[3]_i_1_n_2\,
      CO(0) => \To_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \To[3]_i_2_n_0\,
      S(2) => \To[3]_i_3_n_0\,
      S(1) => \To[3]_i_4_n_0\,
      S(0) => \To[3]_i_5_n_0\
    );
\To_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(40),
      Q => Q(31),
      R => '0'
    );
\To_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(41),
      Q => Q(32),
      R => '0'
    );
\To_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(42),
      Q => Q(33),
      R => '0'
    );
\To_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(43),
      Q => Q(34),
      R => '0'
    );
\To_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[39]_i_1_n_0\,
      CO(3) => \To_reg[43]_i_1_n_0\,
      CO(2) => \To_reg[43]_i_1_n_1\,
      CO(1) => \To_reg[43]_i_1_n_2\,
      CO(0) => \To_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3 downto 0) => \T2H_reg_reg[1]_3\(43 downto 40)
    );
\To_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(44),
      Q => Q(35),
      R => '0'
    );
\To_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(45),
      Q => Q(36),
      R => '0'
    );
\To_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(46),
      Q => Q(37),
      R => '0'
    );
\To_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(47),
      Q => Q(38),
      R => '0'
    );
\To_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[43]_i_1_n_0\,
      CO(3) => \To_reg[47]_i_1_n_0\,
      CO(2) => \To_reg[47]_i_1_n_1\,
      CO(1) => \To_reg[47]_i_1_n_2\,
      CO(0) => \To_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3 downto 0) => \T2H_reg_reg[1]_3\(47 downto 44)
    );
\To_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(48),
      Q => Q(39),
      R => '0'
    );
\To_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(49),
      Q => Q(40),
      R => '0'
    );
\To_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \To_reg_n_0_[4]\,
      R => '0'
    );
\To_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(50),
      Q => Q(41),
      R => '0'
    );
\To_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(51),
      Q => Q(42),
      R => '0'
    );
\To_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[47]_i_1_n_0\,
      CO(3) => \To_reg[51]_i_1_n_0\,
      CO(2) => \To_reg[51]_i_1_n_1\,
      CO(1) => \To_reg[51]_i_1_n_2\,
      CO(0) => \To_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3 downto 0) => \T2H_reg_reg[1]_3\(51 downto 48)
    );
\To_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(52),
      Q => Q(43),
      R => '0'
    );
\To_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(53),
      Q => Q(44),
      R => '0'
    );
\To_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(54),
      Q => Q(45),
      R => '0'
    );
\To_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(55),
      Q => Q(46),
      R => '0'
    );
\To_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[51]_i_1_n_0\,
      CO(3) => p_0_in(55),
      CO(2) => \NLW_To_reg[55]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \To_reg[55]_i_1_n_2\,
      CO(0) => \To_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_To_reg[55]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(54 downto 52),
      S(3) => '1',
      S(2 downto 0) => \T2H_reg_reg[1]_3\(54 downto 52)
    );
\To_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \To_reg_n_0_[5]\,
      R => '0'
    );
\To_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => \To_reg_n_0_[6]\,
      R => '0'
    );
\To_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => \To_reg_n_0_[7]\,
      R => '0'
    );
\To_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \To_reg[3]_i_1_n_0\,
      CO(3) => \To_reg[7]_i_1_n_0\,
      CO(2) => \To_reg[7]_i_1_n_1\,
      CO(1) => \To_reg[7]_i_1_n_2\,
      CO(0) => \To_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \m_delay_reg[0]__0\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \To[7]_i_2_n_0\,
      S(2) => \To[7]_i_3_n_0\,
      S(1) => \To[7]_i_4_n_0\,
      S(0) => \To[7]_i_5_n_0\
    );
\To_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => \loop_o[0]_49\(8),
      R => '0'
    );
\To_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => Q(0),
      R => '0'
    );
\genblk1[0].imuu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14
     port map (
      B(8 downto 0) => B(8 downto 0),
      Q(8) => \loop_o[0]_49\(8),
      Q(7) => \To_reg_n_0_[7]\,
      Q(6) => \To_reg_n_0_[6]\,
      Q(5) => \To_reg_n_0_[5]\,
      Q(4) => \To_reg_n_0_[4]\,
      Q(3) => \To_reg_n_0_[3]\,
      Q(2) => \To_reg_n_0_[2]\,
      Q(1) => \To_reg_n_0_[1]\,
      Q(0) => \^to_reg[8]_1\(0),
      \To_reg[8]\ => \To_reg[8]_0\,
      \To_reg[8]_0\(7 downto 0) => \^to_reg[8]_1\(8 downto 1),
      clk => clk,
      \m_delay_reg[0]_0\(32 downto 0) => \m_delay_reg[0]__0\(32 downto 0),
      \m_delay_reg[0]_1\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0\
     port map (
      B(7 downto 0) => B(7 downto 0),
      P(39 downto 0) => P(39 downto 0),
      Q(46 downto 0) => Q(46 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\ => \m_delay_reg[0]_0\,
      \m_delay_reg[0]_2\(8 downto 0) => \m_delay_reg[0]_1\(8 downto 0),
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37\
     port map (
      B(7 downto 0) => B(7 downto 0),
      P(39 downto 0) => P(39 downto 0),
      Q(46 downto 0) => Q(46 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\ => \m_delay_reg[0]_0\,
      \m_delay_reg[0]_2\(8 downto 0) => \m_delay_reg[0]_1\(8 downto 0),
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57\
     port map (
      B(7 downto 0) => B(7 downto 0),
      P(39 downto 0) => P(39 downto 0),
      Q(46 downto 0) => Q(46 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\ => \m_delay_reg[0]_0\,
      \m_delay_reg[0]_2\(8 downto 0) => \m_delay_reg[0]_1\(8 downto 0),
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8\ is
  port (
    P : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \m_delay_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13\
     port map (
      B(7 downto 0) => B(7 downto 0),
      P(39 downto 0) => P(39 downto 0),
      Q(46 downto 0) => Q(46 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\ => \m_delay_reg[0]_0\,
      \m_delay_reg[0]_2\(8 downto 0) => \m_delay_reg[0]_1\(8 downto 0),
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\(7 downto 0) => \m_delay_reg[0]_0\(7 downto 0),
      \m_delay_reg[0]_2\ => \m_delay_reg[0]_1\,
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      \m_delay_reg[0]_4\(38 downto 0) => \m_delay_reg[0]_3\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\(7 downto 0) => \m_delay_reg[0]_0\(7 downto 0),
      \m_delay_reg[0]_2\ => \m_delay_reg[0]_1\,
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      \m_delay_reg[0]_4\(38 downto 0) => \m_delay_reg[0]_3\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\(7 downto 0) => \m_delay_reg[0]_0\(7 downto 0),
      \m_delay_reg[0]_2\ => \m_delay_reg[0]_1\,
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      \m_delay_reg[0]_4\(38 downto 0) => \m_delay_reg[0]_3\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC;
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_2\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_3\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      clk => clk,
      \m_delay_reg[0]_0\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_1\(7 downto 0) => \m_delay_reg[0]_0\(7 downto 0),
      \m_delay_reg[0]_2\ => \m_delay_reg[0]_1\,
      \m_delay_reg[0]_3\(22 downto 0) => \m_delay_reg[0]_2\(22 downto 0),
      \m_delay_reg[0]_4\(38 downto 0) => \m_delay_reg[0]_3\(38 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_7\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]_0\(3 downto 0) => \m_delay_reg[0]\(3 downto 0),
      \m_delay_reg[0]_1\(3 downto 0) => \m_delay_reg[0]_0\(3 downto 0),
      \m_delay_reg[0]_10\(30 downto 0) => \m_delay_reg[0]_9\(30 downto 0),
      \m_delay_reg[0]_2\(3 downto 0) => \m_delay_reg[0]_1\(3 downto 0),
      \m_delay_reg[0]_3\(3 downto 0) => \m_delay_reg[0]_2\(3 downto 0),
      \m_delay_reg[0]_4\(3 downto 0) => \m_delay_reg[0]_3\(3 downto 0),
      \m_delay_reg[0]_5\(3 downto 0) => \m_delay_reg[0]_4\(3 downto 0),
      \m_delay_reg[0]_6\(3 downto 0) => \m_delay_reg[0]_5\(3 downto 0),
      \m_delay_reg[0]_7\(0) => \m_delay_reg[0]_6\(0),
      \m_delay_reg[0]_8\ => \m_delay_reg[0]_7\,
      \m_delay_reg[0]_9\(22 downto 0) => \m_delay_reg[0]_8\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_7\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]_0\(3 downto 0) => \m_delay_reg[0]\(3 downto 0),
      \m_delay_reg[0]_1\(3 downto 0) => \m_delay_reg[0]_0\(3 downto 0),
      \m_delay_reg[0]_10\(30 downto 0) => \m_delay_reg[0]_9\(30 downto 0),
      \m_delay_reg[0]_2\(3 downto 0) => \m_delay_reg[0]_1\(3 downto 0),
      \m_delay_reg[0]_3\(3 downto 0) => \m_delay_reg[0]_2\(3 downto 0),
      \m_delay_reg[0]_4\(3 downto 0) => \m_delay_reg[0]_3\(3 downto 0),
      \m_delay_reg[0]_5\(3 downto 0) => \m_delay_reg[0]_4\(3 downto 0),
      \m_delay_reg[0]_6\(3 downto 0) => \m_delay_reg[0]_5\(3 downto 0),
      \m_delay_reg[0]_7\(0) => \m_delay_reg[0]_6\(0),
      \m_delay_reg[0]_8\ => \m_delay_reg[0]_7\,
      \m_delay_reg[0]_9\(22 downto 0) => \m_delay_reg[0]_8\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_7\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]_0\(3 downto 0) => \m_delay_reg[0]\(3 downto 0),
      \m_delay_reg[0]_1\(3 downto 0) => \m_delay_reg[0]_0\(3 downto 0),
      \m_delay_reg[0]_10\(30 downto 0) => \m_delay_reg[0]_9\(30 downto 0),
      \m_delay_reg[0]_2\(3 downto 0) => \m_delay_reg[0]_1\(3 downto 0),
      \m_delay_reg[0]_3\(3 downto 0) => \m_delay_reg[0]_2\(3 downto 0),
      \m_delay_reg[0]_4\(3 downto 0) => \m_delay_reg[0]_3\(3 downto 0),
      \m_delay_reg[0]_5\(3 downto 0) => \m_delay_reg[0]_4\(3 downto 0),
      \m_delay_reg[0]_6\(3 downto 0) => \m_delay_reg[0]_5\(3 downto 0),
      \m_delay_reg[0]_7\(0) => \m_delay_reg[0]_6\(0),
      \m_delay_reg[0]_8\ => \m_delay_reg[0]_7\,
      \m_delay_reg[0]_9\(22 downto 0) => \m_delay_reg[0]_8\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54\ is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_delay_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_delay_reg[0]_7\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_8\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \m_delay_reg[0]_9\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54\ : entity is "wlmont_sub_p0";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54\ is
begin
\genblk1[0].imuu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55\
     port map (
      B(8 downto 0) => B(8 downto 0),
      P(31 downto 0) => P(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]_0\(3 downto 0) => \m_delay_reg[0]\(3 downto 0),
      \m_delay_reg[0]_1\(3 downto 0) => \m_delay_reg[0]_0\(3 downto 0),
      \m_delay_reg[0]_10\(30 downto 0) => \m_delay_reg[0]_9\(30 downto 0),
      \m_delay_reg[0]_2\(3 downto 0) => \m_delay_reg[0]_1\(3 downto 0),
      \m_delay_reg[0]_3\(3 downto 0) => \m_delay_reg[0]_2\(3 downto 0),
      \m_delay_reg[0]_4\(3 downto 0) => \m_delay_reg[0]_3\(3 downto 0),
      \m_delay_reg[0]_5\(3 downto 0) => \m_delay_reg[0]_4\(3 downto 0),
      \m_delay_reg[0]_6\(3 downto 0) => \m_delay_reg[0]_5\(3 downto 0),
      \m_delay_reg[0]_7\(0) => \m_delay_reg[0]_6\(0),
      \m_delay_reg[0]_8\ => \m_delay_reg[0]_7\,
      \m_delay_reg[0]_9\(22 downto 0) => \m_delay_reg[0]_8\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    w : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    forward_reg_reg_rep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \omega_c_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    forward_reg : in STD_LOGIC;
    \bf_c[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ntt_opcode : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]_0\ : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bf_c[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_i_reg[0]\ : in STD_LOGIC;
    rom_base_addr_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_2\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[1].genblk1[0].p_product_reg[2]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_3\ : in STD_LOGIC;
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR is
  signal \genblk1[0].tw_gen_pe_n_32\ : STD_LOGIC;
  signal \genblk1[0].tw_gen_pe_n_34\ : STD_LOGIC;
  signal tmp_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tw_out_internal_DN1 : STD_LOGIC;
  signal update_mult_adv : STD_LOGIC;
begin
\genblk1[0].tw_gen_pe\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule
     port map (
      B(31 downto 0) => B(31 downto 0),
      Q(6 downto 0) => tmp_i(6 downto 0),
      \bf_c[0]\(31 downto 0) => \bf_c[0]\(31 downto 0),
      clk => clk,
      forward_reg => forward_reg,
      forward_reg_reg_rep(31 downto 0) => forward_reg_reg_rep(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]\(31 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]\(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]_0\ => \genblk3[0].genblk1[1].p_product_reg[1]_0\,
      \genblk3[0].genblk1[1].p_product_reg[1]_1\ => \genblk3[0].genblk1[1].p_product_reg[1]_3\,
      \genblk3[0].genblk1[1].p_product_reg[1]_2\(31 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_4\(31 downto 0),
      \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0) => \genblk3[1].genblk1[0].p_product_reg[2]_0\(31 downto 0),
      \i_i_reg[1]_0\ => \genblk1[0].tw_gen_pe_n_32\,
      \i_i_reg[5]_0\ => \genblk1[0].tw_gen_pe_n_34\,
      ntt_opcode => ntt_opcode,
      rom_base_addr_reg(6 downto 0) => rom_base_addr_reg(6 downto 0),
      \tmp_i_reg[0]_0\ => \s_i_reg[0]\,
      tw_out_internal_DN1 => tw_out_internal_DN1,
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_internal_DP_reg[31]_1\(31 downto 0),
      update_mult_adv => update_mult_adv,
      w(31 downto 0) => w(31 downto 0)
    );
\genblk1[1].tw_gen_pe\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0\
     port map (
      A(31 downto 0) => A(31 downto 0),
      D(0) => D(0),
      Q(0) => Q(0),
      \bf_c[1]\(31 downto 0) => \bf_c[1]\(31 downto 0),
      clk => clk,
      forward_reg => forward_reg,
      \genblk3[0].genblk1[1].p_product_reg[1]\(31 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_1\(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]_0\ => \genblk3[0].genblk1[1].p_product_reg[1]_2\,
      \genblk3[0].genblk1[1].p_product_reg[1]_1\(31 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_5\(31 downto 0),
      \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0) => \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0),
      ntt_opcode => ntt_opcode,
      \omega_c_reg[31]_0\(31 downto 0) => \omega_c_reg[31]\(31 downto 0),
      rom_base_addr_reg(5 downto 0) => rom_base_addr_reg(6 downto 1),
      \s_i_reg[0]_0\ => \s_i_reg[0]\,
      \shift_array_reg[0][0]\ => \genblk1[0].tw_gen_pe_n_34\,
      \tmp_i_reg[6]_0\(6 downto 0) => tmp_i(6 downto 0),
      tw_out_internal_DN1 => tw_out_internal_DN1,
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_internal_DP_reg[31]\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \tw_out_internal_DP_reg[31]_0\(31 downto 0),
      \tw_rom_addr_reg[0]_0\ => \genblk1[0].tw_gen_pe_n_32\,
      update_mult_adv => update_mult_adv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN is
  port (
    rom_base_addr_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \command_reg_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_rom_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_rom_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \omega_c_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \omega_c_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_i_reg[0]\ : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    \tw_rom_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tw_out_internal_DP_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN is
  signal \^command_reg_reg[7]\ : STD_LOGIC;
  signal \genblk1[0].tw_gen_pe_n_1\ : STD_LOGIC;
  signal \genblk1[0].tw_gen_pe_n_18\ : STD_LOGIC;
  signal i_i_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \i_i_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rom_base_addr_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal stage_done_initial : STD_LOGIC;
  signal tw_out_internal_DN1 : STD_LOGIC;
  signal tw_rom_addr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_mult_adv : STD_LOGIC;
begin
  \command_reg_reg[7]\ <= \^command_reg_reg[7]\;
  rom_base_addr_reg(6 downto 0) <= \^rom_base_addr_reg\(6 downto 0);
\genblk1[0].tw_gen_pe\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule
     port map (
      D(0) => \p_0_in__4\(0),
      E(0) => \genblk1[0].tw_gen_pe_n_1\,
      Q(6 downto 0) => Q(6 downto 0),
      SR(0) => \^command_reg_reg[7]\,
      clk => clk,
      dout_rom_reg(31 downto 0) => dout_rom_reg_0(31 downto 0),
      \i_i_reg[5]_0\(5 downto 1) => i_i_reg(5 downto 1),
      \i_i_reg[5]_0\(0) => \i_i_reg__0\(0),
      \i_i_reg[5]_1\(0) => \genblk1[0].tw_gen_pe_n_18\,
      ntt_opcode => ntt_opcode,
      \omega_c_reg[31]_0\(31 downto 0) => \omega_c_reg[31]\(31 downto 0),
      rom_base_addr_reg(5 downto 0) => \^rom_base_addr_reg\(6 downto 1),
      \rom_base_addr_reg_reg[0]_0\ => \^rom_base_addr_reg\(0),
      \rom_base_addr_reg_reg[0]_1\(0) => D(0),
      stage_done_initial => stage_done_initial,
      \tmp_i_reg[0]_0\ => \tmp_i_reg[0]\,
      tw_out_internal_DN1 => tw_out_internal_DN1,
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_internal_DP_reg[31]_0\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \tw_out_internal_DP_reg[31]_2\(31 downto 0),
      \tw_rom_addr_reg[0]_0\(0) => tw_rom_addr_reg(0),
      \tw_rom_addr_reg[0]_1\(0) => \tw_rom_addr_reg[0]\(0),
      update_mult_adv => update_mult_adv
    );
\genblk1[1].tw_gen_pe\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0\
     port map (
      D(0) => \p_0_in__4\(0),
      \DELAY_BLOCK[1].shift_array_reg[2][0]\(5 downto 1) => i_i_reg(5 downto 1),
      \DELAY_BLOCK[1].shift_array_reg[2][0]\(0) => \i_i_reg__0\(0),
      E(0) => \genblk1[0].tw_gen_pe_n_1\,
      Q(0) => tw_rom_addr_reg(0),
      SR(0) => \^command_reg_reg[7]\,
      clk => clk,
      dout_rom_reg_0(31 downto 0) => dout_rom_reg(31 downto 0),
      \omega_c_reg[31]_0\(31 downto 0) => \omega_c_reg[31]_0\(31 downto 0),
      rom_base_addr_reg(5 downto 0) => \^rom_base_addr_reg\(6 downto 1),
      stage_done_initial => stage_done_initial,
      tw_out_internal_DN1 => tw_out_internal_DN1,
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_internal_DP_reg[31]\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \tw_out_internal_DP_reg[31]_1\(31 downto 0),
      \tw_rom_addr_reg[6]_0\(0) => \genblk1[0].tw_gen_pe_n_18\,
      update_mult_adv => update_mult_adv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2 is
begin
csatu: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0\
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16 : entity is "csa_tree_3to2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16 is
begin
csatu: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17\
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40 : entity is "csa_tree_3to2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40 is
begin
csatu: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41\
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60 : entity is "csa_tree_3to2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60 is
begin
csatu: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61\
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0 is
  signal \B[0]_i_1_n_0\ : STD_LOGIC;
  signal \B[10]_i_1_n_0\ : STD_LOGIC;
  signal \B[11]_i_1_n_0\ : STD_LOGIC;
  signal \B[12]_i_1_n_0\ : STD_LOGIC;
  signal \B[13]_i_1_n_0\ : STD_LOGIC;
  signal \B[14]_i_1_n_0\ : STD_LOGIC;
  signal \B[15]_i_1_n_0\ : STD_LOGIC;
  signal \B[16]_i_1_n_0\ : STD_LOGIC;
  signal \B[17]_i_1_n_0\ : STD_LOGIC;
  signal \B[18]_i_1_n_0\ : STD_LOGIC;
  signal \B[19]_i_1_n_0\ : STD_LOGIC;
  signal \B[1]_i_1_n_0\ : STD_LOGIC;
  signal \B[20]_i_1_n_0\ : STD_LOGIC;
  signal \B[21]_i_1_n_0\ : STD_LOGIC;
  signal \B[22]_i_1_n_0\ : STD_LOGIC;
  signal \B[23]_i_1_n_0\ : STD_LOGIC;
  signal \B[24]_i_1_n_0\ : STD_LOGIC;
  signal \B[25]_i_1_n_0\ : STD_LOGIC;
  signal \B[26]_i_1_n_0\ : STD_LOGIC;
  signal \B[27]_i_1_n_0\ : STD_LOGIC;
  signal \B[28]_i_1_n_0\ : STD_LOGIC;
  signal \B[29]_i_1_n_0\ : STD_LOGIC;
  signal \B[2]_i_1_n_0\ : STD_LOGIC;
  signal \B[30]_i_1_n_0\ : STD_LOGIC;
  signal \B[31]_i_1_n_0\ : STD_LOGIC;
  signal \B[3]_i_1_n_0\ : STD_LOGIC;
  signal \B[4]_i_1_n_0\ : STD_LOGIC;
  signal \B[5]_i_1_n_0\ : STD_LOGIC;
  signal \B[6]_i_1_n_0\ : STD_LOGIC;
  signal \B[7]_i_1_n_0\ : STD_LOGIC;
  signal \B[8]_i_1_n_0\ : STD_LOGIC;
  signal \B[9]_i_1_n_0\ : STD_LOGIC;
  signal B_q : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \B_q_carry__0_n_0\ : STD_LOGIC;
  signal \B_q_carry__0_n_1\ : STD_LOGIC;
  signal \B_q_carry__0_n_2\ : STD_LOGIC;
  signal \B_q_carry__0_n_3\ : STD_LOGIC;
  signal \B_q_carry__1_n_0\ : STD_LOGIC;
  signal \B_q_carry__1_n_1\ : STD_LOGIC;
  signal \B_q_carry__1_n_2\ : STD_LOGIC;
  signal \B_q_carry__1_n_3\ : STD_LOGIC;
  signal \B_q_carry__2_n_0\ : STD_LOGIC;
  signal \B_q_carry__2_n_1\ : STD_LOGIC;
  signal \B_q_carry__2_n_2\ : STD_LOGIC;
  signal \B_q_carry__2_n_3\ : STD_LOGIC;
  signal \B_q_carry__3_n_0\ : STD_LOGIC;
  signal \B_q_carry__3_n_1\ : STD_LOGIC;
  signal \B_q_carry__3_n_2\ : STD_LOGIC;
  signal \B_q_carry__3_n_3\ : STD_LOGIC;
  signal \B_q_carry__4_n_0\ : STD_LOGIC;
  signal \B_q_carry__4_n_1\ : STD_LOGIC;
  signal \B_q_carry__4_n_2\ : STD_LOGIC;
  signal \B_q_carry__4_n_3\ : STD_LOGIC;
  signal \B_q_carry__5_n_0\ : STD_LOGIC;
  signal \B_q_carry__5_n_1\ : STD_LOGIC;
  signal \B_q_carry__5_n_2\ : STD_LOGIC;
  signal \B_q_carry__5_n_3\ : STD_LOGIC;
  signal \B_q_carry__6_n_0\ : STD_LOGIC;
  signal \B_q_carry__6_n_1\ : STD_LOGIC;
  signal \B_q_carry__6_n_2\ : STD_LOGIC;
  signal \B_q_carry__6_n_3\ : STD_LOGIC;
  signal B_q_carry_n_0 : STD_LOGIC;
  signal B_q_carry_n_1 : STD_LOGIC;
  signal B_q_carry_n_2 : STD_LOGIC;
  signal B_q_carry_n_3 : STD_LOGIC;
  signal T2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \genblk1[0].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_57\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_58\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_59\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_60\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_61\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_62\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_63\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_64\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_9\ : STD_LOGIC;
  signal \NLW_B_q_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_q_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B[0]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \B[10]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \B[11]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \B[12]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \B[13]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \B[14]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \B[15]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \B[16]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \B[17]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \B[18]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \B[19]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \B[1]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \B[20]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \B[21]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \B[22]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \B[23]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \B[24]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \B[25]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \B[26]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \B[27]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \B[28]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \B[29]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \B[2]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \B[30]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \B[31]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \B[3]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \B[4]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \B[5]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \B[6]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \B[7]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \B[8]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \B[9]_i_1\ : label is "soft_lutpair375";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of B_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__7\ : label is 35;
begin
\B[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_31\,
      I1 => B_q(32),
      I2 => B_q(0),
      O => \B[0]_i_1_n_0\
    );
\B[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_21\,
      I1 => B_q(32),
      I2 => B_q(10),
      O => \B[10]_i_1_n_0\
    );
\B[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_20\,
      I1 => B_q(32),
      I2 => B_q(11),
      O => \B[11]_i_1_n_0\
    );
\B[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_19\,
      I1 => B_q(32),
      I2 => B_q(12),
      O => \B[12]_i_1_n_0\
    );
\B[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_18\,
      I1 => B_q(32),
      I2 => B_q(13),
      O => \B[13]_i_1_n_0\
    );
\B[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_17\,
      I1 => B_q(32),
      I2 => B_q(14),
      O => \B[14]_i_1_n_0\
    );
\B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_16\,
      I1 => B_q(32),
      I2 => B_q(15),
      O => \B[15]_i_1_n_0\
    );
\B[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_15\,
      I1 => B_q(32),
      I2 => B_q(16),
      O => \B[16]_i_1_n_0\
    );
\B[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_14\,
      I1 => B_q(32),
      I2 => B_q(17),
      O => \B[17]_i_1_n_0\
    );
\B[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_13\,
      I1 => B_q(32),
      I2 => B_q(18),
      O => \B[18]_i_1_n_0\
    );
\B[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_12\,
      I1 => B_q(32),
      I2 => B_q(19),
      O => \B[19]_i_1_n_0\
    );
\B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_30\,
      I1 => B_q(32),
      I2 => B_q(1),
      O => \B[1]_i_1_n_0\
    );
\B[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_11\,
      I1 => B_q(32),
      I2 => B_q(20),
      O => \B[20]_i_1_n_0\
    );
\B[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_10\,
      I1 => B_q(32),
      I2 => B_q(21),
      O => \B[21]_i_1_n_0\
    );
\B[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_9\,
      I1 => B_q(32),
      I2 => B_q(22),
      O => \B[22]_i_1_n_0\
    );
\B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_8\,
      I1 => B_q(32),
      I2 => B_q(23),
      O => \B[23]_i_1_n_0\
    );
\B[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_7\,
      I1 => B_q(32),
      I2 => B_q(24),
      O => \B[24]_i_1_n_0\
    );
\B[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_6\,
      I1 => B_q(32),
      I2 => B_q(25),
      O => \B[25]_i_1_n_0\
    );
\B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_5\,
      I1 => B_q(32),
      I2 => B_q(26),
      O => \B[26]_i_1_n_0\
    );
\B[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_4\,
      I1 => B_q(32),
      I2 => B_q(27),
      O => \B[27]_i_1_n_0\
    );
\B[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_3\,
      I1 => B_q(32),
      I2 => B_q(28),
      O => \B[28]_i_1_n_0\
    );
\B[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_2\,
      I1 => B_q(32),
      I2 => B_q(29),
      O => \B[29]_i_1_n_0\
    );
\B[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_29\,
      I1 => B_q(32),
      I2 => B_q(2),
      O => \B[2]_i_1_n_0\
    );
\B[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_1\,
      I1 => B_q(32),
      I2 => B_q(30),
      O => \B[30]_i_1_n_0\
    );
\B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_0\,
      I1 => B_q(32),
      I2 => B_q(31),
      O => \B[31]_i_1_n_0\
    );
\B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_28\,
      I1 => B_q(32),
      I2 => B_q(3),
      O => \B[3]_i_1_n_0\
    );
\B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_27\,
      I1 => B_q(32),
      I2 => B_q(4),
      O => \B[4]_i_1_n_0\
    );
\B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_26\,
      I1 => B_q(32),
      I2 => B_q(5),
      O => \B[5]_i_1_n_0\
    );
\B[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_25\,
      I1 => B_q(32),
      I2 => B_q(6),
      O => \B[6]_i_1_n_0\
    );
\B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_24\,
      I1 => B_q(32),
      I2 => B_q(7),
      O => \B[7]_i_1_n_0\
    );
\B[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_23\,
      I1 => B_q(32),
      I2 => B_q(8),
      O => \B[8]_i_1_n_0\
    );
\B[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_22\,
      I1 => B_q(32),
      I2 => B_q(9),
      O => \B[9]_i_1_n_0\
    );
B_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_q_carry_n_0,
      CO(2) => B_q_carry_n_1,
      CO(1) => B_q_carry_n_2,
      CO(0) => B_q_carry_n_3,
      CYINIT => '1',
      DI(3) => \genblk1[3].wsu_n_28\,
      DI(2) => \genblk1[3].wsu_n_29\,
      DI(1) => \genblk1[3].wsu_n_30\,
      DI(0) => \genblk1[3].wsu_n_31\,
      O(3 downto 0) => B_q(3 downto 0),
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\
    );
\B_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_q_carry_n_0,
      CO(3) => \B_q_carry__0_n_0\,
      CO(2) => \B_q_carry__0_n_1\,
      CO(1) => \B_q_carry__0_n_2\,
      CO(0) => \B_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_24\,
      DI(2) => \genblk1[3].wsu_n_25\,
      DI(1) => \genblk1[3].wsu_n_26\,
      DI(0) => \genblk1[3].wsu_n_27\,
      O(3 downto 0) => B_q(7 downto 4),
      S(3) => \genblk1[3].wsu_n_36\,
      S(2) => \genblk1[3].wsu_n_37\,
      S(1) => \genblk1[3].wsu_n_38\,
      S(0) => \genblk1[3].wsu_n_39\
    );
\B_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__0_n_0\,
      CO(3) => \B_q_carry__1_n_0\,
      CO(2) => \B_q_carry__1_n_1\,
      CO(1) => \B_q_carry__1_n_2\,
      CO(0) => \B_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_20\,
      DI(2) => \genblk1[3].wsu_n_21\,
      DI(1) => \genblk1[3].wsu_n_22\,
      DI(0) => \genblk1[3].wsu_n_23\,
      O(3 downto 0) => B_q(11 downto 8),
      S(3) => \genblk1[3].wsu_n_40\,
      S(2) => \genblk1[3].wsu_n_41\,
      S(1) => \genblk1[3].wsu_n_42\,
      S(0) => \genblk1[3].wsu_n_43\
    );
\B_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__1_n_0\,
      CO(3) => \B_q_carry__2_n_0\,
      CO(2) => \B_q_carry__2_n_1\,
      CO(1) => \B_q_carry__2_n_2\,
      CO(0) => \B_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_16\,
      DI(2) => \genblk1[3].wsu_n_17\,
      DI(1) => \genblk1[3].wsu_n_18\,
      DI(0) => \genblk1[3].wsu_n_19\,
      O(3 downto 0) => B_q(15 downto 12),
      S(3) => \genblk1[3].wsu_n_44\,
      S(2) => \genblk1[3].wsu_n_45\,
      S(1) => \genblk1[3].wsu_n_46\,
      S(0) => \genblk1[3].wsu_n_47\
    );
\B_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__2_n_0\,
      CO(3) => \B_q_carry__3_n_0\,
      CO(2) => \B_q_carry__3_n_1\,
      CO(1) => \B_q_carry__3_n_2\,
      CO(0) => \B_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_12\,
      DI(2) => \genblk1[3].wsu_n_13\,
      DI(1) => \genblk1[3].wsu_n_14\,
      DI(0) => \genblk1[3].wsu_n_15\,
      O(3 downto 0) => B_q(19 downto 16),
      S(3) => \genblk1[3].wsu_n_48\,
      S(2) => \genblk1[3].wsu_n_49\,
      S(1) => \genblk1[3].wsu_n_50\,
      S(0) => \genblk1[3].wsu_n_51\
    );
\B_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__3_n_0\,
      CO(3) => \B_q_carry__4_n_0\,
      CO(2) => \B_q_carry__4_n_1\,
      CO(1) => \B_q_carry__4_n_2\,
      CO(0) => \B_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_8\,
      DI(2) => \genblk1[3].wsu_n_9\,
      DI(1) => \genblk1[3].wsu_n_10\,
      DI(0) => \genblk1[3].wsu_n_11\,
      O(3 downto 0) => B_q(23 downto 20),
      S(3) => \genblk1[3].wsu_n_52\,
      S(2) => \genblk1[3].wsu_n_53\,
      S(1) => \genblk1[3].wsu_n_54\,
      S(0) => \genblk1[3].wsu_n_55\
    );
\B_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__4_n_0\,
      CO(3) => \B_q_carry__5_n_0\,
      CO(2) => \B_q_carry__5_n_1\,
      CO(1) => \B_q_carry__5_n_2\,
      CO(0) => \B_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_4\,
      DI(2) => \genblk1[3].wsu_n_5\,
      DI(1) => \genblk1[3].wsu_n_6\,
      DI(0) => \genblk1[3].wsu_n_7\,
      O(3 downto 0) => B_q(27 downto 24),
      S(3) => \genblk1[3].wsu_n_56\,
      S(2) => \genblk1[3].wsu_n_57\,
      S(1) => \genblk1[3].wsu_n_58\,
      S(0) => \genblk1[3].wsu_n_59\
    );
\B_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__5_n_0\,
      CO(3) => \B_q_carry__6_n_0\,
      CO(2) => \B_q_carry__6_n_1\,
      CO(1) => \B_q_carry__6_n_2\,
      CO(0) => \B_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_0\,
      DI(2) => \genblk1[3].wsu_n_1\,
      DI(1) => \genblk1[3].wsu_n_2\,
      DI(0) => \genblk1[3].wsu_n_3\,
      O(3 downto 0) => B_q(31 downto 28),
      S(3) => \genblk1[3].wsu_n_60\,
      S(2) => \genblk1[3].wsu_n_61\,
      S(1) => \genblk1[3].wsu_n_62\,
      S(0) => \genblk1[3].wsu_n_63\
    );
\B_q_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__6_n_0\,
      CO(3 downto 0) => \NLW_B_q_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_B_q_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => B_q(32),
      S(3 downto 1) => B"000",
      S(0) => \genblk1[3].wsu_n_64\
    );
\B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[10]_i_1_n_0\,
      Q => Q(10),
      R => '0'
    );
\B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[11]_i_1_n_0\,
      Q => Q(11),
      R => '0'
    );
\B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[12]_i_1_n_0\,
      Q => Q(12),
      R => '0'
    );
\B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[13]_i_1_n_0\,
      Q => Q(13),
      R => '0'
    );
\B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[14]_i_1_n_0\,
      Q => Q(14),
      R => '0'
    );
\B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[15]_i_1_n_0\,
      Q => Q(15),
      R => '0'
    );
\B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[16]_i_1_n_0\,
      Q => Q(16),
      R => '0'
    );
\B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[17]_i_1_n_0\,
      Q => Q(17),
      R => '0'
    );
\B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[18]_i_1_n_0\,
      Q => Q(18),
      R => '0'
    );
\B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[19]_i_1_n_0\,
      Q => Q(19),
      R => '0'
    );
\B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[20]_i_1_n_0\,
      Q => Q(20),
      R => '0'
    );
\B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[21]_i_1_n_0\,
      Q => Q(21),
      R => '0'
    );
\B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[22]_i_1_n_0\,
      Q => Q(22),
      R => '0'
    );
\B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[23]_i_1_n_0\,
      Q => Q(23),
      R => '0'
    );
\B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[24]_i_1_n_0\,
      Q => Q(24),
      R => '0'
    );
\B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[25]_i_1_n_0\,
      Q => Q(25),
      R => '0'
    );
\B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[26]_i_1_n_0\,
      Q => Q(26),
      R => '0'
    );
\B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[27]_i_1_n_0\,
      Q => Q(27),
      R => '0'
    );
\B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[28]_i_1_n_0\,
      Q => Q(28),
      R => '0'
    );
\B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[29]_i_1_n_0\,
      Q => Q(29),
      R => '0'
    );
\B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[2]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[30]_i_1_n_0\,
      Q => Q(30),
      R => '0'
    );
\B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[31]_i_1_n_0\,
      Q => Q(31),
      R => '0'
    );
\B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[3]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[4]_i_1_n_0\,
      Q => Q(4),
      R => '0'
    );
\B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[5]_i_1_n_0\,
      Q => Q(5),
      R => '0'
    );
\B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[6]_i_1_n_0\,
      Q => Q(6),
      R => '0'
    );
\B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[7]_i_1_n_0\,
      Q => Q(7),
      R => '0'
    );
\B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[8]_i_1_n_0\,
      Q => Q(8),
      R => '0'
    );
\B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[9]_i_1_n_0\,
      Q => Q(9),
      R => '0'
    );
\genblk1[0].wsu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0
     port map (
      B(8 downto 0) => B(8 downto 0),
      D(32 downto 0) => D(32 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      \T2H_reg_reg[1][10]_0\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]_0\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]_0\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]_0\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]_0\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]_0\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]_0\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]_0\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]_0\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]_0\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]_0\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]_0\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]_0\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]_0\ => \T2H_reg_reg[1][9]\,
      \To_reg[8]_0\ => \genblk1[0].wsu_n_0\,
      \To_reg[8]_1\(8) => T2(8),
      \To_reg[8]_1\(7) => \genblk1[0].wsu_n_2\,
      \To_reg[8]_1\(6) => \genblk1[0].wsu_n_3\,
      \To_reg[8]_1\(5) => \genblk1[0].wsu_n_4\,
      \To_reg[8]_1\(4) => \genblk1[0].wsu_n_5\,
      \To_reg[8]_1\(3) => \genblk1[0].wsu_n_6\,
      \To_reg[8]_1\(2) => \genblk1[0].wsu_n_7\,
      \To_reg[8]_1\(1) => \genblk1[0].wsu_n_8\,
      \To_reg[8]_1\(0) => \genblk1[0].wsu_n_9\,
      clk => clk,
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[1].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0\
     port map (
      B(7) => T2_0(8),
      B(6) => \genblk1[1].wsu_n_42\,
      B(5) => \genblk1[1].wsu_n_43\,
      B(4) => \genblk1[1].wsu_n_44\,
      B(3) => \genblk1[1].wsu_n_45\,
      B(2) => \genblk1[1].wsu_n_46\,
      B(1) => \genblk1[1].wsu_n_47\,
      B(0) => \genblk1[1].wsu_n_48\,
      P(39) => \genblk1[1].wsu_n_0\,
      P(38) => \genblk1[1].wsu_n_1\,
      P(37) => \genblk1[1].wsu_n_2\,
      P(36) => \genblk1[1].wsu_n_3\,
      P(35) => \genblk1[1].wsu_n_4\,
      P(34) => \genblk1[1].wsu_n_5\,
      P(33) => \genblk1[1].wsu_n_6\,
      P(32) => \genblk1[1].wsu_n_7\,
      P(31) => \genblk1[1].wsu_n_8\,
      P(30) => \genblk1[1].wsu_n_9\,
      P(29) => \genblk1[1].wsu_n_10\,
      P(28) => \genblk1[1].wsu_n_11\,
      P(27) => \genblk1[1].wsu_n_12\,
      P(26) => \genblk1[1].wsu_n_13\,
      P(25) => \genblk1[1].wsu_n_14\,
      P(24) => \genblk1[1].wsu_n_15\,
      P(23) => \genblk1[1].wsu_n_16\,
      P(22) => \genblk1[1].wsu_n_17\,
      P(21) => \genblk1[1].wsu_n_18\,
      P(20) => \genblk1[1].wsu_n_19\,
      P(19) => \genblk1[1].wsu_n_20\,
      P(18) => \genblk1[1].wsu_n_21\,
      P(17) => \genblk1[1].wsu_n_22\,
      P(16) => \genblk1[1].wsu_n_23\,
      P(15) => \genblk1[1].wsu_n_24\,
      P(14) => \genblk1[1].wsu_n_25\,
      P(13) => \genblk1[1].wsu_n_26\,
      P(12) => \genblk1[1].wsu_n_27\,
      P(11) => \genblk1[1].wsu_n_28\,
      P(10) => \genblk1[1].wsu_n_29\,
      P(9) => \genblk1[1].wsu_n_30\,
      P(8) => \genblk1[1].wsu_n_31\,
      P(7) => \genblk1[1].wsu_n_32\,
      P(6) => \genblk1[1].wsu_n_33\,
      P(5) => \genblk1[1].wsu_n_34\,
      P(4) => \genblk1[1].wsu_n_35\,
      P(3) => \genblk1[1].wsu_n_36\,
      P(2) => \genblk1[1].wsu_n_37\,
      P(1) => \genblk1[1].wsu_n_38\,
      P(0) => \genblk1[1].wsu_n_39\,
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_0\ => \genblk1[0].wsu_n_0\,
      \m_delay_reg[0]_1\(8) => T2(8),
      \m_delay_reg[0]_1\(7) => \genblk1[0].wsu_n_2\,
      \m_delay_reg[0]_1\(6) => \genblk1[0].wsu_n_3\,
      \m_delay_reg[0]_1\(5) => \genblk1[0].wsu_n_4\,
      \m_delay_reg[0]_1\(4) => \genblk1[0].wsu_n_5\,
      \m_delay_reg[0]_1\(3) => \genblk1[0].wsu_n_6\,
      \m_delay_reg[0]_1\(2) => \genblk1[0].wsu_n_7\,
      \m_delay_reg[0]_1\(1) => \genblk1[0].wsu_n_8\,
      \m_delay_reg[0]_1\(0) => \genblk1[0].wsu_n_9\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[2].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1\
     port map (
      B(8) => T2_0(8),
      B(7) => \genblk1[1].wsu_n_42\,
      B(6) => \genblk1[1].wsu_n_43\,
      B(5) => \genblk1[1].wsu_n_44\,
      B(4) => \genblk1[1].wsu_n_45\,
      B(3) => \genblk1[1].wsu_n_46\,
      B(2) => \genblk1[1].wsu_n_47\,
      B(1) => \genblk1[1].wsu_n_48\,
      B(0) => \genblk1[1].wsu_n_39\,
      P(31) => \genblk1[2].wsu_n_0\,
      P(30) => \genblk1[2].wsu_n_1\,
      P(29) => \genblk1[2].wsu_n_2\,
      P(28) => \genblk1[2].wsu_n_3\,
      P(27) => \genblk1[2].wsu_n_4\,
      P(26) => \genblk1[2].wsu_n_5\,
      P(25) => \genblk1[2].wsu_n_6\,
      P(24) => \genblk1[2].wsu_n_7\,
      P(23) => \genblk1[2].wsu_n_8\,
      P(22) => \genblk1[2].wsu_n_9\,
      P(21) => \genblk1[2].wsu_n_10\,
      P(20) => \genblk1[2].wsu_n_11\,
      P(19) => \genblk1[2].wsu_n_12\,
      P(18) => \genblk1[2].wsu_n_13\,
      P(17) => \genblk1[2].wsu_n_14\,
      P(16) => \genblk1[2].wsu_n_15\,
      P(15) => \genblk1[2].wsu_n_16\,
      P(14) => \genblk1[2].wsu_n_17\,
      P(13) => \genblk1[2].wsu_n_18\,
      P(12) => \genblk1[2].wsu_n_19\,
      P(11) => \genblk1[2].wsu_n_20\,
      P(10) => \genblk1[2].wsu_n_21\,
      P(9) => \genblk1[2].wsu_n_22\,
      P(8) => \genblk1[2].wsu_n_23\,
      P(7) => \genblk1[2].wsu_n_24\,
      P(6) => \genblk1[2].wsu_n_25\,
      P(5) => \genblk1[2].wsu_n_26\,
      P(4) => \genblk1[2].wsu_n_27\,
      P(3) => \genblk1[2].wsu_n_28\,
      P(2) => \genblk1[2].wsu_n_29\,
      P(1) => \genblk1[2].wsu_n_30\,
      P(0) => \genblk1[2].wsu_n_31\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_0\(7) => T2_1(8),
      \m_delay_reg[0]_0\(6) => \genblk1[2].wsu_n_34\,
      \m_delay_reg[0]_0\(5) => \genblk1[2].wsu_n_35\,
      \m_delay_reg[0]_0\(4) => \genblk1[2].wsu_n_36\,
      \m_delay_reg[0]_0\(3) => \genblk1[2].wsu_n_37\,
      \m_delay_reg[0]_0\(2) => \genblk1[2].wsu_n_38\,
      \m_delay_reg[0]_0\(1) => \genblk1[2].wsu_n_39\,
      \m_delay_reg[0]_0\(0) => \genblk1[2].wsu_n_40\,
      \m_delay_reg[0]_1\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_3\(38) => \genblk1[1].wsu_n_0\,
      \m_delay_reg[0]_3\(37) => \genblk1[1].wsu_n_1\,
      \m_delay_reg[0]_3\(36) => \genblk1[1].wsu_n_2\,
      \m_delay_reg[0]_3\(35) => \genblk1[1].wsu_n_3\,
      \m_delay_reg[0]_3\(34) => \genblk1[1].wsu_n_4\,
      \m_delay_reg[0]_3\(33) => \genblk1[1].wsu_n_5\,
      \m_delay_reg[0]_3\(32) => \genblk1[1].wsu_n_6\,
      \m_delay_reg[0]_3\(31) => \genblk1[1].wsu_n_7\,
      \m_delay_reg[0]_3\(30) => \genblk1[1].wsu_n_8\,
      \m_delay_reg[0]_3\(29) => \genblk1[1].wsu_n_9\,
      \m_delay_reg[0]_3\(28) => \genblk1[1].wsu_n_10\,
      \m_delay_reg[0]_3\(27) => \genblk1[1].wsu_n_11\,
      \m_delay_reg[0]_3\(26) => \genblk1[1].wsu_n_12\,
      \m_delay_reg[0]_3\(25) => \genblk1[1].wsu_n_13\,
      \m_delay_reg[0]_3\(24) => \genblk1[1].wsu_n_14\,
      \m_delay_reg[0]_3\(23) => \genblk1[1].wsu_n_15\,
      \m_delay_reg[0]_3\(22) => \genblk1[1].wsu_n_16\,
      \m_delay_reg[0]_3\(21) => \genblk1[1].wsu_n_17\,
      \m_delay_reg[0]_3\(20) => \genblk1[1].wsu_n_18\,
      \m_delay_reg[0]_3\(19) => \genblk1[1].wsu_n_19\,
      \m_delay_reg[0]_3\(18) => \genblk1[1].wsu_n_20\,
      \m_delay_reg[0]_3\(17) => \genblk1[1].wsu_n_21\,
      \m_delay_reg[0]_3\(16) => \genblk1[1].wsu_n_22\,
      \m_delay_reg[0]_3\(15) => \genblk1[1].wsu_n_23\,
      \m_delay_reg[0]_3\(14) => \genblk1[1].wsu_n_24\,
      \m_delay_reg[0]_3\(13) => \genblk1[1].wsu_n_25\,
      \m_delay_reg[0]_3\(12) => \genblk1[1].wsu_n_26\,
      \m_delay_reg[0]_3\(11) => \genblk1[1].wsu_n_27\,
      \m_delay_reg[0]_3\(10) => \genblk1[1].wsu_n_28\,
      \m_delay_reg[0]_3\(9) => \genblk1[1].wsu_n_29\,
      \m_delay_reg[0]_3\(8) => \genblk1[1].wsu_n_30\,
      \m_delay_reg[0]_3\(7) => \genblk1[1].wsu_n_31\,
      \m_delay_reg[0]_3\(6) => \genblk1[1].wsu_n_32\,
      \m_delay_reg[0]_3\(5) => \genblk1[1].wsu_n_33\,
      \m_delay_reg[0]_3\(4) => \genblk1[1].wsu_n_34\,
      \m_delay_reg[0]_3\(3) => \genblk1[1].wsu_n_35\,
      \m_delay_reg[0]_3\(2) => \genblk1[1].wsu_n_36\,
      \m_delay_reg[0]_3\(1) => \genblk1[1].wsu_n_37\,
      \m_delay_reg[0]_3\(0) => \genblk1[1].wsu_n_38\
    );
\genblk1[3].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2\
     port map (
      B(8) => T2_1(8),
      B(7) => \genblk1[2].wsu_n_34\,
      B(6) => \genblk1[2].wsu_n_35\,
      B(5) => \genblk1[2].wsu_n_36\,
      B(4) => \genblk1[2].wsu_n_37\,
      B(3) => \genblk1[2].wsu_n_38\,
      B(2) => \genblk1[2].wsu_n_39\,
      B(1) => \genblk1[2].wsu_n_40\,
      B(0) => \genblk1[2].wsu_n_31\,
      P(31) => \genblk1[3].wsu_n_0\,
      P(30) => \genblk1[3].wsu_n_1\,
      P(29) => \genblk1[3].wsu_n_2\,
      P(28) => \genblk1[3].wsu_n_3\,
      P(27) => \genblk1[3].wsu_n_4\,
      P(26) => \genblk1[3].wsu_n_5\,
      P(25) => \genblk1[3].wsu_n_6\,
      P(24) => \genblk1[3].wsu_n_7\,
      P(23) => \genblk1[3].wsu_n_8\,
      P(22) => \genblk1[3].wsu_n_9\,
      P(21) => \genblk1[3].wsu_n_10\,
      P(20) => \genblk1[3].wsu_n_11\,
      P(19) => \genblk1[3].wsu_n_12\,
      P(18) => \genblk1[3].wsu_n_13\,
      P(17) => \genblk1[3].wsu_n_14\,
      P(16) => \genblk1[3].wsu_n_15\,
      P(15) => \genblk1[3].wsu_n_16\,
      P(14) => \genblk1[3].wsu_n_17\,
      P(13) => \genblk1[3].wsu_n_18\,
      P(12) => \genblk1[3].wsu_n_19\,
      P(11) => \genblk1[3].wsu_n_20\,
      P(10) => \genblk1[3].wsu_n_21\,
      P(9) => \genblk1[3].wsu_n_22\,
      P(8) => \genblk1[3].wsu_n_23\,
      P(7) => \genblk1[3].wsu_n_24\,
      P(6) => \genblk1[3].wsu_n_25\,
      P(5) => \genblk1[3].wsu_n_26\,
      P(4) => \genblk1[3].wsu_n_27\,
      P(3) => \genblk1[3].wsu_n_28\,
      P(2) => \genblk1[3].wsu_n_29\,
      P(1) => \genblk1[3].wsu_n_30\,
      P(0) => \genblk1[3].wsu_n_31\,
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\(3) => \genblk1[3].wsu_n_36\,
      \m_delay_reg[0]\(2) => \genblk1[3].wsu_n_37\,
      \m_delay_reg[0]\(1) => \genblk1[3].wsu_n_38\,
      \m_delay_reg[0]\(0) => \genblk1[3].wsu_n_39\,
      \m_delay_reg[0]_0\(3) => \genblk1[3].wsu_n_40\,
      \m_delay_reg[0]_0\(2) => \genblk1[3].wsu_n_41\,
      \m_delay_reg[0]_0\(1) => \genblk1[3].wsu_n_42\,
      \m_delay_reg[0]_0\(0) => \genblk1[3].wsu_n_43\,
      \m_delay_reg[0]_1\(3) => \genblk1[3].wsu_n_44\,
      \m_delay_reg[0]_1\(2) => \genblk1[3].wsu_n_45\,
      \m_delay_reg[0]_1\(1) => \genblk1[3].wsu_n_46\,
      \m_delay_reg[0]_1\(0) => \genblk1[3].wsu_n_47\,
      \m_delay_reg[0]_2\(3) => \genblk1[3].wsu_n_48\,
      \m_delay_reg[0]_2\(2) => \genblk1[3].wsu_n_49\,
      \m_delay_reg[0]_2\(1) => \genblk1[3].wsu_n_50\,
      \m_delay_reg[0]_2\(0) => \genblk1[3].wsu_n_51\,
      \m_delay_reg[0]_3\(3) => \genblk1[3].wsu_n_52\,
      \m_delay_reg[0]_3\(2) => \genblk1[3].wsu_n_53\,
      \m_delay_reg[0]_3\(1) => \genblk1[3].wsu_n_54\,
      \m_delay_reg[0]_3\(0) => \genblk1[3].wsu_n_55\,
      \m_delay_reg[0]_4\(3) => \genblk1[3].wsu_n_56\,
      \m_delay_reg[0]_4\(2) => \genblk1[3].wsu_n_57\,
      \m_delay_reg[0]_4\(1) => \genblk1[3].wsu_n_58\,
      \m_delay_reg[0]_4\(0) => \genblk1[3].wsu_n_59\,
      \m_delay_reg[0]_5\(3) => \genblk1[3].wsu_n_60\,
      \m_delay_reg[0]_5\(2) => \genblk1[3].wsu_n_61\,
      \m_delay_reg[0]_5\(1) => \genblk1[3].wsu_n_62\,
      \m_delay_reg[0]_5\(0) => \genblk1[3].wsu_n_63\,
      \m_delay_reg[0]_6\(0) => \genblk1[3].wsu_n_64\,
      \m_delay_reg[0]_7\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_8\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_9\(30) => \genblk1[2].wsu_n_0\,
      \m_delay_reg[0]_9\(29) => \genblk1[2].wsu_n_1\,
      \m_delay_reg[0]_9\(28) => \genblk1[2].wsu_n_2\,
      \m_delay_reg[0]_9\(27) => \genblk1[2].wsu_n_3\,
      \m_delay_reg[0]_9\(26) => \genblk1[2].wsu_n_4\,
      \m_delay_reg[0]_9\(25) => \genblk1[2].wsu_n_5\,
      \m_delay_reg[0]_9\(24) => \genblk1[2].wsu_n_6\,
      \m_delay_reg[0]_9\(23) => \genblk1[2].wsu_n_7\,
      \m_delay_reg[0]_9\(22) => \genblk1[2].wsu_n_8\,
      \m_delay_reg[0]_9\(21) => \genblk1[2].wsu_n_9\,
      \m_delay_reg[0]_9\(20) => \genblk1[2].wsu_n_10\,
      \m_delay_reg[0]_9\(19) => \genblk1[2].wsu_n_11\,
      \m_delay_reg[0]_9\(18) => \genblk1[2].wsu_n_12\,
      \m_delay_reg[0]_9\(17) => \genblk1[2].wsu_n_13\,
      \m_delay_reg[0]_9\(16) => \genblk1[2].wsu_n_14\,
      \m_delay_reg[0]_9\(15) => \genblk1[2].wsu_n_15\,
      \m_delay_reg[0]_9\(14) => \genblk1[2].wsu_n_16\,
      \m_delay_reg[0]_9\(13) => \genblk1[2].wsu_n_17\,
      \m_delay_reg[0]_9\(12) => \genblk1[2].wsu_n_18\,
      \m_delay_reg[0]_9\(11) => \genblk1[2].wsu_n_19\,
      \m_delay_reg[0]_9\(10) => \genblk1[2].wsu_n_20\,
      \m_delay_reg[0]_9\(9) => \genblk1[2].wsu_n_21\,
      \m_delay_reg[0]_9\(8) => \genblk1[2].wsu_n_22\,
      \m_delay_reg[0]_9\(7) => \genblk1[2].wsu_n_23\,
      \m_delay_reg[0]_9\(6) => \genblk1[2].wsu_n_24\,
      \m_delay_reg[0]_9\(5) => \genblk1[2].wsu_n_25\,
      \m_delay_reg[0]_9\(4) => \genblk1[2].wsu_n_26\,
      \m_delay_reg[0]_9\(3) => \genblk1[2].wsu_n_27\,
      \m_delay_reg[0]_9\(2) => \genblk1[2].wsu_n_28\,
      \m_delay_reg[0]_9\(1) => \genblk1[2].wsu_n_29\,
      \m_delay_reg[0]_9\(0) => \genblk1[2].wsu_n_30\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30 : entity is "wlmont_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30 is
  signal \B[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \B[9]_i_1__0_n_0\ : STD_LOGIC;
  signal B_q : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \B_q_carry__0_n_0\ : STD_LOGIC;
  signal \B_q_carry__0_n_1\ : STD_LOGIC;
  signal \B_q_carry__0_n_2\ : STD_LOGIC;
  signal \B_q_carry__0_n_3\ : STD_LOGIC;
  signal \B_q_carry__1_n_0\ : STD_LOGIC;
  signal \B_q_carry__1_n_1\ : STD_LOGIC;
  signal \B_q_carry__1_n_2\ : STD_LOGIC;
  signal \B_q_carry__1_n_3\ : STD_LOGIC;
  signal \B_q_carry__2_n_0\ : STD_LOGIC;
  signal \B_q_carry__2_n_1\ : STD_LOGIC;
  signal \B_q_carry__2_n_2\ : STD_LOGIC;
  signal \B_q_carry__2_n_3\ : STD_LOGIC;
  signal \B_q_carry__3_n_0\ : STD_LOGIC;
  signal \B_q_carry__3_n_1\ : STD_LOGIC;
  signal \B_q_carry__3_n_2\ : STD_LOGIC;
  signal \B_q_carry__3_n_3\ : STD_LOGIC;
  signal \B_q_carry__4_n_0\ : STD_LOGIC;
  signal \B_q_carry__4_n_1\ : STD_LOGIC;
  signal \B_q_carry__4_n_2\ : STD_LOGIC;
  signal \B_q_carry__4_n_3\ : STD_LOGIC;
  signal \B_q_carry__5_n_0\ : STD_LOGIC;
  signal \B_q_carry__5_n_1\ : STD_LOGIC;
  signal \B_q_carry__5_n_2\ : STD_LOGIC;
  signal \B_q_carry__5_n_3\ : STD_LOGIC;
  signal \B_q_carry__6_n_0\ : STD_LOGIC;
  signal \B_q_carry__6_n_1\ : STD_LOGIC;
  signal \B_q_carry__6_n_2\ : STD_LOGIC;
  signal \B_q_carry__6_n_3\ : STD_LOGIC;
  signal B_q_carry_n_0 : STD_LOGIC;
  signal B_q_carry_n_1 : STD_LOGIC;
  signal B_q_carry_n_2 : STD_LOGIC;
  signal B_q_carry_n_3 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal T2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \genblk1[0].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_57\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_58\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_59\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_60\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_61\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_62\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_63\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_64\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_9\ : STD_LOGIC;
  signal \NLW_B_q_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_q_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B[0]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \B[10]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \B[11]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \B[12]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \B[13]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \B[14]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \B[15]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \B[16]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \B[17]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \B[18]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \B[19]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \B[1]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \B[20]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \B[21]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \B[22]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \B[23]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \B[24]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \B[25]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \B[26]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \B[27]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \B[28]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \B[29]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \B[2]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \B[30]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \B[31]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \B[3]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \B[4]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \B[5]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \B[6]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \B[7]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \B[8]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \B[9]_i_1__0\ : label is "soft_lutpair258";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of B_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__7\ : label is 35;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\B[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_31\,
      I1 => B_q(32),
      I2 => B_q(0),
      O => \B[0]_i_1__0_n_0\
    );
\B[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_21\,
      I1 => B_q(32),
      I2 => B_q(10),
      O => \B[10]_i_1__0_n_0\
    );
\B[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_20\,
      I1 => B_q(32),
      I2 => B_q(11),
      O => \B[11]_i_1__0_n_0\
    );
\B[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_19\,
      I1 => B_q(32),
      I2 => B_q(12),
      O => \B[12]_i_1__0_n_0\
    );
\B[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_18\,
      I1 => B_q(32),
      I2 => B_q(13),
      O => \B[13]_i_1__0_n_0\
    );
\B[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_17\,
      I1 => B_q(32),
      I2 => B_q(14),
      O => \B[14]_i_1__0_n_0\
    );
\B[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_16\,
      I1 => B_q(32),
      I2 => B_q(15),
      O => \B[15]_i_1__0_n_0\
    );
\B[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_15\,
      I1 => B_q(32),
      I2 => B_q(16),
      O => \B[16]_i_1__0_n_0\
    );
\B[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_14\,
      I1 => B_q(32),
      I2 => B_q(17),
      O => \B[17]_i_1__0_n_0\
    );
\B[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_13\,
      I1 => B_q(32),
      I2 => B_q(18),
      O => \B[18]_i_1__0_n_0\
    );
\B[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_12\,
      I1 => B_q(32),
      I2 => B_q(19),
      O => \B[19]_i_1__0_n_0\
    );
\B[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_30\,
      I1 => B_q(32),
      I2 => B_q(1),
      O => \B[1]_i_1__0_n_0\
    );
\B[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_11\,
      I1 => B_q(32),
      I2 => B_q(20),
      O => \B[20]_i_1__0_n_0\
    );
\B[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_10\,
      I1 => B_q(32),
      I2 => B_q(21),
      O => \B[21]_i_1__0_n_0\
    );
\B[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_9\,
      I1 => B_q(32),
      I2 => B_q(22),
      O => \B[22]_i_1__0_n_0\
    );
\B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_8\,
      I1 => B_q(32),
      I2 => B_q(23),
      O => \B[23]_i_1__0_n_0\
    );
\B[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_7\,
      I1 => B_q(32),
      I2 => B_q(24),
      O => \B[24]_i_1__0_n_0\
    );
\B[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_6\,
      I1 => B_q(32),
      I2 => B_q(25),
      O => \B[25]_i_1__0_n_0\
    );
\B[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_5\,
      I1 => B_q(32),
      I2 => B_q(26),
      O => \B[26]_i_1__0_n_0\
    );
\B[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_4\,
      I1 => B_q(32),
      I2 => B_q(27),
      O => \B[27]_i_1__0_n_0\
    );
\B[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_3\,
      I1 => B_q(32),
      I2 => B_q(28),
      O => \B[28]_i_1__0_n_0\
    );
\B[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_2\,
      I1 => B_q(32),
      I2 => B_q(29),
      O => \B[29]_i_1__0_n_0\
    );
\B[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_29\,
      I1 => B_q(32),
      I2 => B_q(2),
      O => \B[2]_i_1__0_n_0\
    );
\B[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_1\,
      I1 => B_q(32),
      I2 => B_q(30),
      O => \B[30]_i_1__0_n_0\
    );
\B[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_0\,
      I1 => B_q(32),
      I2 => B_q(31),
      O => \B[31]_i_1__0_n_0\
    );
\B[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_28\,
      I1 => B_q(32),
      I2 => B_q(3),
      O => \B[3]_i_1__0_n_0\
    );
\B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_27\,
      I1 => B_q(32),
      I2 => B_q(4),
      O => \B[4]_i_1__0_n_0\
    );
\B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_26\,
      I1 => B_q(32),
      I2 => B_q(5),
      O => \B[5]_i_1__0_n_0\
    );
\B[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_25\,
      I1 => B_q(32),
      I2 => B_q(6),
      O => \B[6]_i_1__0_n_0\
    );
\B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_24\,
      I1 => B_q(32),
      I2 => B_q(7),
      O => \B[7]_i_1__0_n_0\
    );
\B[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_23\,
      I1 => B_q(32),
      I2 => B_q(8),
      O => \B[8]_i_1__0_n_0\
    );
\B[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_22\,
      I1 => B_q(32),
      I2 => B_q(9),
      O => \B[9]_i_1__0_n_0\
    );
B_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_q_carry_n_0,
      CO(2) => B_q_carry_n_1,
      CO(1) => B_q_carry_n_2,
      CO(0) => B_q_carry_n_3,
      CYINIT => '1',
      DI(3) => \genblk1[3].wsu_n_28\,
      DI(2) => \genblk1[3].wsu_n_29\,
      DI(1) => \genblk1[3].wsu_n_30\,
      DI(0) => \genblk1[3].wsu_n_31\,
      O(3 downto 0) => B_q(3 downto 0),
      S(3) => \genblk1[3].wsu_n_56\,
      S(2) => \genblk1[3].wsu_n_57\,
      S(1) => \genblk1[3].wsu_n_58\,
      S(0) => \genblk1[3].wsu_n_59\
    );
\B_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_q_carry_n_0,
      CO(3) => \B_q_carry__0_n_0\,
      CO(2) => \B_q_carry__0_n_1\,
      CO(1) => \B_q_carry__0_n_2\,
      CO(0) => \B_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_24\,
      DI(2) => \genblk1[3].wsu_n_25\,
      DI(1) => \genblk1[3].wsu_n_26\,
      DI(0) => \genblk1[3].wsu_n_27\,
      O(3 downto 0) => B_q(7 downto 4),
      S(3) => \genblk1[3].wsu_n_60\,
      S(2) => \genblk1[3].wsu_n_61\,
      S(1) => \genblk1[3].wsu_n_62\,
      S(0) => \genblk1[3].wsu_n_63\
    );
\B_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__0_n_0\,
      CO(3) => \B_q_carry__1_n_0\,
      CO(2) => \B_q_carry__1_n_1\,
      CO(1) => \B_q_carry__1_n_2\,
      CO(0) => \B_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_20\,
      DI(2) => \genblk1[3].wsu_n_21\,
      DI(1) => \genblk1[3].wsu_n_22\,
      DI(0) => \genblk1[3].wsu_n_23\,
      O(3 downto 0) => B_q(11 downto 8),
      S(3) => \genblk1[3].wsu_n_36\,
      S(2) => \genblk1[3].wsu_n_37\,
      S(1) => \genblk1[3].wsu_n_38\,
      S(0) => \genblk1[3].wsu_n_39\
    );
\B_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__1_n_0\,
      CO(3) => \B_q_carry__2_n_0\,
      CO(2) => \B_q_carry__2_n_1\,
      CO(1) => \B_q_carry__2_n_2\,
      CO(0) => \B_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_16\,
      DI(2) => \genblk1[3].wsu_n_17\,
      DI(1) => \genblk1[3].wsu_n_18\,
      DI(0) => \genblk1[3].wsu_n_19\,
      O(3 downto 0) => B_q(15 downto 12),
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\
    );
\B_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__2_n_0\,
      CO(3) => \B_q_carry__3_n_0\,
      CO(2) => \B_q_carry__3_n_1\,
      CO(1) => \B_q_carry__3_n_2\,
      CO(0) => \B_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_12\,
      DI(2) => \genblk1[3].wsu_n_13\,
      DI(1) => \genblk1[3].wsu_n_14\,
      DI(0) => \genblk1[3].wsu_n_15\,
      O(3 downto 0) => B_q(19 downto 16),
      S(3) => \genblk1[3].wsu_n_40\,
      S(2) => \genblk1[3].wsu_n_41\,
      S(1) => \genblk1[3].wsu_n_42\,
      S(0) => \genblk1[3].wsu_n_43\
    );
\B_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__3_n_0\,
      CO(3) => \B_q_carry__4_n_0\,
      CO(2) => \B_q_carry__4_n_1\,
      CO(1) => \B_q_carry__4_n_2\,
      CO(0) => \B_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_8\,
      DI(2) => \genblk1[3].wsu_n_9\,
      DI(1) => \genblk1[3].wsu_n_10\,
      DI(0) => \genblk1[3].wsu_n_11\,
      O(3 downto 0) => B_q(23 downto 20),
      S(3) => \genblk1[3].wsu_n_52\,
      S(2) => \genblk1[3].wsu_n_53\,
      S(1) => \genblk1[3].wsu_n_54\,
      S(0) => \genblk1[3].wsu_n_55\
    );
\B_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__4_n_0\,
      CO(3) => \B_q_carry__5_n_0\,
      CO(2) => \B_q_carry__5_n_1\,
      CO(1) => \B_q_carry__5_n_2\,
      CO(0) => \B_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_4\,
      DI(2) => \genblk1[3].wsu_n_5\,
      DI(1) => \genblk1[3].wsu_n_6\,
      DI(0) => \genblk1[3].wsu_n_7\,
      O(3 downto 0) => B_q(27 downto 24),
      S(3) => \genblk1[3].wsu_n_48\,
      S(2) => \genblk1[3].wsu_n_49\,
      S(1) => \genblk1[3].wsu_n_50\,
      S(0) => \genblk1[3].wsu_n_51\
    );
\B_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__5_n_0\,
      CO(3) => \B_q_carry__6_n_0\,
      CO(2) => \B_q_carry__6_n_1\,
      CO(1) => \B_q_carry__6_n_2\,
      CO(0) => \B_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_0\,
      DI(2) => \genblk1[3].wsu_n_1\,
      DI(1) => \genblk1[3].wsu_n_2\,
      DI(0) => \genblk1[3].wsu_n_3\,
      O(3 downto 0) => B_q(31 downto 28),
      S(3) => \genblk1[3].wsu_n_44\,
      S(2) => \genblk1[3].wsu_n_45\,
      S(1) => \genblk1[3].wsu_n_46\,
      S(0) => \genblk1[3].wsu_n_47\
    );
\B_q_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__6_n_0\,
      CO(3 downto 0) => \NLW_B_q_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_B_q_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => B_q(32),
      S(3 downto 1) => B"000",
      S(0) => \genblk1[3].wsu_n_64\
    );
\B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[11]_i_1__0_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[12]_i_1__0_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[13]_i_1__0_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[14]_i_1__0_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[15]_i_1__0_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[16]_i_1__0_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[17]_i_1__0_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[18]_i_1__0_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[19]_i_1__0_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[20]_i_1__0_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[21]_i_1__0_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[22]_i_1__0_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[23]_i_1__0_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[24]_i_1__0_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[25]_i_1__0_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[26]_i_1__0_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[27]_i_1__0_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[28]_i_1__0_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[29]_i_1__0_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[30]_i_1__0_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[31]_i_1__0_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\genblk1[0].wsu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31
     port map (
      B(8 downto 0) => B(8 downto 0),
      D(32 downto 0) => D(32 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      \T2H_reg_reg[1][10]_0\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]_0\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]_0\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]_0\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]_0\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]_0\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]_0\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]_0\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]_0\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]_0\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]_0\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]_0\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]_0\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]_0\ => \T2H_reg_reg[1][9]\,
      \To_reg[8]_0\ => \genblk1[0].wsu_n_0\,
      \To_reg[8]_1\(8) => T2(8),
      \To_reg[8]_1\(7) => \genblk1[0].wsu_n_2\,
      \To_reg[8]_1\(6) => \genblk1[0].wsu_n_3\,
      \To_reg[8]_1\(5) => \genblk1[0].wsu_n_4\,
      \To_reg[8]_1\(4) => \genblk1[0].wsu_n_5\,
      \To_reg[8]_1\(3) => \genblk1[0].wsu_n_6\,
      \To_reg[8]_1\(2) => \genblk1[0].wsu_n_7\,
      \To_reg[8]_1\(1) => \genblk1[0].wsu_n_8\,
      \To_reg[8]_1\(0) => \genblk1[0].wsu_n_9\,
      clk => clk,
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[1].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32\
     port map (
      B(7) => T2_0(8),
      B(6) => \genblk1[1].wsu_n_42\,
      B(5) => \genblk1[1].wsu_n_43\,
      B(4) => \genblk1[1].wsu_n_44\,
      B(3) => \genblk1[1].wsu_n_45\,
      B(2) => \genblk1[1].wsu_n_46\,
      B(1) => \genblk1[1].wsu_n_47\,
      B(0) => \genblk1[1].wsu_n_48\,
      P(39) => \genblk1[1].wsu_n_0\,
      P(38) => \genblk1[1].wsu_n_1\,
      P(37) => \genblk1[1].wsu_n_2\,
      P(36) => \genblk1[1].wsu_n_3\,
      P(35) => \genblk1[1].wsu_n_4\,
      P(34) => \genblk1[1].wsu_n_5\,
      P(33) => \genblk1[1].wsu_n_6\,
      P(32) => \genblk1[1].wsu_n_7\,
      P(31) => \genblk1[1].wsu_n_8\,
      P(30) => \genblk1[1].wsu_n_9\,
      P(29) => \genblk1[1].wsu_n_10\,
      P(28) => \genblk1[1].wsu_n_11\,
      P(27) => \genblk1[1].wsu_n_12\,
      P(26) => \genblk1[1].wsu_n_13\,
      P(25) => \genblk1[1].wsu_n_14\,
      P(24) => \genblk1[1].wsu_n_15\,
      P(23) => \genblk1[1].wsu_n_16\,
      P(22) => \genblk1[1].wsu_n_17\,
      P(21) => \genblk1[1].wsu_n_18\,
      P(20) => \genblk1[1].wsu_n_19\,
      P(19) => \genblk1[1].wsu_n_20\,
      P(18) => \genblk1[1].wsu_n_21\,
      P(17) => \genblk1[1].wsu_n_22\,
      P(16) => \genblk1[1].wsu_n_23\,
      P(15) => \genblk1[1].wsu_n_24\,
      P(14) => \genblk1[1].wsu_n_25\,
      P(13) => \genblk1[1].wsu_n_26\,
      P(12) => \genblk1[1].wsu_n_27\,
      P(11) => \genblk1[1].wsu_n_28\,
      P(10) => \genblk1[1].wsu_n_29\,
      P(9) => \genblk1[1].wsu_n_30\,
      P(8) => \genblk1[1].wsu_n_31\,
      P(7) => \genblk1[1].wsu_n_32\,
      P(6) => \genblk1[1].wsu_n_33\,
      P(5) => \genblk1[1].wsu_n_34\,
      P(4) => \genblk1[1].wsu_n_35\,
      P(3) => \genblk1[1].wsu_n_36\,
      P(2) => \genblk1[1].wsu_n_37\,
      P(1) => \genblk1[1].wsu_n_38\,
      P(0) => \genblk1[1].wsu_n_39\,
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_0\ => \genblk1[0].wsu_n_0\,
      \m_delay_reg[0]_1\(8) => T2(8),
      \m_delay_reg[0]_1\(7) => \genblk1[0].wsu_n_2\,
      \m_delay_reg[0]_1\(6) => \genblk1[0].wsu_n_3\,
      \m_delay_reg[0]_1\(5) => \genblk1[0].wsu_n_4\,
      \m_delay_reg[0]_1\(4) => \genblk1[0].wsu_n_5\,
      \m_delay_reg[0]_1\(3) => \genblk1[0].wsu_n_6\,
      \m_delay_reg[0]_1\(2) => \genblk1[0].wsu_n_7\,
      \m_delay_reg[0]_1\(1) => \genblk1[0].wsu_n_8\,
      \m_delay_reg[0]_1\(0) => \genblk1[0].wsu_n_9\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[2].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33\
     port map (
      B(8) => T2_0(8),
      B(7) => \genblk1[1].wsu_n_42\,
      B(6) => \genblk1[1].wsu_n_43\,
      B(5) => \genblk1[1].wsu_n_44\,
      B(4) => \genblk1[1].wsu_n_45\,
      B(3) => \genblk1[1].wsu_n_46\,
      B(2) => \genblk1[1].wsu_n_47\,
      B(1) => \genblk1[1].wsu_n_48\,
      B(0) => \genblk1[1].wsu_n_39\,
      P(31) => \genblk1[2].wsu_n_0\,
      P(30) => \genblk1[2].wsu_n_1\,
      P(29) => \genblk1[2].wsu_n_2\,
      P(28) => \genblk1[2].wsu_n_3\,
      P(27) => \genblk1[2].wsu_n_4\,
      P(26) => \genblk1[2].wsu_n_5\,
      P(25) => \genblk1[2].wsu_n_6\,
      P(24) => \genblk1[2].wsu_n_7\,
      P(23) => \genblk1[2].wsu_n_8\,
      P(22) => \genblk1[2].wsu_n_9\,
      P(21) => \genblk1[2].wsu_n_10\,
      P(20) => \genblk1[2].wsu_n_11\,
      P(19) => \genblk1[2].wsu_n_12\,
      P(18) => \genblk1[2].wsu_n_13\,
      P(17) => \genblk1[2].wsu_n_14\,
      P(16) => \genblk1[2].wsu_n_15\,
      P(15) => \genblk1[2].wsu_n_16\,
      P(14) => \genblk1[2].wsu_n_17\,
      P(13) => \genblk1[2].wsu_n_18\,
      P(12) => \genblk1[2].wsu_n_19\,
      P(11) => \genblk1[2].wsu_n_20\,
      P(10) => \genblk1[2].wsu_n_21\,
      P(9) => \genblk1[2].wsu_n_22\,
      P(8) => \genblk1[2].wsu_n_23\,
      P(7) => \genblk1[2].wsu_n_24\,
      P(6) => \genblk1[2].wsu_n_25\,
      P(5) => \genblk1[2].wsu_n_26\,
      P(4) => \genblk1[2].wsu_n_27\,
      P(3) => \genblk1[2].wsu_n_28\,
      P(2) => \genblk1[2].wsu_n_29\,
      P(1) => \genblk1[2].wsu_n_30\,
      P(0) => \genblk1[2].wsu_n_31\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_0\(7) => T2_1(8),
      \m_delay_reg[0]_0\(6) => \genblk1[2].wsu_n_34\,
      \m_delay_reg[0]_0\(5) => \genblk1[2].wsu_n_35\,
      \m_delay_reg[0]_0\(4) => \genblk1[2].wsu_n_36\,
      \m_delay_reg[0]_0\(3) => \genblk1[2].wsu_n_37\,
      \m_delay_reg[0]_0\(2) => \genblk1[2].wsu_n_38\,
      \m_delay_reg[0]_0\(1) => \genblk1[2].wsu_n_39\,
      \m_delay_reg[0]_0\(0) => \genblk1[2].wsu_n_40\,
      \m_delay_reg[0]_1\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_3\(38) => \genblk1[1].wsu_n_0\,
      \m_delay_reg[0]_3\(37) => \genblk1[1].wsu_n_1\,
      \m_delay_reg[0]_3\(36) => \genblk1[1].wsu_n_2\,
      \m_delay_reg[0]_3\(35) => \genblk1[1].wsu_n_3\,
      \m_delay_reg[0]_3\(34) => \genblk1[1].wsu_n_4\,
      \m_delay_reg[0]_3\(33) => \genblk1[1].wsu_n_5\,
      \m_delay_reg[0]_3\(32) => \genblk1[1].wsu_n_6\,
      \m_delay_reg[0]_3\(31) => \genblk1[1].wsu_n_7\,
      \m_delay_reg[0]_3\(30) => \genblk1[1].wsu_n_8\,
      \m_delay_reg[0]_3\(29) => \genblk1[1].wsu_n_9\,
      \m_delay_reg[0]_3\(28) => \genblk1[1].wsu_n_10\,
      \m_delay_reg[0]_3\(27) => \genblk1[1].wsu_n_11\,
      \m_delay_reg[0]_3\(26) => \genblk1[1].wsu_n_12\,
      \m_delay_reg[0]_3\(25) => \genblk1[1].wsu_n_13\,
      \m_delay_reg[0]_3\(24) => \genblk1[1].wsu_n_14\,
      \m_delay_reg[0]_3\(23) => \genblk1[1].wsu_n_15\,
      \m_delay_reg[0]_3\(22) => \genblk1[1].wsu_n_16\,
      \m_delay_reg[0]_3\(21) => \genblk1[1].wsu_n_17\,
      \m_delay_reg[0]_3\(20) => \genblk1[1].wsu_n_18\,
      \m_delay_reg[0]_3\(19) => \genblk1[1].wsu_n_19\,
      \m_delay_reg[0]_3\(18) => \genblk1[1].wsu_n_20\,
      \m_delay_reg[0]_3\(17) => \genblk1[1].wsu_n_21\,
      \m_delay_reg[0]_3\(16) => \genblk1[1].wsu_n_22\,
      \m_delay_reg[0]_3\(15) => \genblk1[1].wsu_n_23\,
      \m_delay_reg[0]_3\(14) => \genblk1[1].wsu_n_24\,
      \m_delay_reg[0]_3\(13) => \genblk1[1].wsu_n_25\,
      \m_delay_reg[0]_3\(12) => \genblk1[1].wsu_n_26\,
      \m_delay_reg[0]_3\(11) => \genblk1[1].wsu_n_27\,
      \m_delay_reg[0]_3\(10) => \genblk1[1].wsu_n_28\,
      \m_delay_reg[0]_3\(9) => \genblk1[1].wsu_n_29\,
      \m_delay_reg[0]_3\(8) => \genblk1[1].wsu_n_30\,
      \m_delay_reg[0]_3\(7) => \genblk1[1].wsu_n_31\,
      \m_delay_reg[0]_3\(6) => \genblk1[1].wsu_n_32\,
      \m_delay_reg[0]_3\(5) => \genblk1[1].wsu_n_33\,
      \m_delay_reg[0]_3\(4) => \genblk1[1].wsu_n_34\,
      \m_delay_reg[0]_3\(3) => \genblk1[1].wsu_n_35\,
      \m_delay_reg[0]_3\(2) => \genblk1[1].wsu_n_36\,
      \m_delay_reg[0]_3\(1) => \genblk1[1].wsu_n_37\,
      \m_delay_reg[0]_3\(0) => \genblk1[1].wsu_n_38\
    );
\genblk1[3].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34\
     port map (
      B(8) => T2_1(8),
      B(7) => \genblk1[2].wsu_n_34\,
      B(6) => \genblk1[2].wsu_n_35\,
      B(5) => \genblk1[2].wsu_n_36\,
      B(4) => \genblk1[2].wsu_n_37\,
      B(3) => \genblk1[2].wsu_n_38\,
      B(2) => \genblk1[2].wsu_n_39\,
      B(1) => \genblk1[2].wsu_n_40\,
      B(0) => \genblk1[2].wsu_n_31\,
      P(31) => \genblk1[3].wsu_n_0\,
      P(30) => \genblk1[3].wsu_n_1\,
      P(29) => \genblk1[3].wsu_n_2\,
      P(28) => \genblk1[3].wsu_n_3\,
      P(27) => \genblk1[3].wsu_n_4\,
      P(26) => \genblk1[3].wsu_n_5\,
      P(25) => \genblk1[3].wsu_n_6\,
      P(24) => \genblk1[3].wsu_n_7\,
      P(23) => \genblk1[3].wsu_n_8\,
      P(22) => \genblk1[3].wsu_n_9\,
      P(21) => \genblk1[3].wsu_n_10\,
      P(20) => \genblk1[3].wsu_n_11\,
      P(19) => \genblk1[3].wsu_n_12\,
      P(18) => \genblk1[3].wsu_n_13\,
      P(17) => \genblk1[3].wsu_n_14\,
      P(16) => \genblk1[3].wsu_n_15\,
      P(15) => \genblk1[3].wsu_n_16\,
      P(14) => \genblk1[3].wsu_n_17\,
      P(13) => \genblk1[3].wsu_n_18\,
      P(12) => \genblk1[3].wsu_n_19\,
      P(11) => \genblk1[3].wsu_n_20\,
      P(10) => \genblk1[3].wsu_n_21\,
      P(9) => \genblk1[3].wsu_n_22\,
      P(8) => \genblk1[3].wsu_n_23\,
      P(7) => \genblk1[3].wsu_n_24\,
      P(6) => \genblk1[3].wsu_n_25\,
      P(5) => \genblk1[3].wsu_n_26\,
      P(4) => \genblk1[3].wsu_n_27\,
      P(3) => \genblk1[3].wsu_n_28\,
      P(2) => \genblk1[3].wsu_n_29\,
      P(1) => \genblk1[3].wsu_n_30\,
      P(0) => \genblk1[3].wsu_n_31\,
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\(3) => \genblk1[3].wsu_n_36\,
      \m_delay_reg[0]\(2) => \genblk1[3].wsu_n_37\,
      \m_delay_reg[0]\(1) => \genblk1[3].wsu_n_38\,
      \m_delay_reg[0]\(0) => \genblk1[3].wsu_n_39\,
      \m_delay_reg[0]_0\(3) => \genblk1[3].wsu_n_40\,
      \m_delay_reg[0]_0\(2) => \genblk1[3].wsu_n_41\,
      \m_delay_reg[0]_0\(1) => \genblk1[3].wsu_n_42\,
      \m_delay_reg[0]_0\(0) => \genblk1[3].wsu_n_43\,
      \m_delay_reg[0]_1\(3) => \genblk1[3].wsu_n_44\,
      \m_delay_reg[0]_1\(2) => \genblk1[3].wsu_n_45\,
      \m_delay_reg[0]_1\(1) => \genblk1[3].wsu_n_46\,
      \m_delay_reg[0]_1\(0) => \genblk1[3].wsu_n_47\,
      \m_delay_reg[0]_2\(3) => \genblk1[3].wsu_n_48\,
      \m_delay_reg[0]_2\(2) => \genblk1[3].wsu_n_49\,
      \m_delay_reg[0]_2\(1) => \genblk1[3].wsu_n_50\,
      \m_delay_reg[0]_2\(0) => \genblk1[3].wsu_n_51\,
      \m_delay_reg[0]_3\(3) => \genblk1[3].wsu_n_52\,
      \m_delay_reg[0]_3\(2) => \genblk1[3].wsu_n_53\,
      \m_delay_reg[0]_3\(1) => \genblk1[3].wsu_n_54\,
      \m_delay_reg[0]_3\(0) => \genblk1[3].wsu_n_55\,
      \m_delay_reg[0]_4\(3) => \genblk1[3].wsu_n_56\,
      \m_delay_reg[0]_4\(2) => \genblk1[3].wsu_n_57\,
      \m_delay_reg[0]_4\(1) => \genblk1[3].wsu_n_58\,
      \m_delay_reg[0]_4\(0) => \genblk1[3].wsu_n_59\,
      \m_delay_reg[0]_5\(3) => \genblk1[3].wsu_n_60\,
      \m_delay_reg[0]_5\(2) => \genblk1[3].wsu_n_61\,
      \m_delay_reg[0]_5\(1) => \genblk1[3].wsu_n_62\,
      \m_delay_reg[0]_5\(0) => \genblk1[3].wsu_n_63\,
      \m_delay_reg[0]_6\(0) => \genblk1[3].wsu_n_64\,
      \m_delay_reg[0]_7\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_8\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_9\(30) => \genblk1[2].wsu_n_0\,
      \m_delay_reg[0]_9\(29) => \genblk1[2].wsu_n_1\,
      \m_delay_reg[0]_9\(28) => \genblk1[2].wsu_n_2\,
      \m_delay_reg[0]_9\(27) => \genblk1[2].wsu_n_3\,
      \m_delay_reg[0]_9\(26) => \genblk1[2].wsu_n_4\,
      \m_delay_reg[0]_9\(25) => \genblk1[2].wsu_n_5\,
      \m_delay_reg[0]_9\(24) => \genblk1[2].wsu_n_6\,
      \m_delay_reg[0]_9\(23) => \genblk1[2].wsu_n_7\,
      \m_delay_reg[0]_9\(22) => \genblk1[2].wsu_n_8\,
      \m_delay_reg[0]_9\(21) => \genblk1[2].wsu_n_9\,
      \m_delay_reg[0]_9\(20) => \genblk1[2].wsu_n_10\,
      \m_delay_reg[0]_9\(19) => \genblk1[2].wsu_n_11\,
      \m_delay_reg[0]_9\(18) => \genblk1[2].wsu_n_12\,
      \m_delay_reg[0]_9\(17) => \genblk1[2].wsu_n_13\,
      \m_delay_reg[0]_9\(16) => \genblk1[2].wsu_n_14\,
      \m_delay_reg[0]_9\(15) => \genblk1[2].wsu_n_15\,
      \m_delay_reg[0]_9\(14) => \genblk1[2].wsu_n_16\,
      \m_delay_reg[0]_9\(13) => \genblk1[2].wsu_n_17\,
      \m_delay_reg[0]_9\(12) => \genblk1[2].wsu_n_18\,
      \m_delay_reg[0]_9\(11) => \genblk1[2].wsu_n_19\,
      \m_delay_reg[0]_9\(10) => \genblk1[2].wsu_n_20\,
      \m_delay_reg[0]_9\(9) => \genblk1[2].wsu_n_21\,
      \m_delay_reg[0]_9\(8) => \genblk1[2].wsu_n_22\,
      \m_delay_reg[0]_9\(7) => \genblk1[2].wsu_n_23\,
      \m_delay_reg[0]_9\(6) => \genblk1[2].wsu_n_24\,
      \m_delay_reg[0]_9\(5) => \genblk1[2].wsu_n_25\,
      \m_delay_reg[0]_9\(4) => \genblk1[2].wsu_n_26\,
      \m_delay_reg[0]_9\(3) => \genblk1[2].wsu_n_27\,
      \m_delay_reg[0]_9\(2) => \genblk1[2].wsu_n_28\,
      \m_delay_reg[0]_9\(1) => \genblk1[2].wsu_n_29\,
      \m_delay_reg[0]_9\(0) => \genblk1[2].wsu_n_30\
    );
\msub_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \msub_reg_reg[7]\(3),
      O => \B_reg[7]_0\(3)
    );
\msub_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \msub_reg_reg[7]\(2),
      O => \B_reg[7]_0\(2)
    );
\msub_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \msub_reg_reg[7]\(1),
      O => \B_reg[7]_0\(1)
    );
\msub_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \msub_reg_reg[7]\(0),
      O => \B_reg[7]_0\(0)
    );
\msub_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \msub_reg_reg[11]\(3),
      O => \B_reg[11]_0\(3)
    );
\msub_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \msub_reg_reg[11]\(2),
      O => \B_reg[11]_0\(2)
    );
\msub_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \msub_reg_reg[11]\(1),
      O => \B_reg[11]_0\(1)
    );
\msub_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \msub_reg_reg[11]\(0),
      O => \B_reg[11]_0\(0)
    );
\msub_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \msub_reg_reg[15]\(3),
      O => \B_reg[15]_0\(3)
    );
\msub_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \msub_reg_reg[15]\(2),
      O => \B_reg[15]_0\(2)
    );
\msub_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \msub_reg_reg[15]\(1),
      O => \B_reg[15]_0\(1)
    );
\msub_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \msub_reg_reg[15]\(0),
      O => \B_reg[15]_0\(0)
    );
\msub_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \msub_reg_reg[19]\(3),
      O => \B_reg[19]_0\(3)
    );
\msub_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \msub_reg_reg[19]\(2),
      O => \B_reg[19]_0\(2)
    );
\msub_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \msub_reg_reg[19]\(1),
      O => \B_reg[19]_0\(1)
    );
\msub_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \msub_reg_reg[19]\(0),
      O => \B_reg[19]_0\(0)
    );
\msub_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \msub_reg_reg[23]\(3),
      O => \B_reg[23]_0\(3)
    );
\msub_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \msub_reg_reg[23]\(2),
      O => \B_reg[23]_0\(2)
    );
\msub_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \msub_reg_reg[23]\(1),
      O => \B_reg[23]_0\(1)
    );
\msub_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \msub_reg_reg[23]\(0),
      O => \B_reg[23]_0\(0)
    );
\msub_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \msub_reg_reg[27]\(3),
      O => \B_reg[27]_0\(3)
    );
\msub_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \msub_reg_reg[27]\(2),
      O => \B_reg[27]_0\(2)
    );
\msub_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \msub_reg_reg[27]\(1),
      O => \B_reg[27]_0\(1)
    );
\msub_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \msub_reg_reg[27]\(0),
      O => \B_reg[27]_0\(0)
    );
\msub_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \msub_reg_reg[31]\(3),
      O => \B_reg[31]_0\(3)
    );
\msub_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \msub_reg_reg[31]\(2),
      O => \B_reg[31]_0\(2)
    );
\msub_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \msub_reg_reg[31]\(1),
      O => \B_reg[31]_0\(1)
    );
\msub_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \msub_reg_reg[31]\(0),
      O => \B_reg[31]_0\(0)
    );
\msub_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => DI(3),
      O => S(3)
    );
\msub_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => DI(2),
      O => S(2)
    );
\msub_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => DI(1),
      O => S(1)
    );
\msub_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => DI(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50 : entity is "wlmont_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50 is
  signal \B[0]_i_1_n_0\ : STD_LOGIC;
  signal \B[10]_i_1_n_0\ : STD_LOGIC;
  signal \B[11]_i_1_n_0\ : STD_LOGIC;
  signal \B[12]_i_1_n_0\ : STD_LOGIC;
  signal \B[13]_i_1_n_0\ : STD_LOGIC;
  signal \B[14]_i_1_n_0\ : STD_LOGIC;
  signal \B[15]_i_1_n_0\ : STD_LOGIC;
  signal \B[16]_i_1_n_0\ : STD_LOGIC;
  signal \B[17]_i_1_n_0\ : STD_LOGIC;
  signal \B[18]_i_1_n_0\ : STD_LOGIC;
  signal \B[19]_i_1_n_0\ : STD_LOGIC;
  signal \B[1]_i_1_n_0\ : STD_LOGIC;
  signal \B[20]_i_1_n_0\ : STD_LOGIC;
  signal \B[21]_i_1_n_0\ : STD_LOGIC;
  signal \B[22]_i_1_n_0\ : STD_LOGIC;
  signal \B[23]_i_1_n_0\ : STD_LOGIC;
  signal \B[24]_i_1_n_0\ : STD_LOGIC;
  signal \B[25]_i_1_n_0\ : STD_LOGIC;
  signal \B[26]_i_1_n_0\ : STD_LOGIC;
  signal \B[27]_i_1_n_0\ : STD_LOGIC;
  signal \B[28]_i_1_n_0\ : STD_LOGIC;
  signal \B[29]_i_1_n_0\ : STD_LOGIC;
  signal \B[2]_i_1_n_0\ : STD_LOGIC;
  signal \B[30]_i_1_n_0\ : STD_LOGIC;
  signal \B[31]_i_1_n_0\ : STD_LOGIC;
  signal \B[3]_i_1_n_0\ : STD_LOGIC;
  signal \B[4]_i_1_n_0\ : STD_LOGIC;
  signal \B[5]_i_1_n_0\ : STD_LOGIC;
  signal \B[6]_i_1_n_0\ : STD_LOGIC;
  signal \B[7]_i_1_n_0\ : STD_LOGIC;
  signal \B[8]_i_1_n_0\ : STD_LOGIC;
  signal \B[9]_i_1_n_0\ : STD_LOGIC;
  signal B_q : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \B_q_carry__0_n_0\ : STD_LOGIC;
  signal \B_q_carry__0_n_1\ : STD_LOGIC;
  signal \B_q_carry__0_n_2\ : STD_LOGIC;
  signal \B_q_carry__0_n_3\ : STD_LOGIC;
  signal \B_q_carry__1_n_0\ : STD_LOGIC;
  signal \B_q_carry__1_n_1\ : STD_LOGIC;
  signal \B_q_carry__1_n_2\ : STD_LOGIC;
  signal \B_q_carry__1_n_3\ : STD_LOGIC;
  signal \B_q_carry__2_n_0\ : STD_LOGIC;
  signal \B_q_carry__2_n_1\ : STD_LOGIC;
  signal \B_q_carry__2_n_2\ : STD_LOGIC;
  signal \B_q_carry__2_n_3\ : STD_LOGIC;
  signal \B_q_carry__3_n_0\ : STD_LOGIC;
  signal \B_q_carry__3_n_1\ : STD_LOGIC;
  signal \B_q_carry__3_n_2\ : STD_LOGIC;
  signal \B_q_carry__3_n_3\ : STD_LOGIC;
  signal \B_q_carry__4_n_0\ : STD_LOGIC;
  signal \B_q_carry__4_n_1\ : STD_LOGIC;
  signal \B_q_carry__4_n_2\ : STD_LOGIC;
  signal \B_q_carry__4_n_3\ : STD_LOGIC;
  signal \B_q_carry__5_n_0\ : STD_LOGIC;
  signal \B_q_carry__5_n_1\ : STD_LOGIC;
  signal \B_q_carry__5_n_2\ : STD_LOGIC;
  signal \B_q_carry__5_n_3\ : STD_LOGIC;
  signal \B_q_carry__6_n_0\ : STD_LOGIC;
  signal \B_q_carry__6_n_1\ : STD_LOGIC;
  signal \B_q_carry__6_n_2\ : STD_LOGIC;
  signal \B_q_carry__6_n_3\ : STD_LOGIC;
  signal B_q_carry_n_0 : STD_LOGIC;
  signal B_q_carry_n_1 : STD_LOGIC;
  signal B_q_carry_n_2 : STD_LOGIC;
  signal B_q_carry_n_3 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal T2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \genblk1[0].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_57\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_58\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_59\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_60\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_61\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_62\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_63\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_64\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_9\ : STD_LOGIC;
  signal \NLW_B_q_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_q_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \B[10]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \B[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \B[12]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \B[13]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \B[14]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \B[15]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \B[16]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \B[17]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \B[18]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \B[19]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \B[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \B[20]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \B[21]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \B[22]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \B[23]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \B[24]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \B[25]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \B[26]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B[27]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B[28]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \B[29]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \B[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B[30]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \B[31]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \B[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \B[6]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \B[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \B[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \B[9]_i_1\ : label is "soft_lutpair176";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of B_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__7\ : label is 35;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\B[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_31\,
      I1 => B_q(32),
      I2 => B_q(0),
      O => \B[0]_i_1_n_0\
    );
\B[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_21\,
      I1 => B_q(32),
      I2 => B_q(10),
      O => \B[10]_i_1_n_0\
    );
\B[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_20\,
      I1 => B_q(32),
      I2 => B_q(11),
      O => \B[11]_i_1_n_0\
    );
\B[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_19\,
      I1 => B_q(32),
      I2 => B_q(12),
      O => \B[12]_i_1_n_0\
    );
\B[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_18\,
      I1 => B_q(32),
      I2 => B_q(13),
      O => \B[13]_i_1_n_0\
    );
\B[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_17\,
      I1 => B_q(32),
      I2 => B_q(14),
      O => \B[14]_i_1_n_0\
    );
\B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_16\,
      I1 => B_q(32),
      I2 => B_q(15),
      O => \B[15]_i_1_n_0\
    );
\B[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_15\,
      I1 => B_q(32),
      I2 => B_q(16),
      O => \B[16]_i_1_n_0\
    );
\B[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_14\,
      I1 => B_q(32),
      I2 => B_q(17),
      O => \B[17]_i_1_n_0\
    );
\B[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_13\,
      I1 => B_q(32),
      I2 => B_q(18),
      O => \B[18]_i_1_n_0\
    );
\B[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_12\,
      I1 => B_q(32),
      I2 => B_q(19),
      O => \B[19]_i_1_n_0\
    );
\B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_30\,
      I1 => B_q(32),
      I2 => B_q(1),
      O => \B[1]_i_1_n_0\
    );
\B[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_11\,
      I1 => B_q(32),
      I2 => B_q(20),
      O => \B[20]_i_1_n_0\
    );
\B[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_10\,
      I1 => B_q(32),
      I2 => B_q(21),
      O => \B[21]_i_1_n_0\
    );
\B[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_9\,
      I1 => B_q(32),
      I2 => B_q(22),
      O => \B[22]_i_1_n_0\
    );
\B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_8\,
      I1 => B_q(32),
      I2 => B_q(23),
      O => \B[23]_i_1_n_0\
    );
\B[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_7\,
      I1 => B_q(32),
      I2 => B_q(24),
      O => \B[24]_i_1_n_0\
    );
\B[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_6\,
      I1 => B_q(32),
      I2 => B_q(25),
      O => \B[25]_i_1_n_0\
    );
\B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_5\,
      I1 => B_q(32),
      I2 => B_q(26),
      O => \B[26]_i_1_n_0\
    );
\B[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_4\,
      I1 => B_q(32),
      I2 => B_q(27),
      O => \B[27]_i_1_n_0\
    );
\B[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_3\,
      I1 => B_q(32),
      I2 => B_q(28),
      O => \B[28]_i_1_n_0\
    );
\B[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_2\,
      I1 => B_q(32),
      I2 => B_q(29),
      O => \B[29]_i_1_n_0\
    );
\B[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_29\,
      I1 => B_q(32),
      I2 => B_q(2),
      O => \B[2]_i_1_n_0\
    );
\B[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_1\,
      I1 => B_q(32),
      I2 => B_q(30),
      O => \B[30]_i_1_n_0\
    );
\B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_0\,
      I1 => B_q(32),
      I2 => B_q(31),
      O => \B[31]_i_1_n_0\
    );
\B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_28\,
      I1 => B_q(32),
      I2 => B_q(3),
      O => \B[3]_i_1_n_0\
    );
\B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_27\,
      I1 => B_q(32),
      I2 => B_q(4),
      O => \B[4]_i_1_n_0\
    );
\B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_26\,
      I1 => B_q(32),
      I2 => B_q(5),
      O => \B[5]_i_1_n_0\
    );
\B[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_25\,
      I1 => B_q(32),
      I2 => B_q(6),
      O => \B[6]_i_1_n_0\
    );
\B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_24\,
      I1 => B_q(32),
      I2 => B_q(7),
      O => \B[7]_i_1_n_0\
    );
\B[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_23\,
      I1 => B_q(32),
      I2 => B_q(8),
      O => \B[8]_i_1_n_0\
    );
\B[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_22\,
      I1 => B_q(32),
      I2 => B_q(9),
      O => \B[9]_i_1_n_0\
    );
B_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_q_carry_n_0,
      CO(2) => B_q_carry_n_1,
      CO(1) => B_q_carry_n_2,
      CO(0) => B_q_carry_n_3,
      CYINIT => '1',
      DI(3) => \genblk1[3].wsu_n_28\,
      DI(2) => \genblk1[3].wsu_n_29\,
      DI(1) => \genblk1[3].wsu_n_30\,
      DI(0) => \genblk1[3].wsu_n_31\,
      O(3 downto 0) => B_q(3 downto 0),
      S(3) => \genblk1[3].wsu_n_56\,
      S(2) => \genblk1[3].wsu_n_57\,
      S(1) => \genblk1[3].wsu_n_58\,
      S(0) => \genblk1[3].wsu_n_59\
    );
\B_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_q_carry_n_0,
      CO(3) => \B_q_carry__0_n_0\,
      CO(2) => \B_q_carry__0_n_1\,
      CO(1) => \B_q_carry__0_n_2\,
      CO(0) => \B_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_24\,
      DI(2) => \genblk1[3].wsu_n_25\,
      DI(1) => \genblk1[3].wsu_n_26\,
      DI(0) => \genblk1[3].wsu_n_27\,
      O(3 downto 0) => B_q(7 downto 4),
      S(3) => \genblk1[3].wsu_n_60\,
      S(2) => \genblk1[3].wsu_n_61\,
      S(1) => \genblk1[3].wsu_n_62\,
      S(0) => \genblk1[3].wsu_n_63\
    );
\B_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__0_n_0\,
      CO(3) => \B_q_carry__1_n_0\,
      CO(2) => \B_q_carry__1_n_1\,
      CO(1) => \B_q_carry__1_n_2\,
      CO(0) => \B_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_20\,
      DI(2) => \genblk1[3].wsu_n_21\,
      DI(1) => \genblk1[3].wsu_n_22\,
      DI(0) => \genblk1[3].wsu_n_23\,
      O(3 downto 0) => B_q(11 downto 8),
      S(3) => \genblk1[3].wsu_n_36\,
      S(2) => \genblk1[3].wsu_n_37\,
      S(1) => \genblk1[3].wsu_n_38\,
      S(0) => \genblk1[3].wsu_n_39\
    );
\B_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__1_n_0\,
      CO(3) => \B_q_carry__2_n_0\,
      CO(2) => \B_q_carry__2_n_1\,
      CO(1) => \B_q_carry__2_n_2\,
      CO(0) => \B_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_16\,
      DI(2) => \genblk1[3].wsu_n_17\,
      DI(1) => \genblk1[3].wsu_n_18\,
      DI(0) => \genblk1[3].wsu_n_19\,
      O(3 downto 0) => B_q(15 downto 12),
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\
    );
\B_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__2_n_0\,
      CO(3) => \B_q_carry__3_n_0\,
      CO(2) => \B_q_carry__3_n_1\,
      CO(1) => \B_q_carry__3_n_2\,
      CO(0) => \B_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_12\,
      DI(2) => \genblk1[3].wsu_n_13\,
      DI(1) => \genblk1[3].wsu_n_14\,
      DI(0) => \genblk1[3].wsu_n_15\,
      O(3 downto 0) => B_q(19 downto 16),
      S(3) => \genblk1[3].wsu_n_40\,
      S(2) => \genblk1[3].wsu_n_41\,
      S(1) => \genblk1[3].wsu_n_42\,
      S(0) => \genblk1[3].wsu_n_43\
    );
\B_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__3_n_0\,
      CO(3) => \B_q_carry__4_n_0\,
      CO(2) => \B_q_carry__4_n_1\,
      CO(1) => \B_q_carry__4_n_2\,
      CO(0) => \B_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_8\,
      DI(2) => \genblk1[3].wsu_n_9\,
      DI(1) => \genblk1[3].wsu_n_10\,
      DI(0) => \genblk1[3].wsu_n_11\,
      O(3 downto 0) => B_q(23 downto 20),
      S(3) => \genblk1[3].wsu_n_52\,
      S(2) => \genblk1[3].wsu_n_53\,
      S(1) => \genblk1[3].wsu_n_54\,
      S(0) => \genblk1[3].wsu_n_55\
    );
\B_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__4_n_0\,
      CO(3) => \B_q_carry__5_n_0\,
      CO(2) => \B_q_carry__5_n_1\,
      CO(1) => \B_q_carry__5_n_2\,
      CO(0) => \B_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_4\,
      DI(2) => \genblk1[3].wsu_n_5\,
      DI(1) => \genblk1[3].wsu_n_6\,
      DI(0) => \genblk1[3].wsu_n_7\,
      O(3 downto 0) => B_q(27 downto 24),
      S(3) => \genblk1[3].wsu_n_48\,
      S(2) => \genblk1[3].wsu_n_49\,
      S(1) => \genblk1[3].wsu_n_50\,
      S(0) => \genblk1[3].wsu_n_51\
    );
\B_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__5_n_0\,
      CO(3) => \B_q_carry__6_n_0\,
      CO(2) => \B_q_carry__6_n_1\,
      CO(1) => \B_q_carry__6_n_2\,
      CO(0) => \B_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_0\,
      DI(2) => \genblk1[3].wsu_n_1\,
      DI(1) => \genblk1[3].wsu_n_2\,
      DI(0) => \genblk1[3].wsu_n_3\,
      O(3 downto 0) => B_q(31 downto 28),
      S(3) => \genblk1[3].wsu_n_44\,
      S(2) => \genblk1[3].wsu_n_45\,
      S(1) => \genblk1[3].wsu_n_46\,
      S(0) => \genblk1[3].wsu_n_47\
    );
\B_q_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__6_n_0\,
      CO(3 downto 0) => \NLW_B_q_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_B_q_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => B_q(32),
      S(3 downto 1) => B"000",
      S(0) => \genblk1[3].wsu_n_64\
    );
\B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[15]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[16]_i_1_n_0\,
      Q => \^q\(16),
      R => '0'
    );
\B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[17]_i_1_n_0\,
      Q => \^q\(17),
      R => '0'
    );
\B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[18]_i_1_n_0\,
      Q => \^q\(18),
      R => '0'
    );
\B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[19]_i_1_n_0\,
      Q => \^q\(19),
      R => '0'
    );
\B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[20]_i_1_n_0\,
      Q => \^q\(20),
      R => '0'
    );
\B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[21]_i_1_n_0\,
      Q => \^q\(21),
      R => '0'
    );
\B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[22]_i_1_n_0\,
      Q => \^q\(22),
      R => '0'
    );
\B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[23]_i_1_n_0\,
      Q => \^q\(23),
      R => '0'
    );
\B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[24]_i_1_n_0\,
      Q => \^q\(24),
      R => '0'
    );
\B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[25]_i_1_n_0\,
      Q => \^q\(25),
      R => '0'
    );
\B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[26]_i_1_n_0\,
      Q => \^q\(26),
      R => '0'
    );
\B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[27]_i_1_n_0\,
      Q => \^q\(27),
      R => '0'
    );
\B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[28]_i_1_n_0\,
      Q => \^q\(28),
      R => '0'
    );
\B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[29]_i_1_n_0\,
      Q => \^q\(29),
      R => '0'
    );
\B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[30]_i_1_n_0\,
      Q => \^q\(30),
      R => '0'
    );
\B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[31]_i_1_n_0\,
      Q => \^q\(31),
      R => '0'
    );
\B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\genblk1[0].wsu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51
     port map (
      B(8 downto 0) => B(8 downto 0),
      D(32 downto 0) => D(32 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      \T2H_reg_reg[1][10]_0\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]_0\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]_0\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]_0\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]_0\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]_0\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]_0\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]_0\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]_0\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]_0\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]_0\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]_0\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]_0\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]_0\ => \T2H_reg_reg[1][9]\,
      \To_reg[8]_0\ => \genblk1[0].wsu_n_0\,
      \To_reg[8]_1\(8) => T2(8),
      \To_reg[8]_1\(7) => \genblk1[0].wsu_n_2\,
      \To_reg[8]_1\(6) => \genblk1[0].wsu_n_3\,
      \To_reg[8]_1\(5) => \genblk1[0].wsu_n_4\,
      \To_reg[8]_1\(4) => \genblk1[0].wsu_n_5\,
      \To_reg[8]_1\(3) => \genblk1[0].wsu_n_6\,
      \To_reg[8]_1\(2) => \genblk1[0].wsu_n_7\,
      \To_reg[8]_1\(1) => \genblk1[0].wsu_n_8\,
      \To_reg[8]_1\(0) => \genblk1[0].wsu_n_9\,
      clk => clk,
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[1].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52\
     port map (
      B(7) => T2_0(8),
      B(6) => \genblk1[1].wsu_n_42\,
      B(5) => \genblk1[1].wsu_n_43\,
      B(4) => \genblk1[1].wsu_n_44\,
      B(3) => \genblk1[1].wsu_n_45\,
      B(2) => \genblk1[1].wsu_n_46\,
      B(1) => \genblk1[1].wsu_n_47\,
      B(0) => \genblk1[1].wsu_n_48\,
      P(39) => \genblk1[1].wsu_n_0\,
      P(38) => \genblk1[1].wsu_n_1\,
      P(37) => \genblk1[1].wsu_n_2\,
      P(36) => \genblk1[1].wsu_n_3\,
      P(35) => \genblk1[1].wsu_n_4\,
      P(34) => \genblk1[1].wsu_n_5\,
      P(33) => \genblk1[1].wsu_n_6\,
      P(32) => \genblk1[1].wsu_n_7\,
      P(31) => \genblk1[1].wsu_n_8\,
      P(30) => \genblk1[1].wsu_n_9\,
      P(29) => \genblk1[1].wsu_n_10\,
      P(28) => \genblk1[1].wsu_n_11\,
      P(27) => \genblk1[1].wsu_n_12\,
      P(26) => \genblk1[1].wsu_n_13\,
      P(25) => \genblk1[1].wsu_n_14\,
      P(24) => \genblk1[1].wsu_n_15\,
      P(23) => \genblk1[1].wsu_n_16\,
      P(22) => \genblk1[1].wsu_n_17\,
      P(21) => \genblk1[1].wsu_n_18\,
      P(20) => \genblk1[1].wsu_n_19\,
      P(19) => \genblk1[1].wsu_n_20\,
      P(18) => \genblk1[1].wsu_n_21\,
      P(17) => \genblk1[1].wsu_n_22\,
      P(16) => \genblk1[1].wsu_n_23\,
      P(15) => \genblk1[1].wsu_n_24\,
      P(14) => \genblk1[1].wsu_n_25\,
      P(13) => \genblk1[1].wsu_n_26\,
      P(12) => \genblk1[1].wsu_n_27\,
      P(11) => \genblk1[1].wsu_n_28\,
      P(10) => \genblk1[1].wsu_n_29\,
      P(9) => \genblk1[1].wsu_n_30\,
      P(8) => \genblk1[1].wsu_n_31\,
      P(7) => \genblk1[1].wsu_n_32\,
      P(6) => \genblk1[1].wsu_n_33\,
      P(5) => \genblk1[1].wsu_n_34\,
      P(4) => \genblk1[1].wsu_n_35\,
      P(3) => \genblk1[1].wsu_n_36\,
      P(2) => \genblk1[1].wsu_n_37\,
      P(1) => \genblk1[1].wsu_n_38\,
      P(0) => \genblk1[1].wsu_n_39\,
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_0\ => \genblk1[0].wsu_n_0\,
      \m_delay_reg[0]_1\(8) => T2(8),
      \m_delay_reg[0]_1\(7) => \genblk1[0].wsu_n_2\,
      \m_delay_reg[0]_1\(6) => \genblk1[0].wsu_n_3\,
      \m_delay_reg[0]_1\(5) => \genblk1[0].wsu_n_4\,
      \m_delay_reg[0]_1\(4) => \genblk1[0].wsu_n_5\,
      \m_delay_reg[0]_1\(3) => \genblk1[0].wsu_n_6\,
      \m_delay_reg[0]_1\(2) => \genblk1[0].wsu_n_7\,
      \m_delay_reg[0]_1\(1) => \genblk1[0].wsu_n_8\,
      \m_delay_reg[0]_1\(0) => \genblk1[0].wsu_n_9\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[2].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53\
     port map (
      B(8) => T2_0(8),
      B(7) => \genblk1[1].wsu_n_42\,
      B(6) => \genblk1[1].wsu_n_43\,
      B(5) => \genblk1[1].wsu_n_44\,
      B(4) => \genblk1[1].wsu_n_45\,
      B(3) => \genblk1[1].wsu_n_46\,
      B(2) => \genblk1[1].wsu_n_47\,
      B(1) => \genblk1[1].wsu_n_48\,
      B(0) => \genblk1[1].wsu_n_39\,
      P(31) => \genblk1[2].wsu_n_0\,
      P(30) => \genblk1[2].wsu_n_1\,
      P(29) => \genblk1[2].wsu_n_2\,
      P(28) => \genblk1[2].wsu_n_3\,
      P(27) => \genblk1[2].wsu_n_4\,
      P(26) => \genblk1[2].wsu_n_5\,
      P(25) => \genblk1[2].wsu_n_6\,
      P(24) => \genblk1[2].wsu_n_7\,
      P(23) => \genblk1[2].wsu_n_8\,
      P(22) => \genblk1[2].wsu_n_9\,
      P(21) => \genblk1[2].wsu_n_10\,
      P(20) => \genblk1[2].wsu_n_11\,
      P(19) => \genblk1[2].wsu_n_12\,
      P(18) => \genblk1[2].wsu_n_13\,
      P(17) => \genblk1[2].wsu_n_14\,
      P(16) => \genblk1[2].wsu_n_15\,
      P(15) => \genblk1[2].wsu_n_16\,
      P(14) => \genblk1[2].wsu_n_17\,
      P(13) => \genblk1[2].wsu_n_18\,
      P(12) => \genblk1[2].wsu_n_19\,
      P(11) => \genblk1[2].wsu_n_20\,
      P(10) => \genblk1[2].wsu_n_21\,
      P(9) => \genblk1[2].wsu_n_22\,
      P(8) => \genblk1[2].wsu_n_23\,
      P(7) => \genblk1[2].wsu_n_24\,
      P(6) => \genblk1[2].wsu_n_25\,
      P(5) => \genblk1[2].wsu_n_26\,
      P(4) => \genblk1[2].wsu_n_27\,
      P(3) => \genblk1[2].wsu_n_28\,
      P(2) => \genblk1[2].wsu_n_29\,
      P(1) => \genblk1[2].wsu_n_30\,
      P(0) => \genblk1[2].wsu_n_31\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_0\(7) => T2_1(8),
      \m_delay_reg[0]_0\(6) => \genblk1[2].wsu_n_34\,
      \m_delay_reg[0]_0\(5) => \genblk1[2].wsu_n_35\,
      \m_delay_reg[0]_0\(4) => \genblk1[2].wsu_n_36\,
      \m_delay_reg[0]_0\(3) => \genblk1[2].wsu_n_37\,
      \m_delay_reg[0]_0\(2) => \genblk1[2].wsu_n_38\,
      \m_delay_reg[0]_0\(1) => \genblk1[2].wsu_n_39\,
      \m_delay_reg[0]_0\(0) => \genblk1[2].wsu_n_40\,
      \m_delay_reg[0]_1\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_3\(38) => \genblk1[1].wsu_n_0\,
      \m_delay_reg[0]_3\(37) => \genblk1[1].wsu_n_1\,
      \m_delay_reg[0]_3\(36) => \genblk1[1].wsu_n_2\,
      \m_delay_reg[0]_3\(35) => \genblk1[1].wsu_n_3\,
      \m_delay_reg[0]_3\(34) => \genblk1[1].wsu_n_4\,
      \m_delay_reg[0]_3\(33) => \genblk1[1].wsu_n_5\,
      \m_delay_reg[0]_3\(32) => \genblk1[1].wsu_n_6\,
      \m_delay_reg[0]_3\(31) => \genblk1[1].wsu_n_7\,
      \m_delay_reg[0]_3\(30) => \genblk1[1].wsu_n_8\,
      \m_delay_reg[0]_3\(29) => \genblk1[1].wsu_n_9\,
      \m_delay_reg[0]_3\(28) => \genblk1[1].wsu_n_10\,
      \m_delay_reg[0]_3\(27) => \genblk1[1].wsu_n_11\,
      \m_delay_reg[0]_3\(26) => \genblk1[1].wsu_n_12\,
      \m_delay_reg[0]_3\(25) => \genblk1[1].wsu_n_13\,
      \m_delay_reg[0]_3\(24) => \genblk1[1].wsu_n_14\,
      \m_delay_reg[0]_3\(23) => \genblk1[1].wsu_n_15\,
      \m_delay_reg[0]_3\(22) => \genblk1[1].wsu_n_16\,
      \m_delay_reg[0]_3\(21) => \genblk1[1].wsu_n_17\,
      \m_delay_reg[0]_3\(20) => \genblk1[1].wsu_n_18\,
      \m_delay_reg[0]_3\(19) => \genblk1[1].wsu_n_19\,
      \m_delay_reg[0]_3\(18) => \genblk1[1].wsu_n_20\,
      \m_delay_reg[0]_3\(17) => \genblk1[1].wsu_n_21\,
      \m_delay_reg[0]_3\(16) => \genblk1[1].wsu_n_22\,
      \m_delay_reg[0]_3\(15) => \genblk1[1].wsu_n_23\,
      \m_delay_reg[0]_3\(14) => \genblk1[1].wsu_n_24\,
      \m_delay_reg[0]_3\(13) => \genblk1[1].wsu_n_25\,
      \m_delay_reg[0]_3\(12) => \genblk1[1].wsu_n_26\,
      \m_delay_reg[0]_3\(11) => \genblk1[1].wsu_n_27\,
      \m_delay_reg[0]_3\(10) => \genblk1[1].wsu_n_28\,
      \m_delay_reg[0]_3\(9) => \genblk1[1].wsu_n_29\,
      \m_delay_reg[0]_3\(8) => \genblk1[1].wsu_n_30\,
      \m_delay_reg[0]_3\(7) => \genblk1[1].wsu_n_31\,
      \m_delay_reg[0]_3\(6) => \genblk1[1].wsu_n_32\,
      \m_delay_reg[0]_3\(5) => \genblk1[1].wsu_n_33\,
      \m_delay_reg[0]_3\(4) => \genblk1[1].wsu_n_34\,
      \m_delay_reg[0]_3\(3) => \genblk1[1].wsu_n_35\,
      \m_delay_reg[0]_3\(2) => \genblk1[1].wsu_n_36\,
      \m_delay_reg[0]_3\(1) => \genblk1[1].wsu_n_37\,
      \m_delay_reg[0]_3\(0) => \genblk1[1].wsu_n_38\
    );
\genblk1[3].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54\
     port map (
      B(8) => T2_1(8),
      B(7) => \genblk1[2].wsu_n_34\,
      B(6) => \genblk1[2].wsu_n_35\,
      B(5) => \genblk1[2].wsu_n_36\,
      B(4) => \genblk1[2].wsu_n_37\,
      B(3) => \genblk1[2].wsu_n_38\,
      B(2) => \genblk1[2].wsu_n_39\,
      B(1) => \genblk1[2].wsu_n_40\,
      B(0) => \genblk1[2].wsu_n_31\,
      P(31) => \genblk1[3].wsu_n_0\,
      P(30) => \genblk1[3].wsu_n_1\,
      P(29) => \genblk1[3].wsu_n_2\,
      P(28) => \genblk1[3].wsu_n_3\,
      P(27) => \genblk1[3].wsu_n_4\,
      P(26) => \genblk1[3].wsu_n_5\,
      P(25) => \genblk1[3].wsu_n_6\,
      P(24) => \genblk1[3].wsu_n_7\,
      P(23) => \genblk1[3].wsu_n_8\,
      P(22) => \genblk1[3].wsu_n_9\,
      P(21) => \genblk1[3].wsu_n_10\,
      P(20) => \genblk1[3].wsu_n_11\,
      P(19) => \genblk1[3].wsu_n_12\,
      P(18) => \genblk1[3].wsu_n_13\,
      P(17) => \genblk1[3].wsu_n_14\,
      P(16) => \genblk1[3].wsu_n_15\,
      P(15) => \genblk1[3].wsu_n_16\,
      P(14) => \genblk1[3].wsu_n_17\,
      P(13) => \genblk1[3].wsu_n_18\,
      P(12) => \genblk1[3].wsu_n_19\,
      P(11) => \genblk1[3].wsu_n_20\,
      P(10) => \genblk1[3].wsu_n_21\,
      P(9) => \genblk1[3].wsu_n_22\,
      P(8) => \genblk1[3].wsu_n_23\,
      P(7) => \genblk1[3].wsu_n_24\,
      P(6) => \genblk1[3].wsu_n_25\,
      P(5) => \genblk1[3].wsu_n_26\,
      P(4) => \genblk1[3].wsu_n_27\,
      P(3) => \genblk1[3].wsu_n_28\,
      P(2) => \genblk1[3].wsu_n_29\,
      P(1) => \genblk1[3].wsu_n_30\,
      P(0) => \genblk1[3].wsu_n_31\,
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\(3) => \genblk1[3].wsu_n_36\,
      \m_delay_reg[0]\(2) => \genblk1[3].wsu_n_37\,
      \m_delay_reg[0]\(1) => \genblk1[3].wsu_n_38\,
      \m_delay_reg[0]\(0) => \genblk1[3].wsu_n_39\,
      \m_delay_reg[0]_0\(3) => \genblk1[3].wsu_n_40\,
      \m_delay_reg[0]_0\(2) => \genblk1[3].wsu_n_41\,
      \m_delay_reg[0]_0\(1) => \genblk1[3].wsu_n_42\,
      \m_delay_reg[0]_0\(0) => \genblk1[3].wsu_n_43\,
      \m_delay_reg[0]_1\(3) => \genblk1[3].wsu_n_44\,
      \m_delay_reg[0]_1\(2) => \genblk1[3].wsu_n_45\,
      \m_delay_reg[0]_1\(1) => \genblk1[3].wsu_n_46\,
      \m_delay_reg[0]_1\(0) => \genblk1[3].wsu_n_47\,
      \m_delay_reg[0]_2\(3) => \genblk1[3].wsu_n_48\,
      \m_delay_reg[0]_2\(2) => \genblk1[3].wsu_n_49\,
      \m_delay_reg[0]_2\(1) => \genblk1[3].wsu_n_50\,
      \m_delay_reg[0]_2\(0) => \genblk1[3].wsu_n_51\,
      \m_delay_reg[0]_3\(3) => \genblk1[3].wsu_n_52\,
      \m_delay_reg[0]_3\(2) => \genblk1[3].wsu_n_53\,
      \m_delay_reg[0]_3\(1) => \genblk1[3].wsu_n_54\,
      \m_delay_reg[0]_3\(0) => \genblk1[3].wsu_n_55\,
      \m_delay_reg[0]_4\(3) => \genblk1[3].wsu_n_56\,
      \m_delay_reg[0]_4\(2) => \genblk1[3].wsu_n_57\,
      \m_delay_reg[0]_4\(1) => \genblk1[3].wsu_n_58\,
      \m_delay_reg[0]_4\(0) => \genblk1[3].wsu_n_59\,
      \m_delay_reg[0]_5\(3) => \genblk1[3].wsu_n_60\,
      \m_delay_reg[0]_5\(2) => \genblk1[3].wsu_n_61\,
      \m_delay_reg[0]_5\(1) => \genblk1[3].wsu_n_62\,
      \m_delay_reg[0]_5\(0) => \genblk1[3].wsu_n_63\,
      \m_delay_reg[0]_6\(0) => \genblk1[3].wsu_n_64\,
      \m_delay_reg[0]_7\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_8\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_9\(30) => \genblk1[2].wsu_n_0\,
      \m_delay_reg[0]_9\(29) => \genblk1[2].wsu_n_1\,
      \m_delay_reg[0]_9\(28) => \genblk1[2].wsu_n_2\,
      \m_delay_reg[0]_9\(27) => \genblk1[2].wsu_n_3\,
      \m_delay_reg[0]_9\(26) => \genblk1[2].wsu_n_4\,
      \m_delay_reg[0]_9\(25) => \genblk1[2].wsu_n_5\,
      \m_delay_reg[0]_9\(24) => \genblk1[2].wsu_n_6\,
      \m_delay_reg[0]_9\(23) => \genblk1[2].wsu_n_7\,
      \m_delay_reg[0]_9\(22) => \genblk1[2].wsu_n_8\,
      \m_delay_reg[0]_9\(21) => \genblk1[2].wsu_n_9\,
      \m_delay_reg[0]_9\(20) => \genblk1[2].wsu_n_10\,
      \m_delay_reg[0]_9\(19) => \genblk1[2].wsu_n_11\,
      \m_delay_reg[0]_9\(18) => \genblk1[2].wsu_n_12\,
      \m_delay_reg[0]_9\(17) => \genblk1[2].wsu_n_13\,
      \m_delay_reg[0]_9\(16) => \genblk1[2].wsu_n_14\,
      \m_delay_reg[0]_9\(15) => \genblk1[2].wsu_n_15\,
      \m_delay_reg[0]_9\(14) => \genblk1[2].wsu_n_16\,
      \m_delay_reg[0]_9\(13) => \genblk1[2].wsu_n_17\,
      \m_delay_reg[0]_9\(12) => \genblk1[2].wsu_n_18\,
      \m_delay_reg[0]_9\(11) => \genblk1[2].wsu_n_19\,
      \m_delay_reg[0]_9\(10) => \genblk1[2].wsu_n_20\,
      \m_delay_reg[0]_9\(9) => \genblk1[2].wsu_n_21\,
      \m_delay_reg[0]_9\(8) => \genblk1[2].wsu_n_22\,
      \m_delay_reg[0]_9\(7) => \genblk1[2].wsu_n_23\,
      \m_delay_reg[0]_9\(6) => \genblk1[2].wsu_n_24\,
      \m_delay_reg[0]_9\(5) => \genblk1[2].wsu_n_25\,
      \m_delay_reg[0]_9\(4) => \genblk1[2].wsu_n_26\,
      \m_delay_reg[0]_9\(3) => \genblk1[2].wsu_n_27\,
      \m_delay_reg[0]_9\(2) => \genblk1[2].wsu_n_28\,
      \m_delay_reg[0]_9\(1) => \genblk1[2].wsu_n_29\,
      \m_delay_reg[0]_9\(0) => \genblk1[2].wsu_n_30\
    );
\msub_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \msub_reg_reg[7]\(3),
      O => \B_reg[7]_0\(3)
    );
\msub_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \msub_reg_reg[7]\(2),
      O => \B_reg[7]_0\(2)
    );
\msub_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \msub_reg_reg[7]\(1),
      O => \B_reg[7]_0\(1)
    );
\msub_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \msub_reg_reg[7]\(0),
      O => \B_reg[7]_0\(0)
    );
\msub_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \msub_reg_reg[11]\(3),
      O => \B_reg[11]_0\(3)
    );
\msub_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \msub_reg_reg[11]\(2),
      O => \B_reg[11]_0\(2)
    );
\msub_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \msub_reg_reg[11]\(1),
      O => \B_reg[11]_0\(1)
    );
\msub_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \msub_reg_reg[11]\(0),
      O => \B_reg[11]_0\(0)
    );
\msub_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \msub_reg_reg[15]\(3),
      O => \B_reg[15]_0\(3)
    );
\msub_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \msub_reg_reg[15]\(2),
      O => \B_reg[15]_0\(2)
    );
\msub_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \msub_reg_reg[15]\(1),
      O => \B_reg[15]_0\(1)
    );
\msub_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \msub_reg_reg[15]\(0),
      O => \B_reg[15]_0\(0)
    );
\msub_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \msub_reg_reg[19]\(3),
      O => \B_reg[19]_0\(3)
    );
\msub_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \msub_reg_reg[19]\(2),
      O => \B_reg[19]_0\(2)
    );
\msub_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \msub_reg_reg[19]\(1),
      O => \B_reg[19]_0\(1)
    );
\msub_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \msub_reg_reg[19]\(0),
      O => \B_reg[19]_0\(0)
    );
\msub_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \msub_reg_reg[23]\(3),
      O => \B_reg[23]_0\(3)
    );
\msub_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \msub_reg_reg[23]\(2),
      O => \B_reg[23]_0\(2)
    );
\msub_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \msub_reg_reg[23]\(1),
      O => \B_reg[23]_0\(1)
    );
\msub_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \msub_reg_reg[23]\(0),
      O => \B_reg[23]_0\(0)
    );
\msub_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \msub_reg_reg[27]\(3),
      O => \B_reg[27]_0\(3)
    );
\msub_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \msub_reg_reg[27]\(2),
      O => \B_reg[27]_0\(2)
    );
\msub_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \msub_reg_reg[27]\(1),
      O => \B_reg[27]_0\(1)
    );
\msub_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \msub_reg_reg[27]\(0),
      O => \B_reg[27]_0\(0)
    );
\msub_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \msub_reg_reg[31]\(3),
      O => \B_reg[31]_0\(3)
    );
\msub_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \msub_reg_reg[31]\(2),
      O => \B_reg[31]_0\(2)
    );
\msub_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \msub_reg_reg[31]\(1),
      O => \B_reg[31]_0\(1)
    );
\msub_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \msub_reg_reg[31]\(0),
      O => \B_reg[31]_0\(0)
    );
msub_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => DI(3),
      O => S(3)
    );
msub_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => DI(2),
      O => S(2)
    );
msub_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => DI(1),
      O => S(1)
    );
msub_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => DI(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6 : entity is "wlmont_p0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6 is
  signal \B[0]_i_1_n_0\ : STD_LOGIC;
  signal \B[10]_i_1_n_0\ : STD_LOGIC;
  signal \B[11]_i_1_n_0\ : STD_LOGIC;
  signal \B[12]_i_1_n_0\ : STD_LOGIC;
  signal \B[13]_i_1_n_0\ : STD_LOGIC;
  signal \B[14]_i_1_n_0\ : STD_LOGIC;
  signal \B[15]_i_1_n_0\ : STD_LOGIC;
  signal \B[16]_i_1_n_0\ : STD_LOGIC;
  signal \B[17]_i_1_n_0\ : STD_LOGIC;
  signal \B[18]_i_1_n_0\ : STD_LOGIC;
  signal \B[19]_i_1_n_0\ : STD_LOGIC;
  signal \B[1]_i_1_n_0\ : STD_LOGIC;
  signal \B[20]_i_1_n_0\ : STD_LOGIC;
  signal \B[21]_i_1_n_0\ : STD_LOGIC;
  signal \B[22]_i_1_n_0\ : STD_LOGIC;
  signal \B[23]_i_1_n_0\ : STD_LOGIC;
  signal \B[24]_i_1_n_0\ : STD_LOGIC;
  signal \B[25]_i_1_n_0\ : STD_LOGIC;
  signal \B[26]_i_1_n_0\ : STD_LOGIC;
  signal \B[27]_i_1_n_0\ : STD_LOGIC;
  signal \B[28]_i_1_n_0\ : STD_LOGIC;
  signal \B[29]_i_1_n_0\ : STD_LOGIC;
  signal \B[2]_i_1_n_0\ : STD_LOGIC;
  signal \B[30]_i_1_n_0\ : STD_LOGIC;
  signal \B[31]_i_1_n_0\ : STD_LOGIC;
  signal \B[3]_i_1_n_0\ : STD_LOGIC;
  signal \B[4]_i_1_n_0\ : STD_LOGIC;
  signal \B[5]_i_1_n_0\ : STD_LOGIC;
  signal \B[6]_i_1_n_0\ : STD_LOGIC;
  signal \B[7]_i_1_n_0\ : STD_LOGIC;
  signal \B[8]_i_1_n_0\ : STD_LOGIC;
  signal \B[9]_i_1_n_0\ : STD_LOGIC;
  signal B_q : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \B_q_carry__0_n_0\ : STD_LOGIC;
  signal \B_q_carry__0_n_1\ : STD_LOGIC;
  signal \B_q_carry__0_n_2\ : STD_LOGIC;
  signal \B_q_carry__0_n_3\ : STD_LOGIC;
  signal \B_q_carry__1_n_0\ : STD_LOGIC;
  signal \B_q_carry__1_n_1\ : STD_LOGIC;
  signal \B_q_carry__1_n_2\ : STD_LOGIC;
  signal \B_q_carry__1_n_3\ : STD_LOGIC;
  signal \B_q_carry__2_n_0\ : STD_LOGIC;
  signal \B_q_carry__2_n_1\ : STD_LOGIC;
  signal \B_q_carry__2_n_2\ : STD_LOGIC;
  signal \B_q_carry__2_n_3\ : STD_LOGIC;
  signal \B_q_carry__3_n_0\ : STD_LOGIC;
  signal \B_q_carry__3_n_1\ : STD_LOGIC;
  signal \B_q_carry__3_n_2\ : STD_LOGIC;
  signal \B_q_carry__3_n_3\ : STD_LOGIC;
  signal \B_q_carry__4_n_0\ : STD_LOGIC;
  signal \B_q_carry__4_n_1\ : STD_LOGIC;
  signal \B_q_carry__4_n_2\ : STD_LOGIC;
  signal \B_q_carry__4_n_3\ : STD_LOGIC;
  signal \B_q_carry__5_n_0\ : STD_LOGIC;
  signal \B_q_carry__5_n_1\ : STD_LOGIC;
  signal \B_q_carry__5_n_2\ : STD_LOGIC;
  signal \B_q_carry__5_n_3\ : STD_LOGIC;
  signal \B_q_carry__6_n_0\ : STD_LOGIC;
  signal \B_q_carry__6_n_1\ : STD_LOGIC;
  signal \B_q_carry__6_n_2\ : STD_LOGIC;
  signal \B_q_carry__6_n_3\ : STD_LOGIC;
  signal B_q_carry_n_0 : STD_LOGIC;
  signal B_q_carry_n_1 : STD_LOGIC;
  signal B_q_carry_n_2 : STD_LOGIC;
  signal B_q_carry_n_3 : STD_LOGIC;
  signal T2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal T2_1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \genblk1[0].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[0].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[1].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[2].wsu_n_9\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_0\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_1\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_10\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_11\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_12\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_13\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_14\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_15\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_16\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_17\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_18\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_19\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_2\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_20\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_21\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_22\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_23\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_24\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_25\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_26\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_27\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_28\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_29\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_3\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_30\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_31\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_32\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_33\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_34\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_35\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_36\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_37\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_38\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_39\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_4\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_40\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_41\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_42\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_43\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_44\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_45\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_46\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_47\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_48\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_49\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_5\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_50\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_51\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_52\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_53\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_54\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_55\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_56\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_57\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_58\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_59\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_6\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_60\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_61\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_62\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_63\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_64\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_7\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_8\ : STD_LOGIC;
  signal \genblk1[3].wsu_n_9\ : STD_LOGIC;
  signal \NLW_B_q_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_q_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \B[10]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \B[11]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \B[12]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B[13]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B[14]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B[15]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B[16]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B[17]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B[18]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \B[19]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \B[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \B[20]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \B[21]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \B[22]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \B[23]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \B[24]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B[25]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B[26]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \B[27]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \B[28]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \B[29]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \B[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \B[30]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \B[31]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \B[3]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \B[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \B[5]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \B[6]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \B[7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \B[8]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \B[9]_i_1\ : label is "soft_lutpair341";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of B_q_carry : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \B_q_carry__7\ : label is 35;
begin
\B[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_31\,
      I1 => B_q(32),
      I2 => B_q(0),
      O => \B[0]_i_1_n_0\
    );
\B[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_21\,
      I1 => B_q(32),
      I2 => B_q(10),
      O => \B[10]_i_1_n_0\
    );
\B[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_20\,
      I1 => B_q(32),
      I2 => B_q(11),
      O => \B[11]_i_1_n_0\
    );
\B[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_19\,
      I1 => B_q(32),
      I2 => B_q(12),
      O => \B[12]_i_1_n_0\
    );
\B[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_18\,
      I1 => B_q(32),
      I2 => B_q(13),
      O => \B[13]_i_1_n_0\
    );
\B[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_17\,
      I1 => B_q(32),
      I2 => B_q(14),
      O => \B[14]_i_1_n_0\
    );
\B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_16\,
      I1 => B_q(32),
      I2 => B_q(15),
      O => \B[15]_i_1_n_0\
    );
\B[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_15\,
      I1 => B_q(32),
      I2 => B_q(16),
      O => \B[16]_i_1_n_0\
    );
\B[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_14\,
      I1 => B_q(32),
      I2 => B_q(17),
      O => \B[17]_i_1_n_0\
    );
\B[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_13\,
      I1 => B_q(32),
      I2 => B_q(18),
      O => \B[18]_i_1_n_0\
    );
\B[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_12\,
      I1 => B_q(32),
      I2 => B_q(19),
      O => \B[19]_i_1_n_0\
    );
\B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_30\,
      I1 => B_q(32),
      I2 => B_q(1),
      O => \B[1]_i_1_n_0\
    );
\B[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_11\,
      I1 => B_q(32),
      I2 => B_q(20),
      O => \B[20]_i_1_n_0\
    );
\B[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_10\,
      I1 => B_q(32),
      I2 => B_q(21),
      O => \B[21]_i_1_n_0\
    );
\B[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_9\,
      I1 => B_q(32),
      I2 => B_q(22),
      O => \B[22]_i_1_n_0\
    );
\B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_8\,
      I1 => B_q(32),
      I2 => B_q(23),
      O => \B[23]_i_1_n_0\
    );
\B[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_7\,
      I1 => B_q(32),
      I2 => B_q(24),
      O => \B[24]_i_1_n_0\
    );
\B[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_6\,
      I1 => B_q(32),
      I2 => B_q(25),
      O => \B[25]_i_1_n_0\
    );
\B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_5\,
      I1 => B_q(32),
      I2 => B_q(26),
      O => \B[26]_i_1_n_0\
    );
\B[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_4\,
      I1 => B_q(32),
      I2 => B_q(27),
      O => \B[27]_i_1_n_0\
    );
\B[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_3\,
      I1 => B_q(32),
      I2 => B_q(28),
      O => \B[28]_i_1_n_0\
    );
\B[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_2\,
      I1 => B_q(32),
      I2 => B_q(29),
      O => \B[29]_i_1_n_0\
    );
\B[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_29\,
      I1 => B_q(32),
      I2 => B_q(2),
      O => \B[2]_i_1_n_0\
    );
\B[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_1\,
      I1 => B_q(32),
      I2 => B_q(30),
      O => \B[30]_i_1_n_0\
    );
\B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_0\,
      I1 => B_q(32),
      I2 => B_q(31),
      O => \B[31]_i_1_n_0\
    );
\B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_28\,
      I1 => B_q(32),
      I2 => B_q(3),
      O => \B[3]_i_1_n_0\
    );
\B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_27\,
      I1 => B_q(32),
      I2 => B_q(4),
      O => \B[4]_i_1_n_0\
    );
\B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_26\,
      I1 => B_q(32),
      I2 => B_q(5),
      O => \B[5]_i_1_n_0\
    );
\B[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_25\,
      I1 => B_q(32),
      I2 => B_q(6),
      O => \B[6]_i_1_n_0\
    );
\B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_24\,
      I1 => B_q(32),
      I2 => B_q(7),
      O => \B[7]_i_1_n_0\
    );
\B[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_23\,
      I1 => B_q(32),
      I2 => B_q(8),
      O => \B[8]_i_1_n_0\
    );
\B[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \genblk1[3].wsu_n_22\,
      I1 => B_q(32),
      I2 => B_q(9),
      O => \B[9]_i_1_n_0\
    );
B_q_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_q_carry_n_0,
      CO(2) => B_q_carry_n_1,
      CO(1) => B_q_carry_n_2,
      CO(0) => B_q_carry_n_3,
      CYINIT => '1',
      DI(3) => \genblk1[3].wsu_n_28\,
      DI(2) => \genblk1[3].wsu_n_29\,
      DI(1) => \genblk1[3].wsu_n_30\,
      DI(0) => \genblk1[3].wsu_n_31\,
      O(3 downto 0) => B_q(3 downto 0),
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\
    );
\B_q_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_q_carry_n_0,
      CO(3) => \B_q_carry__0_n_0\,
      CO(2) => \B_q_carry__0_n_1\,
      CO(1) => \B_q_carry__0_n_2\,
      CO(0) => \B_q_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_24\,
      DI(2) => \genblk1[3].wsu_n_25\,
      DI(1) => \genblk1[3].wsu_n_26\,
      DI(0) => \genblk1[3].wsu_n_27\,
      O(3 downto 0) => B_q(7 downto 4),
      S(3) => \genblk1[3].wsu_n_36\,
      S(2) => \genblk1[3].wsu_n_37\,
      S(1) => \genblk1[3].wsu_n_38\,
      S(0) => \genblk1[3].wsu_n_39\
    );
\B_q_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__0_n_0\,
      CO(3) => \B_q_carry__1_n_0\,
      CO(2) => \B_q_carry__1_n_1\,
      CO(1) => \B_q_carry__1_n_2\,
      CO(0) => \B_q_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_20\,
      DI(2) => \genblk1[3].wsu_n_21\,
      DI(1) => \genblk1[3].wsu_n_22\,
      DI(0) => \genblk1[3].wsu_n_23\,
      O(3 downto 0) => B_q(11 downto 8),
      S(3) => \genblk1[3].wsu_n_40\,
      S(2) => \genblk1[3].wsu_n_41\,
      S(1) => \genblk1[3].wsu_n_42\,
      S(0) => \genblk1[3].wsu_n_43\
    );
\B_q_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__1_n_0\,
      CO(3) => \B_q_carry__2_n_0\,
      CO(2) => \B_q_carry__2_n_1\,
      CO(1) => \B_q_carry__2_n_2\,
      CO(0) => \B_q_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_16\,
      DI(2) => \genblk1[3].wsu_n_17\,
      DI(1) => \genblk1[3].wsu_n_18\,
      DI(0) => \genblk1[3].wsu_n_19\,
      O(3 downto 0) => B_q(15 downto 12),
      S(3) => \genblk1[3].wsu_n_44\,
      S(2) => \genblk1[3].wsu_n_45\,
      S(1) => \genblk1[3].wsu_n_46\,
      S(0) => \genblk1[3].wsu_n_47\
    );
\B_q_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__2_n_0\,
      CO(3) => \B_q_carry__3_n_0\,
      CO(2) => \B_q_carry__3_n_1\,
      CO(1) => \B_q_carry__3_n_2\,
      CO(0) => \B_q_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_12\,
      DI(2) => \genblk1[3].wsu_n_13\,
      DI(1) => \genblk1[3].wsu_n_14\,
      DI(0) => \genblk1[3].wsu_n_15\,
      O(3 downto 0) => B_q(19 downto 16),
      S(3) => \genblk1[3].wsu_n_48\,
      S(2) => \genblk1[3].wsu_n_49\,
      S(1) => \genblk1[3].wsu_n_50\,
      S(0) => \genblk1[3].wsu_n_51\
    );
\B_q_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__3_n_0\,
      CO(3) => \B_q_carry__4_n_0\,
      CO(2) => \B_q_carry__4_n_1\,
      CO(1) => \B_q_carry__4_n_2\,
      CO(0) => \B_q_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_8\,
      DI(2) => \genblk1[3].wsu_n_9\,
      DI(1) => \genblk1[3].wsu_n_10\,
      DI(0) => \genblk1[3].wsu_n_11\,
      O(3 downto 0) => B_q(23 downto 20),
      S(3) => \genblk1[3].wsu_n_52\,
      S(2) => \genblk1[3].wsu_n_53\,
      S(1) => \genblk1[3].wsu_n_54\,
      S(0) => \genblk1[3].wsu_n_55\
    );
\B_q_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__4_n_0\,
      CO(3) => \B_q_carry__5_n_0\,
      CO(2) => \B_q_carry__5_n_1\,
      CO(1) => \B_q_carry__5_n_2\,
      CO(0) => \B_q_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_4\,
      DI(2) => \genblk1[3].wsu_n_5\,
      DI(1) => \genblk1[3].wsu_n_6\,
      DI(0) => \genblk1[3].wsu_n_7\,
      O(3 downto 0) => B_q(27 downto 24),
      S(3) => \genblk1[3].wsu_n_56\,
      S(2) => \genblk1[3].wsu_n_57\,
      S(1) => \genblk1[3].wsu_n_58\,
      S(0) => \genblk1[3].wsu_n_59\
    );
\B_q_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__5_n_0\,
      CO(3) => \B_q_carry__6_n_0\,
      CO(2) => \B_q_carry__6_n_1\,
      CO(1) => \B_q_carry__6_n_2\,
      CO(0) => \B_q_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \genblk1[3].wsu_n_0\,
      DI(2) => \genblk1[3].wsu_n_1\,
      DI(1) => \genblk1[3].wsu_n_2\,
      DI(0) => \genblk1[3].wsu_n_3\,
      O(3 downto 0) => B_q(31 downto 28),
      S(3) => \genblk1[3].wsu_n_60\,
      S(2) => \genblk1[3].wsu_n_61\,
      S(1) => \genblk1[3].wsu_n_62\,
      S(0) => \genblk1[3].wsu_n_63\
    );
\B_q_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_q_carry__6_n_0\,
      CO(3 downto 0) => \NLW_B_q_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_B_q_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => B_q(32),
      S(3 downto 1) => B"000",
      S(0) => \genblk1[3].wsu_n_64\
    );
\B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[10]_i_1_n_0\,
      Q => Q(10),
      R => '0'
    );
\B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[11]_i_1_n_0\,
      Q => Q(11),
      R => '0'
    );
\B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[12]_i_1_n_0\,
      Q => Q(12),
      R => '0'
    );
\B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[13]_i_1_n_0\,
      Q => Q(13),
      R => '0'
    );
\B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[14]_i_1_n_0\,
      Q => Q(14),
      R => '0'
    );
\B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[15]_i_1_n_0\,
      Q => Q(15),
      R => '0'
    );
\B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[16]_i_1_n_0\,
      Q => Q(16),
      R => '0'
    );
\B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[17]_i_1_n_0\,
      Q => Q(17),
      R => '0'
    );
\B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[18]_i_1_n_0\,
      Q => Q(18),
      R => '0'
    );
\B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[19]_i_1_n_0\,
      Q => Q(19),
      R => '0'
    );
\B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[20]_i_1_n_0\,
      Q => Q(20),
      R => '0'
    );
\B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[21]_i_1_n_0\,
      Q => Q(21),
      R => '0'
    );
\B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[22]_i_1_n_0\,
      Q => Q(22),
      R => '0'
    );
\B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[23]_i_1_n_0\,
      Q => Q(23),
      R => '0'
    );
\B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[24]_i_1_n_0\,
      Q => Q(24),
      R => '0'
    );
\B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[25]_i_1_n_0\,
      Q => Q(25),
      R => '0'
    );
\B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[26]_i_1_n_0\,
      Q => Q(26),
      R => '0'
    );
\B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[27]_i_1_n_0\,
      Q => Q(27),
      R => '0'
    );
\B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[28]_i_1_n_0\,
      Q => Q(28),
      R => '0'
    );
\B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[29]_i_1_n_0\,
      Q => Q(29),
      R => '0'
    );
\B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[2]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[30]_i_1_n_0\,
      Q => Q(30),
      R => '0'
    );
\B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[31]_i_1_n_0\,
      Q => Q(31),
      R => '0'
    );
\B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[3]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[4]_i_1_n_0\,
      Q => Q(4),
      R => '0'
    );
\B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[5]_i_1_n_0\,
      Q => Q(5),
      R => '0'
    );
\B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[6]_i_1_n_0\,
      Q => Q(6),
      R => '0'
    );
\B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[7]_i_1_n_0\,
      Q => Q(7),
      R => '0'
    );
\B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[8]_i_1_n_0\,
      Q => Q(8),
      R => '0'
    );
\B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B[9]_i_1_n_0\,
      Q => Q(9),
      R => '0'
    );
\genblk1[0].wsu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7
     port map (
      B(8 downto 0) => B(8 downto 0),
      D(32 downto 0) => D(32 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      \T2H_reg_reg[1][10]_0\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]_0\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]_0\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]_0\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]_0\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]_0\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]_0\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]_0\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]_0\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]_0\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]_0\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]_0\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]_0\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]_0\ => \T2H_reg_reg[1][9]\,
      \To_reg[8]_0\ => \genblk1[0].wsu_n_0\,
      \To_reg[8]_1\(8) => T2(8),
      \To_reg[8]_1\(7) => \genblk1[0].wsu_n_2\,
      \To_reg[8]_1\(6) => \genblk1[0].wsu_n_3\,
      \To_reg[8]_1\(5) => \genblk1[0].wsu_n_4\,
      \To_reg[8]_1\(4) => \genblk1[0].wsu_n_5\,
      \To_reg[8]_1\(3) => \genblk1[0].wsu_n_6\,
      \To_reg[8]_1\(2) => \genblk1[0].wsu_n_7\,
      \To_reg[8]_1\(1) => \genblk1[0].wsu_n_8\,
      \To_reg[8]_1\(0) => \genblk1[0].wsu_n_9\,
      clk => clk,
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[1].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8\
     port map (
      B(7) => T2_0(8),
      B(6) => \genblk1[1].wsu_n_42\,
      B(5) => \genblk1[1].wsu_n_43\,
      B(4) => \genblk1[1].wsu_n_44\,
      B(3) => \genblk1[1].wsu_n_45\,
      B(2) => \genblk1[1].wsu_n_46\,
      B(1) => \genblk1[1].wsu_n_47\,
      B(0) => \genblk1[1].wsu_n_48\,
      P(39) => \genblk1[1].wsu_n_0\,
      P(38) => \genblk1[1].wsu_n_1\,
      P(37) => \genblk1[1].wsu_n_2\,
      P(36) => \genblk1[1].wsu_n_3\,
      P(35) => \genblk1[1].wsu_n_4\,
      P(34) => \genblk1[1].wsu_n_5\,
      P(33) => \genblk1[1].wsu_n_6\,
      P(32) => \genblk1[1].wsu_n_7\,
      P(31) => \genblk1[1].wsu_n_8\,
      P(30) => \genblk1[1].wsu_n_9\,
      P(29) => \genblk1[1].wsu_n_10\,
      P(28) => \genblk1[1].wsu_n_11\,
      P(27) => \genblk1[1].wsu_n_12\,
      P(26) => \genblk1[1].wsu_n_13\,
      P(25) => \genblk1[1].wsu_n_14\,
      P(24) => \genblk1[1].wsu_n_15\,
      P(23) => \genblk1[1].wsu_n_16\,
      P(22) => \genblk1[1].wsu_n_17\,
      P(21) => \genblk1[1].wsu_n_18\,
      P(20) => \genblk1[1].wsu_n_19\,
      P(19) => \genblk1[1].wsu_n_20\,
      P(18) => \genblk1[1].wsu_n_21\,
      P(17) => \genblk1[1].wsu_n_22\,
      P(16) => \genblk1[1].wsu_n_23\,
      P(15) => \genblk1[1].wsu_n_24\,
      P(14) => \genblk1[1].wsu_n_25\,
      P(13) => \genblk1[1].wsu_n_26\,
      P(12) => \genblk1[1].wsu_n_27\,
      P(11) => \genblk1[1].wsu_n_28\,
      P(10) => \genblk1[1].wsu_n_29\,
      P(9) => \genblk1[1].wsu_n_30\,
      P(8) => \genblk1[1].wsu_n_31\,
      P(7) => \genblk1[1].wsu_n_32\,
      P(6) => \genblk1[1].wsu_n_33\,
      P(5) => \genblk1[1].wsu_n_34\,
      P(4) => \genblk1[1].wsu_n_35\,
      P(3) => \genblk1[1].wsu_n_36\,
      P(2) => \genblk1[1].wsu_n_37\,
      P(1) => \genblk1[1].wsu_n_38\,
      P(0) => \genblk1[1].wsu_n_39\,
      Q(46) => \genblk1[0].wsu_n_10\,
      Q(45) => \genblk1[0].wsu_n_11\,
      Q(44) => \genblk1[0].wsu_n_12\,
      Q(43) => \genblk1[0].wsu_n_13\,
      Q(42) => \genblk1[0].wsu_n_14\,
      Q(41) => \genblk1[0].wsu_n_15\,
      Q(40) => \genblk1[0].wsu_n_16\,
      Q(39) => \genblk1[0].wsu_n_17\,
      Q(38) => \genblk1[0].wsu_n_18\,
      Q(37) => \genblk1[0].wsu_n_19\,
      Q(36) => \genblk1[0].wsu_n_20\,
      Q(35) => \genblk1[0].wsu_n_21\,
      Q(34) => \genblk1[0].wsu_n_22\,
      Q(33) => \genblk1[0].wsu_n_23\,
      Q(32) => \genblk1[0].wsu_n_24\,
      Q(31) => \genblk1[0].wsu_n_25\,
      Q(30) => \genblk1[0].wsu_n_26\,
      Q(29) => \genblk1[0].wsu_n_27\,
      Q(28) => \genblk1[0].wsu_n_28\,
      Q(27) => \genblk1[0].wsu_n_29\,
      Q(26) => \genblk1[0].wsu_n_30\,
      Q(25) => \genblk1[0].wsu_n_31\,
      Q(24) => \genblk1[0].wsu_n_32\,
      Q(23) => \genblk1[0].wsu_n_33\,
      Q(22) => \genblk1[0].wsu_n_34\,
      Q(21) => \genblk1[0].wsu_n_35\,
      Q(20) => \genblk1[0].wsu_n_36\,
      Q(19) => \genblk1[0].wsu_n_37\,
      Q(18) => \genblk1[0].wsu_n_38\,
      Q(17) => \genblk1[0].wsu_n_39\,
      Q(16) => \genblk1[0].wsu_n_40\,
      Q(15) => \genblk1[0].wsu_n_41\,
      Q(14) => \genblk1[0].wsu_n_42\,
      Q(13) => \genblk1[0].wsu_n_43\,
      Q(12) => \genblk1[0].wsu_n_44\,
      Q(11) => \genblk1[0].wsu_n_45\,
      Q(10) => \genblk1[0].wsu_n_46\,
      Q(9) => \genblk1[0].wsu_n_47\,
      Q(8) => \genblk1[0].wsu_n_48\,
      Q(7) => \genblk1[0].wsu_n_49\,
      Q(6) => \genblk1[0].wsu_n_50\,
      Q(5) => \genblk1[0].wsu_n_51\,
      Q(4) => \genblk1[0].wsu_n_52\,
      Q(3) => \genblk1[0].wsu_n_53\,
      Q(2) => \genblk1[0].wsu_n_54\,
      Q(1) => \genblk1[0].wsu_n_55\,
      Q(0) => \genblk1[0].wsu_n_56\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_0\ => \genblk1[0].wsu_n_0\,
      \m_delay_reg[0]_1\(8) => T2(8),
      \m_delay_reg[0]_1\(7) => \genblk1[0].wsu_n_2\,
      \m_delay_reg[0]_1\(6) => \genblk1[0].wsu_n_3\,
      \m_delay_reg[0]_1\(5) => \genblk1[0].wsu_n_4\,
      \m_delay_reg[0]_1\(4) => \genblk1[0].wsu_n_5\,
      \m_delay_reg[0]_1\(3) => \genblk1[0].wsu_n_6\,
      \m_delay_reg[0]_1\(2) => \genblk1[0].wsu_n_7\,
      \m_delay_reg[0]_1\(1) => \genblk1[0].wsu_n_8\,
      \m_delay_reg[0]_1\(0) => \genblk1[0].wsu_n_9\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
\genblk1[2].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9\
     port map (
      B(8) => T2_0(8),
      B(7) => \genblk1[1].wsu_n_42\,
      B(6) => \genblk1[1].wsu_n_43\,
      B(5) => \genblk1[1].wsu_n_44\,
      B(4) => \genblk1[1].wsu_n_45\,
      B(3) => \genblk1[1].wsu_n_46\,
      B(2) => \genblk1[1].wsu_n_47\,
      B(1) => \genblk1[1].wsu_n_48\,
      B(0) => \genblk1[1].wsu_n_39\,
      P(31) => \genblk1[2].wsu_n_0\,
      P(30) => \genblk1[2].wsu_n_1\,
      P(29) => \genblk1[2].wsu_n_2\,
      P(28) => \genblk1[2].wsu_n_3\,
      P(27) => \genblk1[2].wsu_n_4\,
      P(26) => \genblk1[2].wsu_n_5\,
      P(25) => \genblk1[2].wsu_n_6\,
      P(24) => \genblk1[2].wsu_n_7\,
      P(23) => \genblk1[2].wsu_n_8\,
      P(22) => \genblk1[2].wsu_n_9\,
      P(21) => \genblk1[2].wsu_n_10\,
      P(20) => \genblk1[2].wsu_n_11\,
      P(19) => \genblk1[2].wsu_n_12\,
      P(18) => \genblk1[2].wsu_n_13\,
      P(17) => \genblk1[2].wsu_n_14\,
      P(16) => \genblk1[2].wsu_n_15\,
      P(15) => \genblk1[2].wsu_n_16\,
      P(14) => \genblk1[2].wsu_n_17\,
      P(13) => \genblk1[2].wsu_n_18\,
      P(12) => \genblk1[2].wsu_n_19\,
      P(11) => \genblk1[2].wsu_n_20\,
      P(10) => \genblk1[2].wsu_n_21\,
      P(9) => \genblk1[2].wsu_n_22\,
      P(8) => \genblk1[2].wsu_n_23\,
      P(7) => \genblk1[2].wsu_n_24\,
      P(6) => \genblk1[2].wsu_n_25\,
      P(5) => \genblk1[2].wsu_n_26\,
      P(4) => \genblk1[2].wsu_n_27\,
      P(3) => \genblk1[2].wsu_n_28\,
      P(2) => \genblk1[2].wsu_n_29\,
      P(1) => \genblk1[2].wsu_n_30\,
      P(0) => \genblk1[2].wsu_n_31\,
      clk => clk,
      \m_delay_reg[0]\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_0\(7) => T2_1(8),
      \m_delay_reg[0]_0\(6) => \genblk1[2].wsu_n_34\,
      \m_delay_reg[0]_0\(5) => \genblk1[2].wsu_n_35\,
      \m_delay_reg[0]_0\(4) => \genblk1[2].wsu_n_36\,
      \m_delay_reg[0]_0\(3) => \genblk1[2].wsu_n_37\,
      \m_delay_reg[0]_0\(2) => \genblk1[2].wsu_n_38\,
      \m_delay_reg[0]_0\(1) => \genblk1[2].wsu_n_39\,
      \m_delay_reg[0]_0\(0) => \genblk1[2].wsu_n_40\,
      \m_delay_reg[0]_1\ => \genblk1[1].wsu_n_40\,
      \m_delay_reg[0]_2\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_3\(38) => \genblk1[1].wsu_n_0\,
      \m_delay_reg[0]_3\(37) => \genblk1[1].wsu_n_1\,
      \m_delay_reg[0]_3\(36) => \genblk1[1].wsu_n_2\,
      \m_delay_reg[0]_3\(35) => \genblk1[1].wsu_n_3\,
      \m_delay_reg[0]_3\(34) => \genblk1[1].wsu_n_4\,
      \m_delay_reg[0]_3\(33) => \genblk1[1].wsu_n_5\,
      \m_delay_reg[0]_3\(32) => \genblk1[1].wsu_n_6\,
      \m_delay_reg[0]_3\(31) => \genblk1[1].wsu_n_7\,
      \m_delay_reg[0]_3\(30) => \genblk1[1].wsu_n_8\,
      \m_delay_reg[0]_3\(29) => \genblk1[1].wsu_n_9\,
      \m_delay_reg[0]_3\(28) => \genblk1[1].wsu_n_10\,
      \m_delay_reg[0]_3\(27) => \genblk1[1].wsu_n_11\,
      \m_delay_reg[0]_3\(26) => \genblk1[1].wsu_n_12\,
      \m_delay_reg[0]_3\(25) => \genblk1[1].wsu_n_13\,
      \m_delay_reg[0]_3\(24) => \genblk1[1].wsu_n_14\,
      \m_delay_reg[0]_3\(23) => \genblk1[1].wsu_n_15\,
      \m_delay_reg[0]_3\(22) => \genblk1[1].wsu_n_16\,
      \m_delay_reg[0]_3\(21) => \genblk1[1].wsu_n_17\,
      \m_delay_reg[0]_3\(20) => \genblk1[1].wsu_n_18\,
      \m_delay_reg[0]_3\(19) => \genblk1[1].wsu_n_19\,
      \m_delay_reg[0]_3\(18) => \genblk1[1].wsu_n_20\,
      \m_delay_reg[0]_3\(17) => \genblk1[1].wsu_n_21\,
      \m_delay_reg[0]_3\(16) => \genblk1[1].wsu_n_22\,
      \m_delay_reg[0]_3\(15) => \genblk1[1].wsu_n_23\,
      \m_delay_reg[0]_3\(14) => \genblk1[1].wsu_n_24\,
      \m_delay_reg[0]_3\(13) => \genblk1[1].wsu_n_25\,
      \m_delay_reg[0]_3\(12) => \genblk1[1].wsu_n_26\,
      \m_delay_reg[0]_3\(11) => \genblk1[1].wsu_n_27\,
      \m_delay_reg[0]_3\(10) => \genblk1[1].wsu_n_28\,
      \m_delay_reg[0]_3\(9) => \genblk1[1].wsu_n_29\,
      \m_delay_reg[0]_3\(8) => \genblk1[1].wsu_n_30\,
      \m_delay_reg[0]_3\(7) => \genblk1[1].wsu_n_31\,
      \m_delay_reg[0]_3\(6) => \genblk1[1].wsu_n_32\,
      \m_delay_reg[0]_3\(5) => \genblk1[1].wsu_n_33\,
      \m_delay_reg[0]_3\(4) => \genblk1[1].wsu_n_34\,
      \m_delay_reg[0]_3\(3) => \genblk1[1].wsu_n_35\,
      \m_delay_reg[0]_3\(2) => \genblk1[1].wsu_n_36\,
      \m_delay_reg[0]_3\(1) => \genblk1[1].wsu_n_37\,
      \m_delay_reg[0]_3\(0) => \genblk1[1].wsu_n_38\
    );
\genblk1[3].wsu\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10\
     port map (
      B(8) => T2_1(8),
      B(7) => \genblk1[2].wsu_n_34\,
      B(6) => \genblk1[2].wsu_n_35\,
      B(5) => \genblk1[2].wsu_n_36\,
      B(4) => \genblk1[2].wsu_n_37\,
      B(3) => \genblk1[2].wsu_n_38\,
      B(2) => \genblk1[2].wsu_n_39\,
      B(1) => \genblk1[2].wsu_n_40\,
      B(0) => \genblk1[2].wsu_n_31\,
      P(31) => \genblk1[3].wsu_n_0\,
      P(30) => \genblk1[3].wsu_n_1\,
      P(29) => \genblk1[3].wsu_n_2\,
      P(28) => \genblk1[3].wsu_n_3\,
      P(27) => \genblk1[3].wsu_n_4\,
      P(26) => \genblk1[3].wsu_n_5\,
      P(25) => \genblk1[3].wsu_n_6\,
      P(24) => \genblk1[3].wsu_n_7\,
      P(23) => \genblk1[3].wsu_n_8\,
      P(22) => \genblk1[3].wsu_n_9\,
      P(21) => \genblk1[3].wsu_n_10\,
      P(20) => \genblk1[3].wsu_n_11\,
      P(19) => \genblk1[3].wsu_n_12\,
      P(18) => \genblk1[3].wsu_n_13\,
      P(17) => \genblk1[3].wsu_n_14\,
      P(16) => \genblk1[3].wsu_n_15\,
      P(15) => \genblk1[3].wsu_n_16\,
      P(14) => \genblk1[3].wsu_n_17\,
      P(13) => \genblk1[3].wsu_n_18\,
      P(12) => \genblk1[3].wsu_n_19\,
      P(11) => \genblk1[3].wsu_n_20\,
      P(10) => \genblk1[3].wsu_n_21\,
      P(9) => \genblk1[3].wsu_n_22\,
      P(8) => \genblk1[3].wsu_n_23\,
      P(7) => \genblk1[3].wsu_n_24\,
      P(6) => \genblk1[3].wsu_n_25\,
      P(5) => \genblk1[3].wsu_n_26\,
      P(4) => \genblk1[3].wsu_n_27\,
      P(3) => \genblk1[3].wsu_n_28\,
      P(2) => \genblk1[3].wsu_n_29\,
      P(1) => \genblk1[3].wsu_n_30\,
      P(0) => \genblk1[3].wsu_n_31\,
      S(3) => \genblk1[3].wsu_n_32\,
      S(2) => \genblk1[3].wsu_n_33\,
      S(1) => \genblk1[3].wsu_n_34\,
      S(0) => \genblk1[3].wsu_n_35\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\(3) => \genblk1[3].wsu_n_36\,
      \m_delay_reg[0]\(2) => \genblk1[3].wsu_n_37\,
      \m_delay_reg[0]\(1) => \genblk1[3].wsu_n_38\,
      \m_delay_reg[0]\(0) => \genblk1[3].wsu_n_39\,
      \m_delay_reg[0]_0\(3) => \genblk1[3].wsu_n_40\,
      \m_delay_reg[0]_0\(2) => \genblk1[3].wsu_n_41\,
      \m_delay_reg[0]_0\(1) => \genblk1[3].wsu_n_42\,
      \m_delay_reg[0]_0\(0) => \genblk1[3].wsu_n_43\,
      \m_delay_reg[0]_1\(3) => \genblk1[3].wsu_n_44\,
      \m_delay_reg[0]_1\(2) => \genblk1[3].wsu_n_45\,
      \m_delay_reg[0]_1\(1) => \genblk1[3].wsu_n_46\,
      \m_delay_reg[0]_1\(0) => \genblk1[3].wsu_n_47\,
      \m_delay_reg[0]_2\(3) => \genblk1[3].wsu_n_48\,
      \m_delay_reg[0]_2\(2) => \genblk1[3].wsu_n_49\,
      \m_delay_reg[0]_2\(1) => \genblk1[3].wsu_n_50\,
      \m_delay_reg[0]_2\(0) => \genblk1[3].wsu_n_51\,
      \m_delay_reg[0]_3\(3) => \genblk1[3].wsu_n_52\,
      \m_delay_reg[0]_3\(2) => \genblk1[3].wsu_n_53\,
      \m_delay_reg[0]_3\(1) => \genblk1[3].wsu_n_54\,
      \m_delay_reg[0]_3\(0) => \genblk1[3].wsu_n_55\,
      \m_delay_reg[0]_4\(3) => \genblk1[3].wsu_n_56\,
      \m_delay_reg[0]_4\(2) => \genblk1[3].wsu_n_57\,
      \m_delay_reg[0]_4\(1) => \genblk1[3].wsu_n_58\,
      \m_delay_reg[0]_4\(0) => \genblk1[3].wsu_n_59\,
      \m_delay_reg[0]_5\(3) => \genblk1[3].wsu_n_60\,
      \m_delay_reg[0]_5\(2) => \genblk1[3].wsu_n_61\,
      \m_delay_reg[0]_5\(1) => \genblk1[3].wsu_n_62\,
      \m_delay_reg[0]_5\(0) => \genblk1[3].wsu_n_63\,
      \m_delay_reg[0]_6\(0) => \genblk1[3].wsu_n_64\,
      \m_delay_reg[0]_7\ => \genblk1[2].wsu_n_32\,
      \m_delay_reg[0]_8\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \m_delay_reg[0]_9\(30) => \genblk1[2].wsu_n_0\,
      \m_delay_reg[0]_9\(29) => \genblk1[2].wsu_n_1\,
      \m_delay_reg[0]_9\(28) => \genblk1[2].wsu_n_2\,
      \m_delay_reg[0]_9\(27) => \genblk1[2].wsu_n_3\,
      \m_delay_reg[0]_9\(26) => \genblk1[2].wsu_n_4\,
      \m_delay_reg[0]_9\(25) => \genblk1[2].wsu_n_5\,
      \m_delay_reg[0]_9\(24) => \genblk1[2].wsu_n_6\,
      \m_delay_reg[0]_9\(23) => \genblk1[2].wsu_n_7\,
      \m_delay_reg[0]_9\(22) => \genblk1[2].wsu_n_8\,
      \m_delay_reg[0]_9\(21) => \genblk1[2].wsu_n_9\,
      \m_delay_reg[0]_9\(20) => \genblk1[2].wsu_n_10\,
      \m_delay_reg[0]_9\(19) => \genblk1[2].wsu_n_11\,
      \m_delay_reg[0]_9\(18) => \genblk1[2].wsu_n_12\,
      \m_delay_reg[0]_9\(17) => \genblk1[2].wsu_n_13\,
      \m_delay_reg[0]_9\(16) => \genblk1[2].wsu_n_14\,
      \m_delay_reg[0]_9\(15) => \genblk1[2].wsu_n_15\,
      \m_delay_reg[0]_9\(14) => \genblk1[2].wsu_n_16\,
      \m_delay_reg[0]_9\(13) => \genblk1[2].wsu_n_17\,
      \m_delay_reg[0]_9\(12) => \genblk1[2].wsu_n_18\,
      \m_delay_reg[0]_9\(11) => \genblk1[2].wsu_n_19\,
      \m_delay_reg[0]_9\(10) => \genblk1[2].wsu_n_20\,
      \m_delay_reg[0]_9\(9) => \genblk1[2].wsu_n_21\,
      \m_delay_reg[0]_9\(8) => \genblk1[2].wsu_n_22\,
      \m_delay_reg[0]_9\(7) => \genblk1[2].wsu_n_23\,
      \m_delay_reg[0]_9\(6) => \genblk1[2].wsu_n_24\,
      \m_delay_reg[0]_9\(5) => \genblk1[2].wsu_n_25\,
      \m_delay_reg[0]_9\(4) => \genblk1[2].wsu_n_26\,
      \m_delay_reg[0]_9\(3) => \genblk1[2].wsu_n_27\,
      \m_delay_reg[0]_9\(2) => \genblk1[2].wsu_n_28\,
      \m_delay_reg[0]_9\(1) => \genblk1[2].wsu_n_29\,
      \m_delay_reg[0]_9\(0) => \genblk1[2].wsu_n_30\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3 is
begin
csatu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15 : entity is "csa_tree_6to3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15 is
begin
csatu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39 : entity is "csa_tree_6to3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39 is
begin
csatu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \genblk3[1].genblk1[1].p_product_reg[3]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \high_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \high_reg[1][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \high_reg[1][25]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59 : entity is "csa_tree_6to3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59 is
begin
csatu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60
     port map (
      D(24 downto 0) => D(24 downto 0),
      P(24 downto 0) => P(24 downto 0),
      \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0) => \genblk3[1].genblk1[1].p_product_reg[3]\(24 downto 0),
      \high_reg[0][17]\(17 downto 0) => \high_reg[0][17]\(17 downto 0),
      \high_reg[1][25]\(15 downto 0) => \high_reg[1][25]\(15 downto 0),
      \high_reg[1][9]\(8 downto 0) => \high_reg[1][9]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred is
begin
mr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6
     port map (
      B(8 downto 0) => B(8 downto 0),
      D(32 downto 0) => D(32 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \T2H_reg_reg[1][10]\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]\ => \T2H_reg_reg[1][9]\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29 : entity is "modred";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29 is
begin
mr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30
     port map (
      B(8 downto 0) => B(8 downto 0),
      \B_reg[11]_0\(3 downto 0) => \B_reg[11]\(3 downto 0),
      \B_reg[15]_0\(3 downto 0) => \B_reg[15]\(3 downto 0),
      \B_reg[19]_0\(3 downto 0) => \B_reg[19]\(3 downto 0),
      \B_reg[23]_0\(3 downto 0) => \B_reg[23]\(3 downto 0),
      \B_reg[27]_0\(3 downto 0) => \B_reg[27]\(3 downto 0),
      \B_reg[31]_0\(3 downto 0) => \B_reg[31]\(3 downto 0),
      \B_reg[7]_0\(3 downto 0) => \B_reg[7]\(3 downto 0),
      D(32 downto 0) => D(32 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \T2H_reg_reg[1][10]\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]\ => \T2H_reg_reg[1][9]\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \msub_reg_reg[11]\(3 downto 0) => \msub_reg_reg[11]\(3 downto 0),
      \msub_reg_reg[15]\(3 downto 0) => \msub_reg_reg[15]\(3 downto 0),
      \msub_reg_reg[19]\(3 downto 0) => \msub_reg_reg[19]\(3 downto 0),
      \msub_reg_reg[23]\(3 downto 0) => \msub_reg_reg[23]\(3 downto 0),
      \msub_reg_reg[27]\(3 downto 0) => \msub_reg_reg[27]\(3 downto 0),
      \msub_reg_reg[31]\(3 downto 0) => \msub_reg_reg[31]\(3 downto 0),
      \msub_reg_reg[7]\(3 downto 0) => \msub_reg_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \msub_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49 : entity is "modred";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49 is
begin
mr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50
     port map (
      B(8 downto 0) => B(8 downto 0),
      \B_reg[11]_0\(3 downto 0) => \B_reg[11]\(3 downto 0),
      \B_reg[15]_0\(3 downto 0) => \B_reg[15]\(3 downto 0),
      \B_reg[19]_0\(3 downto 0) => \B_reg[19]\(3 downto 0),
      \B_reg[23]_0\(3 downto 0) => \B_reg[23]\(3 downto 0),
      \B_reg[27]_0\(3 downto 0) => \B_reg[27]\(3 downto 0),
      \B_reg[31]_0\(3 downto 0) => \B_reg[31]\(3 downto 0),
      \B_reg[7]_0\(3 downto 0) => \B_reg[7]\(3 downto 0),
      D(32 downto 0) => D(32 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \T2H_reg_reg[1][10]\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]\ => \T2H_reg_reg[1][9]\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0),
      \msub_reg_reg[11]\(3 downto 0) => \msub_reg_reg[11]\(3 downto 0),
      \msub_reg_reg[15]\(3 downto 0) => \msub_reg_reg[15]\(3 downto 0),
      \msub_reg_reg[19]\(3 downto 0) => \msub_reg_reg[19]\(3 downto 0),
      \msub_reg_reg[23]\(3 downto 0) => \msub_reg_reg[23]\(3 downto 0),
      \msub_reg_reg[27]\(3 downto 0) => \msub_reg_reg[27]\(3 downto 0),
      \msub_reg_reg[31]\(3 downto 0) => \msub_reg_reg[31]\(3 downto 0),
      \msub_reg_reg[7]\(3 downto 0) => \msub_reg_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \T2H_reg_reg[1][21]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \T2H_reg_reg[1][20]\ : in STD_LOGIC;
    \T2H_reg_reg[1][19]\ : in STD_LOGIC;
    \T2H_reg_reg[1][18]\ : in STD_LOGIC;
    \T2H_reg_reg[1][17]\ : in STD_LOGIC;
    \T2H_reg_reg[1][16]\ : in STD_LOGIC;
    \T2H_reg_reg[1][15]\ : in STD_LOGIC;
    \T2H_reg_reg[1][14]\ : in STD_LOGIC;
    \T2H_reg_reg[1][13]\ : in STD_LOGIC;
    \T2H_reg_reg[1][12]\ : in STD_LOGIC;
    \T2H_reg_reg[1][11]\ : in STD_LOGIC;
    \T2H_reg_reg[1][10]\ : in STD_LOGIC;
    \T2H_reg_reg[1][9]\ : in STD_LOGIC;
    \T2H_reg_reg[1][8]\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \m_delay_reg[0]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5 : entity is "modred";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5 is
begin
mr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0
     port map (
      B(8 downto 0) => B(8 downto 0),
      D(32 downto 0) => D(32 downto 0),
      P(7 downto 0) => P(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \T2H_reg_reg[1][10]\ => \T2H_reg_reg[1][10]\,
      \T2H_reg_reg[1][11]\ => \T2H_reg_reg[1][11]\,
      \T2H_reg_reg[1][12]\ => \T2H_reg_reg[1][12]\,
      \T2H_reg_reg[1][13]\ => \T2H_reg_reg[1][13]\,
      \T2H_reg_reg[1][14]\ => \T2H_reg_reg[1][14]\,
      \T2H_reg_reg[1][15]\ => \T2H_reg_reg[1][15]\,
      \T2H_reg_reg[1][16]\ => \T2H_reg_reg[1][16]\,
      \T2H_reg_reg[1][17]\ => \T2H_reg_reg[1][17]\,
      \T2H_reg_reg[1][18]\ => \T2H_reg_reg[1][18]\,
      \T2H_reg_reg[1][19]\ => \T2H_reg_reg[1][19]\,
      \T2H_reg_reg[1][20]\ => \T2H_reg_reg[1][20]\,
      \T2H_reg_reg[1][21]\ => \T2H_reg_reg[1][21]\,
      \T2H_reg_reg[1][8]\ => \T2H_reg_reg[1][8]\,
      \T2H_reg_reg[1][9]\ => \T2H_reg_reg[1][9]\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => \m_delay_reg[0]\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]_0\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul is
  port (
    \low_add_reg[30]_0\ : out STD_LOGIC;
    \low_add_reg[29]_0\ : out STD_LOGIC;
    \low_add_reg[28]_0\ : out STD_LOGIC;
    \low_add_reg[27]_0\ : out STD_LOGIC;
    \low_add_reg[26]_0\ : out STD_LOGIC;
    \low_add_reg[25]_0\ : out STD_LOGIC;
    \low_add_reg[24]_0\ : out STD_LOGIC;
    \low_add_reg[23]_0\ : out STD_LOGIC;
    \low_add_reg[22]_0\ : out STD_LOGIC;
    \low_add_reg[21]_0\ : out STD_LOGIC;
    \low_add_reg[20]_0\ : out STD_LOGIC;
    \low_add_reg[19]_0\ : out STD_LOGIC;
    \low_add_reg[18]_0\ : out STD_LOGIC;
    \low_add_reg[17]_0\ : out STD_LOGIC;
    \D_reg[8]_0\ : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 33 downto 0 );
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul is
  signal \^c\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal D2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \D[34]_i_2__1_n_0\ : STD_LOGIC;
  signal \D[38]_i_3_n_0\ : STD_LOGIC;
  signal \D[38]_i_4_n_0\ : STD_LOGIC;
  signal \D[38]_i_5_n_0\ : STD_LOGIC;
  signal \D[38]_i_6_n_0\ : STD_LOGIC;
  signal \D[42]_i_3_n_0\ : STD_LOGIC;
  signal \D[42]_i_4_n_0\ : STD_LOGIC;
  signal \D[42]_i_5_n_0\ : STD_LOGIC;
  signal \D[42]_i_6_n_0\ : STD_LOGIC;
  signal \D[46]_i_3_n_0\ : STD_LOGIC;
  signal \D[46]_i_4_n_0\ : STD_LOGIC;
  signal \D[46]_i_5_n_0\ : STD_LOGIC;
  signal \D[46]_i_6_n_0\ : STD_LOGIC;
  signal \D[50]_i_3_n_0\ : STD_LOGIC;
  signal \D[50]_i_4_n_0\ : STD_LOGIC;
  signal \D[50]_i_5_n_0\ : STD_LOGIC;
  signal \D[50]_i_6_n_0\ : STD_LOGIC;
  signal \D[54]_i_3_n_0\ : STD_LOGIC;
  signal \D[54]_i_4_n_0\ : STD_LOGIC;
  signal \D[54]_i_5_n_0\ : STD_LOGIC;
  signal \D[54]_i_6_n_0\ : STD_LOGIC;
  signal \D[58]_i_3_n_0\ : STD_LOGIC;
  signal \D[58]_i_4_n_0\ : STD_LOGIC;
  signal \D[58]_i_5_n_0\ : STD_LOGIC;
  signal \D[58]_i_6_n_0\ : STD_LOGIC;
  signal \D[62]_i_3_n_0\ : STD_LOGIC;
  signal \D[62]_i_4_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[34]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[34]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[38]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_1__1_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_1__1_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_1__1_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_2__1_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_2__1_n_3\ : STD_LOGIC;
  signal \D_reg[63]_i_2__1_n_1\ : STD_LOGIC;
  signal \D_reg[63]_i_2__1_n_2\ : STD_LOGIC;
  signal \D_reg[63]_i_2__1_n_3\ : STD_LOGIC;
  signal c0100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0124_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \c0124_out__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0128_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0132_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0136_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0140_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0144_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0148_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0152_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0156_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0160_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0164_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0168_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0172_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0176_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0180_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0184_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0188_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0192_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0196_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0200_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0204_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0208_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0212_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0216_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0220_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0224_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c068_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c072_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c076_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c080_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c084_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c088_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c092_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c096_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \genblk1[0].imul\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\ : STD_LOGIC;
  signal \high_reg[0]_47\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \high_reg[1]_46\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal low_add : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal low_add0 : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal \low_add[20]_i_5_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_8_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_9_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_8_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_9_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_5_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_7_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \m_delay_reg[0]_i_10__7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 31 );
  signal p_0_in101_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in106_in : STD_LOGIC;
  signal p_0_in109_in : STD_LOGIC;
  signal p_0_in110_in : STD_LOGIC;
  signal p_0_in113_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in118_in : STD_LOGIC;
  signal p_0_in121_in : STD_LOGIC;
  signal p_0_in122_in : STD_LOGIC;
  signal p_0_in125_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in129_in : STD_LOGIC;
  signal p_0_in130_in : STD_LOGIC;
  signal p_0_in133_in : STD_LOGIC;
  signal p_0_in134_in : STD_LOGIC;
  signal p_0_in137_in : STD_LOGIC;
  signal p_0_in138_in : STD_LOGIC;
  signal p_0_in141_in : STD_LOGIC;
  signal p_0_in142_in : STD_LOGIC;
  signal p_0_in145_in : STD_LOGIC;
  signal p_0_in146_in : STD_LOGIC;
  signal p_0_in149_in : STD_LOGIC;
  signal p_0_in150_in : STD_LOGIC;
  signal p_0_in153_in : STD_LOGIC;
  signal p_0_in154_in : STD_LOGIC;
  signal p_0_in157_in : STD_LOGIC;
  signal p_0_in158_in : STD_LOGIC;
  signal p_0_in161_in : STD_LOGIC;
  signal p_0_in162_in : STD_LOGIC;
  signal p_0_in165_in : STD_LOGIC;
  signal p_0_in166_in : STD_LOGIC;
  signal p_0_in169_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in173_in : STD_LOGIC;
  signal p_0_in174_in : STD_LOGIC;
  signal p_0_in177_in : STD_LOGIC;
  signal p_0_in178_in : STD_LOGIC;
  signal p_0_in181_in : STD_LOGIC;
  signal p_0_in182_in : STD_LOGIC;
  signal p_0_in185_in : STD_LOGIC;
  signal p_0_in186_in : STD_LOGIC;
  signal p_0_in189_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in194_in : STD_LOGIC;
  signal p_0_in198_in : STD_LOGIC;
  signal p_0_in202_in : STD_LOGIC;
  signal p_0_in206_in : STD_LOGIC;
  signal p_0_in210_in : STD_LOGIC;
  signal p_0_in214_in : STD_LOGIC;
  signal p_0_in218_in : STD_LOGIC;
  signal p_0_in221_in : STD_LOGIC;
  signal p_0_in66_in : STD_LOGIC;
  signal p_0_in69_in : STD_LOGIC;
  signal p_0_in70_in : STD_LOGIC;
  signal p_0_in73_in : STD_LOGIC;
  signal p_0_in74_in : STD_LOGIC;
  signal p_0_in77_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_0_in85_in : STD_LOGIC;
  signal p_0_in86_in : STD_LOGIC;
  signal p_0_in89_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in97_in : STD_LOGIC;
  signal p_0_in98_in : STD_LOGIC;
  signal p_1_in167_in : STD_LOGIC;
  signal p_1_in171_in : STD_LOGIC;
  signal p_1_in175_in : STD_LOGIC;
  signal p_1_in179_in : STD_LOGIC;
  signal p_1_in183_in : STD_LOGIC;
  signal p_1_in187_in : STD_LOGIC;
  signal p_1_in191_in : STD_LOGIC;
  signal p_1_in195_in : STD_LOGIC;
  signal p_1_in199_in : STD_LOGIC;
  signal p_1_in203_in : STD_LOGIC;
  signal p_1_in207_in : STD_LOGIC;
  signal p_1_in211_in : STD_LOGIC;
  signal p_1_in215_in : STD_LOGIC;
  signal p_1_in219_in : STD_LOGIC;
  signal \NLW_D_reg[63]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_D_reg[63]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_D_reg[63]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 39 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low_add_reg[32]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_low_add_reg[32]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \D_reg[34]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_2__1\ : label is 35;
begin
  C(33 downto 0) <= \^c\(33 downto 0);
\D[34]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D2(0),
      I1 => low_add(32),
      O => \D[34]_i_2__1_n_0\
    );
\D[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(3),
      I1 => \high_reg[1]_46\(3),
      O => \D[38]_i_3_n_0\
    );
\D[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(2),
      I1 => \high_reg[1]_46\(2),
      O => \D[38]_i_4_n_0\
    );
\D[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(1),
      I1 => \high_reg[1]_46\(1),
      O => \D[38]_i_5_n_0\
    );
\D[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(0),
      I1 => \high_reg[1]_46\(0),
      O => \D[38]_i_6_n_0\
    );
\D[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(7),
      I1 => \high_reg[1]_46\(7),
      O => \D[42]_i_3_n_0\
    );
\D[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(6),
      I1 => \high_reg[1]_46\(6),
      O => \D[42]_i_4_n_0\
    );
\D[42]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(5),
      I1 => \high_reg[1]_46\(5),
      O => \D[42]_i_5_n_0\
    );
\D[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(4),
      I1 => \high_reg[1]_46\(4),
      O => \D[42]_i_6_n_0\
    );
\D[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(11),
      I1 => \high_reg[1]_46\(11),
      O => \D[46]_i_3_n_0\
    );
\D[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(10),
      I1 => \high_reg[1]_46\(10),
      O => \D[46]_i_4_n_0\
    );
\D[46]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(9),
      I1 => \high_reg[1]_46\(9),
      O => \D[46]_i_5_n_0\
    );
\D[46]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(8),
      I1 => \high_reg[1]_46\(8),
      O => \D[46]_i_6_n_0\
    );
\D[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(15),
      I1 => \high_reg[1]_46\(15),
      O => \D[50]_i_3_n_0\
    );
\D[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(14),
      I1 => \high_reg[1]_46\(14),
      O => \D[50]_i_4_n_0\
    );
\D[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(13),
      I1 => \high_reg[1]_46\(13),
      O => \D[50]_i_5_n_0\
    );
\D[50]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(12),
      I1 => \high_reg[1]_46\(12),
      O => \D[50]_i_6_n_0\
    );
\D[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(19),
      I1 => \high_reg[1]_46\(19),
      O => \D[54]_i_3_n_0\
    );
\D[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(18),
      I1 => \high_reg[1]_46\(18),
      O => \D[54]_i_4_n_0\
    );
\D[54]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(17),
      I1 => \high_reg[1]_46\(17),
      O => \D[54]_i_5_n_0\
    );
\D[54]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(16),
      I1 => \high_reg[1]_46\(16),
      O => \D[54]_i_6_n_0\
    );
\D[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(23),
      I1 => \high_reg[1]_46\(23),
      O => \D[58]_i_3_n_0\
    );
\D[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(22),
      I1 => \high_reg[1]_46\(22),
      O => \D[58]_i_4_n_0\
    );
\D[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(21),
      I1 => \high_reg[1]_46\(21),
      O => \D[58]_i_5_n_0\
    );
\D[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(20),
      I1 => \high_reg[1]_46\(20),
      O => \D[58]_i_6_n_0\
    );
\D[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(25),
      I1 => \high_reg[1]_46\(25),
      O => \D[62]_i_3_n_0\
    );
\D[62]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_47\(24),
      I1 => \high_reg[1]_46\(24),
      O => \D[62]_i_4_n_0\
    );
\D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(0),
      Q => \^c\(0),
      R => '0'
    );
\D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(1),
      Q => \genblk1[0].imul\(1),
      R => '0'
    );
\D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(2),
      Q => \genblk1[0].imul\(2),
      R => '0'
    );
\D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => \^c\(1),
      R => '0'
    );
\D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(32),
      Q => \^c\(2),
      R => '0'
    );
\D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(33),
      Q => \^c\(3),
      R => '0'
    );
\D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(34),
      Q => \^c\(4),
      R => '0'
    );
\D_reg[34]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[34]_i_1__1_n_0\,
      CO(2) => \D_reg[34]_i_1__1_n_1\,
      CO(1) => \D_reg[34]_i_1__1_n_2\,
      CO(0) => \D_reg[34]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => D2(0),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(34 downto 31),
      S(3 downto 2) => D2(2 downto 1),
      S(1) => \D[34]_i_2__1_n_0\,
      S(0) => low_add(31)
    );
\D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(35),
      Q => \^c\(5),
      R => '0'
    );
\D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(36),
      Q => \^c\(6),
      R => '0'
    );
\D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(37),
      Q => \^c\(7),
      R => '0'
    );
\D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(38),
      Q => \^c\(8),
      R => '0'
    );
\D_reg[38]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[34]_i_1__1_n_0\,
      CO(3) => \D_reg[38]_i_1__1_n_0\,
      CO(2) => \D_reg[38]_i_1__1_n_1\,
      CO(1) => \D_reg[38]_i_1__1_n_2\,
      CO(0) => \D_reg[38]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(38 downto 35),
      S(3 downto 0) => D2(6 downto 3)
    );
\D_reg[38]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[38]_i_2__1_n_0\,
      CO(2) => \D_reg[38]_i_2__1_n_1\,
      CO(1) => \D_reg[38]_i_2__1_n_2\,
      CO(0) => \D_reg[38]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(3 downto 0),
      O(3 downto 0) => D2(3 downto 0),
      S(3) => \D[38]_i_3_n_0\,
      S(2) => \D[38]_i_4_n_0\,
      S(1) => \D[38]_i_5_n_0\,
      S(0) => \D[38]_i_6_n_0\
    );
\D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(39),
      Q => \^c\(9),
      R => '0'
    );
\D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(3),
      Q => \genblk1[0].imul\(3),
      R => '0'
    );
\D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(40),
      Q => \^c\(10),
      R => '0'
    );
\D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(41),
      Q => \^c\(11),
      R => '0'
    );
\D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(42),
      Q => \^c\(12),
      R => '0'
    );
\D_reg[42]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_1__1_n_0\,
      CO(3) => \D_reg[42]_i_1__1_n_0\,
      CO(2) => \D_reg[42]_i_1__1_n_1\,
      CO(1) => \D_reg[42]_i_1__1_n_2\,
      CO(0) => \D_reg[42]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(42 downto 39),
      S(3 downto 0) => D2(10 downto 7)
    );
\D_reg[42]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_2__1_n_0\,
      CO(3) => \D_reg[42]_i_2__1_n_0\,
      CO(2) => \D_reg[42]_i_2__1_n_1\,
      CO(1) => \D_reg[42]_i_2__1_n_2\,
      CO(0) => \D_reg[42]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(7 downto 4),
      O(3 downto 0) => D2(7 downto 4),
      S(3) => \D[42]_i_3_n_0\,
      S(2) => \D[42]_i_4_n_0\,
      S(1) => \D[42]_i_5_n_0\,
      S(0) => \D[42]_i_6_n_0\
    );
\D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(43),
      Q => \^c\(13),
      R => '0'
    );
\D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(44),
      Q => \^c\(14),
      R => '0'
    );
\D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(45),
      Q => \^c\(15),
      R => '0'
    );
\D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(46),
      Q => \^c\(16),
      R => '0'
    );
\D_reg[46]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_1__1_n_0\,
      CO(3) => \D_reg[46]_i_1__1_n_0\,
      CO(2) => \D_reg[46]_i_1__1_n_1\,
      CO(1) => \D_reg[46]_i_1__1_n_2\,
      CO(0) => \D_reg[46]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(46 downto 43),
      S(3 downto 0) => D2(14 downto 11)
    );
\D_reg[46]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_2__1_n_0\,
      CO(3) => \D_reg[46]_i_2__1_n_0\,
      CO(2) => \D_reg[46]_i_2__1_n_1\,
      CO(1) => \D_reg[46]_i_2__1_n_2\,
      CO(0) => \D_reg[46]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(11 downto 8),
      O(3 downto 0) => D2(11 downto 8),
      S(3) => \D[46]_i_3_n_0\,
      S(2) => \D[46]_i_4_n_0\,
      S(1) => \D[46]_i_5_n_0\,
      S(0) => \D[46]_i_6_n_0\
    );
\D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(47),
      Q => \^c\(17),
      R => '0'
    );
\D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(48),
      Q => \^c\(18),
      R => '0'
    );
\D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(49),
      Q => \^c\(19),
      R => '0'
    );
\D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(4),
      Q => \genblk1[0].imul\(4),
      R => '0'
    );
\D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(50),
      Q => \^c\(20),
      R => '0'
    );
\D_reg[50]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_1__1_n_0\,
      CO(3) => \D_reg[50]_i_1__1_n_0\,
      CO(2) => \D_reg[50]_i_1__1_n_1\,
      CO(1) => \D_reg[50]_i_1__1_n_2\,
      CO(0) => \D_reg[50]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(50 downto 47),
      S(3 downto 0) => D2(18 downto 15)
    );
\D_reg[50]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_2__1_n_0\,
      CO(3) => \D_reg[50]_i_2__1_n_0\,
      CO(2) => \D_reg[50]_i_2__1_n_1\,
      CO(1) => \D_reg[50]_i_2__1_n_2\,
      CO(0) => \D_reg[50]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(15 downto 12),
      O(3 downto 0) => D2(15 downto 12),
      S(3) => \D[50]_i_3_n_0\,
      S(2) => \D[50]_i_4_n_0\,
      S(1) => \D[50]_i_5_n_0\,
      S(0) => \D[50]_i_6_n_0\
    );
\D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(51),
      Q => \^c\(21),
      R => '0'
    );
\D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(52),
      Q => \^c\(22),
      R => '0'
    );
\D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(53),
      Q => \^c\(23),
      R => '0'
    );
\D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(54),
      Q => \^c\(24),
      R => '0'
    );
\D_reg[54]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_1__1_n_0\,
      CO(3) => \D_reg[54]_i_1__1_n_0\,
      CO(2) => \D_reg[54]_i_1__1_n_1\,
      CO(1) => \D_reg[54]_i_1__1_n_2\,
      CO(0) => \D_reg[54]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(54 downto 51),
      S(3 downto 0) => D2(22 downto 19)
    );
\D_reg[54]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_2__1_n_0\,
      CO(3) => \D_reg[54]_i_2__1_n_0\,
      CO(2) => \D_reg[54]_i_2__1_n_1\,
      CO(1) => \D_reg[54]_i_2__1_n_2\,
      CO(0) => \D_reg[54]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(19 downto 16),
      O(3 downto 0) => D2(19 downto 16),
      S(3) => \D[54]_i_3_n_0\,
      S(2) => \D[54]_i_4_n_0\,
      S(1) => \D[54]_i_5_n_0\,
      S(0) => \D[54]_i_6_n_0\
    );
\D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(55),
      Q => \^c\(25),
      R => '0'
    );
\D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(56),
      Q => \^c\(26),
      R => '0'
    );
\D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(57),
      Q => \^c\(27),
      R => '0'
    );
\D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(58),
      Q => \^c\(28),
      R => '0'
    );
\D_reg[58]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_1__1_n_0\,
      CO(3) => \D_reg[58]_i_1__1_n_0\,
      CO(2) => \D_reg[58]_i_1__1_n_1\,
      CO(1) => \D_reg[58]_i_1__1_n_2\,
      CO(0) => \D_reg[58]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(58 downto 55),
      S(3 downto 0) => D2(26 downto 23)
    );
\D_reg[58]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_2__1_n_0\,
      CO(3) => \D_reg[58]_i_2__1_n_0\,
      CO(2) => \D_reg[58]_i_2__1_n_1\,
      CO(1) => \D_reg[58]_i_2__1_n_2\,
      CO(0) => \D_reg[58]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(23 downto 20),
      O(3 downto 0) => D2(23 downto 20),
      S(3) => \D[58]_i_3_n_0\,
      S(2) => \D[58]_i_4_n_0\,
      S(1) => \D[58]_i_5_n_0\,
      S(0) => \D[58]_i_6_n_0\
    );
\D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(59),
      Q => \^c\(29),
      R => '0'
    );
\D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(5),
      Q => \genblk1[0].imul\(5),
      R => '0'
    );
\D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(60),
      Q => \^c\(30),
      R => '0'
    );
\D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(61),
      Q => \^c\(31),
      R => '0'
    );
\D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(62),
      Q => \^c\(32),
      R => '0'
    );
\D_reg[62]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_1__1_n_0\,
      CO(3) => \D_reg[62]_i_1__1_n_0\,
      CO(2) => \D_reg[62]_i_1__1_n_1\,
      CO(1) => \D_reg[62]_i_1__1_n_2\,
      CO(0) => \D_reg[62]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(62 downto 59),
      S(3 downto 0) => D2(30 downto 27)
    );
\D_reg[62]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_2__1_n_0\,
      CO(3) => \D_reg[62]_i_2__1_n_0\,
      CO(2) => \D_reg[62]_i_2__1_n_1\,
      CO(1) => \D_reg[62]_i_2__1_n_2\,
      CO(0) => \D_reg[62]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_47\(27 downto 24),
      O(3 downto 0) => D2(27 downto 24),
      S(3 downto 2) => \high_reg[0]_47\(27 downto 26),
      S(1) => \D[62]_i_3_n_0\,
      S(0) => \D[62]_i_4_n_0\
    );
\D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(63),
      Q => \^c\(33),
      R => '0'
    );
\D_reg[63]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_D_reg[63]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_D_reg[63]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(63),
      S(3 downto 1) => B"000",
      S(0) => D2(31)
    );
\D_reg[63]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_2__1_n_0\,
      CO(3) => \NLW_D_reg[63]_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \D_reg[63]_i_2__1_n_1\,
      CO(1) => \D_reg[63]_i_2__1_n_2\,
      CO(0) => \D_reg[63]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \high_reg[0]_47\(30 downto 28),
      O(3 downto 0) => D2(31 downto 28),
      S(3 downto 0) => \high_reg[0]_47\(31 downto 28)
    );
\D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(6),
      Q => \genblk1[0].imul\(6),
      R => '0'
    );
\D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(7),
      Q => \genblk1[0].imul\(7),
      R => '0'
    );
\D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(8),
      Q => \genblk1[0].imul\(8),
      R => '0'
    );
cs0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15
     port map (
      D(24) => c0224_out(0),
      D(23) => c0220_out(0),
      D(22) => c0216_out(0),
      D(21) => c0212_out(0),
      D(20) => c0208_out(0),
      D(19) => c0204_out(0),
      D(18) => c0200_out(0),
      D(17) => c0196_out(0),
      D(16) => c0192_out(0),
      D(15) => c0188_out(0),
      D(14) => c0184_out(0),
      D(13) => c0180_out(0),
      D(12) => c0176_out(0),
      D(11) => c0172_out(0),
      D(10) => c0168_out(0),
      D(9) => c0164_out(0),
      D(8) => c0160_out(0),
      D(7) => c0156_out(0),
      D(6) => c0152_out(0),
      D(5) => c0148_out(0),
      D(4) => c0144_out(0),
      D(3) => c0140_out(0),
      D(2) => c0136_out(0),
      D(1) => c0132_out(0),
      D(0) => c0128_out(0),
      P(24) => p_0_in218_in,
      P(23) => p_0_in214_in,
      P(22) => p_0_in210_in,
      P(21) => p_0_in206_in,
      P(20) => p_0_in202_in,
      P(19) => p_0_in198_in,
      P(18) => p_0_in194_in,
      P(17) => p_0_in190_in,
      P(16) => p_0_in186_in,
      P(15) => p_0_in182_in,
      P(14) => p_0_in178_in,
      P(13) => p_0_in174_in,
      P(12) => p_0_in170_in,
      P(11) => p_0_in166_in,
      P(10) => p_0_in162_in,
      P(9) => p_0_in158_in,
      P(8) => p_0_in154_in,
      P(7) => p_0_in150_in,
      P(6) => p_0_in146_in,
      P(5) => p_0_in142_in,
      P(4) => p_0_in138_in,
      P(3) => p_0_in134_in,
      P(2) => p_0_in130_in,
      P(1) => p_0_in126_in,
      P(0) => p_0_in122_in,
      \genblk3[1].genblk1[1].p_product_reg[3]\(24) => c0224_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(23) => c0220_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(22) => c0216_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(21) => c0212_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(20) => c0208_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(19) => c0204_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(18) => c0200_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(17) => c0196_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(16) => c0192_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(15) => c0188_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(14) => c0184_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(13) => c0180_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(12) => c0176_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(11) => c0172_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(10) => c0168_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(9) => c0164_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(8) => c0160_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(7) => c0156_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(6) => c0152_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(5) => c0148_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(4) => c0144_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(3) => c0140_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(2) => c0136_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(1) => c0132_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(0) => c0128_out(1),
      \high_reg[0][17]\(17) => p_0_in189_in,
      \high_reg[0][17]\(16) => p_0_in185_in,
      \high_reg[0][17]\(15) => p_0_in181_in,
      \high_reg[0][17]\(14) => p_0_in177_in,
      \high_reg[0][17]\(13) => p_0_in173_in,
      \high_reg[0][17]\(12) => p_0_in169_in,
      \high_reg[0][17]\(11) => p_0_in165_in,
      \high_reg[0][17]\(10) => p_0_in161_in,
      \high_reg[0][17]\(9) => p_0_in157_in,
      \high_reg[0][17]\(8) => p_0_in153_in,
      \high_reg[0][17]\(7) => p_0_in149_in,
      \high_reg[0][17]\(6) => p_0_in145_in,
      \high_reg[0][17]\(5) => p_0_in141_in,
      \high_reg[0][17]\(4) => p_0_in137_in,
      \high_reg[0][17]\(3) => p_0_in133_in,
      \high_reg[0][17]\(2) => p_0_in129_in,
      \high_reg[0][17]\(1) => p_0_in125_in,
      \high_reg[0][17]\(0) => p_0_in121_in,
      \high_reg[1][25]\(15) => p_0_in221_in,
      \high_reg[1][25]\(14) => p_1_in219_in,
      \high_reg[1][25]\(13) => p_1_in215_in,
      \high_reg[1][25]\(12) => p_1_in211_in,
      \high_reg[1][25]\(11) => p_1_in207_in,
      \high_reg[1][25]\(10) => p_1_in203_in,
      \high_reg[1][25]\(9) => p_1_in199_in,
      \high_reg[1][25]\(8) => p_1_in195_in,
      \high_reg[1][25]\(7) => p_1_in191_in,
      \high_reg[1][25]\(6) => p_1_in187_in,
      \high_reg[1][25]\(5) => p_1_in183_in,
      \high_reg[1][25]\(4) => p_1_in179_in,
      \high_reg[1][25]\(3) => p_1_in175_in,
      \high_reg[1][25]\(2) => p_1_in171_in,
      \high_reg[1][25]\(1) => p_1_in167_in,
      \high_reg[1][25]\(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      \high_reg[1][9]\(8) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      \high_reg[1][9]\(7) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      \high_reg[1][9]\(6) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      \high_reg[1][9]\(5) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      \high_reg[1][9]\(4) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      \high_reg[1][9]\(3) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      \high_reg[1][9]\(2) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      \high_reg[1][9]\(1) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      \high_reg[1][9]\(0) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\
    );
\genblk3[0].genblk1[0].p_product_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => A(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 41) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\(47 downto 41),
      P(40) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      P(39) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      P(38) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      P(37) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      P(36) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      P(35) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      P(34) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      P(33) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      P(32) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\,
      P(31) => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      P(30) => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      P(29) => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      P(28) => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      P(27) => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      P(26) => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      P(25) => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      P(24) => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      P(23) => p_0_in90_in,
      P(22) => p_0_in86_in,
      P(21) => p_0_in82_in,
      P(20) => p_0_in78_in,
      P(19) => p_0_in74_in,
      P(18) => p_0_in70_in,
      P(17) => p_0_in66_in,
      P(16 downto 9) => P(7 downto 0),
      P(8) => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      P(7) => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      P(6) => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      P(5) => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      P(4) => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      P(3) => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      P(2) => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      P(1) => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      P(0) => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[0].genblk1[1].p_product_reg[1]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => A(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\,
      P(47 downto 39) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\(47 downto 39),
      P(38) => p_0_in218_in,
      P(37) => p_0_in214_in,
      P(36) => p_0_in210_in,
      P(35) => p_0_in206_in,
      P(34) => p_0_in202_in,
      P(33) => p_0_in198_in,
      P(32) => p_0_in194_in,
      P(31) => p_0_in190_in,
      P(30) => p_0_in186_in,
      P(29) => p_0_in182_in,
      P(28) => p_0_in178_in,
      P(27) => p_0_in174_in,
      P(26) => p_0_in170_in,
      P(25) => p_0_in166_in,
      P(24) => p_0_in162_in,
      P(23) => p_0_in158_in,
      P(22) => p_0_in154_in,
      P(21) => p_0_in150_in,
      P(20) => p_0_in146_in,
      P(19) => p_0_in142_in,
      P(18) => p_0_in138_in,
      P(17) => p_0_in134_in,
      P(16) => p_0_in130_in,
      P(15) => p_0_in126_in,
      P(14) => p_0_in122_in,
      P(13) => p_0_in118_in,
      P(12) => p_0_in114_in,
      P(11) => p_0_in110_in,
      P(10) => p_0_in106_in,
      P(9) => p_0_in102_in,
      P(8) => p_0_in98_in,
      P(7) => p_0_in94_in,
      P(6) => p_0_in89_in,
      P(5) => p_0_in85_in,
      P(4) => p_0_in81_in,
      P(3) => p_0_in77_in,
      P(2) => p_0_in73_in,
      P(1) => p_0_in69_in,
      P(0) => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[0].p_product_reg[2]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => A(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\,
      P(47 downto 25) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\(47 downto 25),
      P(24) => p_0_in189_in,
      P(23) => p_0_in185_in,
      P(22) => p_0_in181_in,
      P(21) => p_0_in177_in,
      P(20) => p_0_in173_in,
      P(19) => p_0_in169_in,
      P(18) => p_0_in165_in,
      P(17) => p_0_in161_in,
      P(16) => p_0_in157_in,
      P(15) => p_0_in153_in,
      P(14) => p_0_in149_in,
      P(13) => p_0_in145_in,
      P(12) => p_0_in141_in,
      P(11) => p_0_in137_in,
      P(10) => p_0_in133_in,
      P(9) => p_0_in129_in,
      P(8) => p_0_in125_in,
      P(7) => p_0_in121_in,
      P(6) => p_0_in117_in,
      P(5) => p_0_in113_in,
      P(4) => p_0_in109_in,
      P(3) => p_0_in105_in,
      P(2) => p_0_in101_in,
      P(1) => p_0_in97_in,
      P(0) => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[1].p_product_reg[3]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => A(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\,
      P(47 downto 23) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\(47 downto 23),
      P(22) => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      P(21) => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      P(20) => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      P(19) => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      P(18) => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      P(17) => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      P(16) => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      P(15) => p_0_in221_in,
      P(14) => p_1_in219_in,
      P(13) => p_1_in215_in,
      P(12) => p_1_in211_in,
      P(11) => p_1_in207_in,
      P(10) => p_1_in203_in,
      P(9) => p_1_in199_in,
      P(8) => p_1_in195_in,
      P(7) => p_1_in191_in,
      P(6) => p_1_in187_in,
      P(5) => p_1_in183_in,
      P(4) => p_1_in179_in,
      P(3) => p_1_in175_in,
      P(2) => p_1_in171_in,
      P(1) => p_1_in167_in,
      P(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\
    );
\high[1][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => p_0_in122_in,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      I3 => p_0_in118_in,
      I4 => p_0_in117_in,
      O => c0124_out(1)
    );
\high_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(0),
      Q => \high_reg[0]_47\(0),
      R => '0'
    );
\high_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(0),
      Q => \high_reg[0]_47\(10),
      R => '0'
    );
\high_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(0),
      Q => \high_reg[0]_47\(11),
      R => '0'
    );
\high_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(0),
      Q => \high_reg[0]_47\(12),
      R => '0'
    );
\high_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(0),
      Q => \high_reg[0]_47\(13),
      R => '0'
    );
\high_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(0),
      Q => \high_reg[0]_47\(14),
      R => '0'
    );
\high_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(0),
      Q => \high_reg[0]_47\(15),
      R => '0'
    );
\high_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(0),
      Q => \high_reg[0]_47\(16),
      R => '0'
    );
\high_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(0),
      Q => \high_reg[0]_47\(17),
      R => '0'
    );
\high_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(0),
      Q => \high_reg[0]_47\(18),
      R => '0'
    );
\high_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(0),
      Q => \high_reg[0]_47\(19),
      R => '0'
    );
\high_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(0),
      Q => \high_reg[0]_47\(1),
      R => '0'
    );
\high_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(0),
      Q => \high_reg[0]_47\(20),
      R => '0'
    );
\high_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(0),
      Q => \high_reg[0]_47\(21),
      R => '0'
    );
\high_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(0),
      Q => \high_reg[0]_47\(22),
      R => '0'
    );
\high_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(0),
      Q => \high_reg[0]_47\(23),
      R => '0'
    );
\high_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(0),
      Q => \high_reg[0]_47\(24),
      R => '0'
    );
\high_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      Q => \high_reg[0]_47\(25),
      R => '0'
    );
\high_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      Q => \high_reg[0]_47\(26),
      R => '0'
    );
\high_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      Q => \high_reg[0]_47\(27),
      R => '0'
    );
\high_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      Q => \high_reg[0]_47\(28),
      R => '0'
    );
\high_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      Q => \high_reg[0]_47\(29),
      R => '0'
    );
\high_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(0),
      Q => \high_reg[0]_47\(2),
      R => '0'
    );
\high_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      Q => \high_reg[0]_47\(30),
      R => '0'
    );
\high_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      Q => \high_reg[0]_47\(31),
      R => '0'
    );
\high_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(0),
      Q => \high_reg[0]_47\(3),
      R => '0'
    );
\high_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(0),
      Q => \high_reg[0]_47\(4),
      R => '0'
    );
\high_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(0),
      Q => \high_reg[0]_47\(5),
      R => '0'
    );
\high_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(0),
      Q => \high_reg[0]_47\(6),
      R => '0'
    );
\high_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(0),
      Q => \high_reg[0]_47\(7),
      R => '0'
    );
\high_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(0),
      Q => \high_reg[0]_47\(8),
      R => '0'
    );
\high_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(0),
      Q => \high_reg[0]_47\(9),
      R => '0'
    );
\high_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0124_out(1),
      Q => \high_reg[1]_46\(0),
      R => '0'
    );
\high_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(1),
      Q => \high_reg[1]_46\(10),
      R => '0'
    );
\high_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(1),
      Q => \high_reg[1]_46\(11),
      R => '0'
    );
\high_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(1),
      Q => \high_reg[1]_46\(12),
      R => '0'
    );
\high_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(1),
      Q => \high_reg[1]_46\(13),
      R => '0'
    );
\high_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(1),
      Q => \high_reg[1]_46\(14),
      R => '0'
    );
\high_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(1),
      Q => \high_reg[1]_46\(15),
      R => '0'
    );
\high_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(1),
      Q => \high_reg[1]_46\(16),
      R => '0'
    );
\high_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(1),
      Q => \high_reg[1]_46\(17),
      R => '0'
    );
\high_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(1),
      Q => \high_reg[1]_46\(18),
      R => '0'
    );
\high_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(1),
      Q => \high_reg[1]_46\(19),
      R => '0'
    );
\high_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(1),
      Q => \high_reg[1]_46\(1),
      R => '0'
    );
\high_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(1),
      Q => \high_reg[1]_46\(20),
      R => '0'
    );
\high_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(1),
      Q => \high_reg[1]_46\(21),
      R => '0'
    );
\high_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(1),
      Q => \high_reg[1]_46\(22),
      R => '0'
    );
\high_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(1),
      Q => \high_reg[1]_46\(23),
      R => '0'
    );
\high_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(1),
      Q => \high_reg[1]_46\(24),
      R => '0'
    );
\high_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(1),
      Q => \high_reg[1]_46\(25),
      R => '0'
    );
\high_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(1),
      Q => \high_reg[1]_46\(2),
      R => '0'
    );
\high_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(1),
      Q => \high_reg[1]_46\(3),
      R => '0'
    );
\high_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(1),
      Q => \high_reg[1]_46\(4),
      R => '0'
    );
\high_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(1),
      Q => \high_reg[1]_46\(5),
      R => '0'
    );
\high_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(1),
      Q => \high_reg[1]_46\(6),
      R => '0'
    );
\high_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(1),
      Q => \high_reg[1]_46\(7),
      R => '0'
    );
\high_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(1),
      Q => \high_reg[1]_46\(8),
      R => '0'
    );
\high_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(1),
      Q => \high_reg[1]_46\(9),
      R => '0'
    );
\low_add[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in78_in,
      I1 => p_0_in77_in,
      O => c080_out(0)
    );
\low_add[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in74_in,
      I1 => p_0_in73_in,
      O => c076_out(0)
    );
\low_add[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in70_in,
      I1 => p_0_in69_in,
      O => c072_out(0)
    );
\low_add[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in77_in,
      I1 => p_0_in78_in,
      I2 => p_0_in74_in,
      I3 => p_0_in73_in,
      O => \low_add[20]_i_5_n_0\
    );
\low_add[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in73_in,
      I1 => p_0_in74_in,
      I2 => p_0_in70_in,
      I3 => p_0_in69_in,
      O => \low_add[20]_i_6_n_0\
    );
\low_add[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in69_in,
      I1 => p_0_in70_in,
      I2 => p_0_in66_in,
      I3 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => \low_add[20]_i_7_n_0\
    );
\low_add[20]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in66_in,
      I1 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => c068_out(0)
    );
\low_add[24]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      O => c096_out(0)
    );
\low_add[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in90_in,
      I1 => p_0_in89_in,
      O => c092_out(0)
    );
\low_add[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in86_in,
      I1 => p_0_in85_in,
      O => c088_out(0)
    );
\low_add[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in82_in,
      I1 => p_0_in81_in,
      O => c084_out(0)
    );
\low_add[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I3 => p_0_in90_in,
      I4 => p_0_in89_in,
      O => \low_add[24]_i_6_n_0\
    );
\low_add[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in89_in,
      I1 => p_0_in90_in,
      I2 => p_0_in86_in,
      I3 => p_0_in85_in,
      O => \low_add[24]_i_7_n_0\
    );
\low_add[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in85_in,
      I1 => p_0_in86_in,
      I2 => p_0_in82_in,
      I3 => p_0_in81_in,
      O => \low_add[24]_i_8_n_0\
    );
\low_add[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in81_in,
      I1 => p_0_in82_in,
      I2 => p_0_in78_in,
      I3 => p_0_in77_in,
      O => \low_add[24]_i_9_n_0\
    );
\low_add[28]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in106_in,
      I1 => p_0_in105_in,
      I2 => p_0_in110_in,
      I3 => p_0_in109_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      O => c0112_out(0)
    );
\low_add[28]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in102_in,
      I1 => p_0_in101_in,
      I2 => p_0_in106_in,
      I3 => p_0_in105_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      O => c0108_out(0)
    );
\low_add[28]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in98_in,
      I1 => p_0_in97_in,
      I2 => p_0_in102_in,
      I3 => p_0_in101_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      O => c0104_out(0)
    );
\low_add[28]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in98_in,
      I3 => p_0_in97_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      O => c0100_out(0)
    );
\low_add[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0112_out(0),
      I1 => p_0_in101_in,
      I2 => p_0_in102_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      I4 => p_0_in106_in,
      I5 => p_0_in105_in,
      O => \low_add[28]_i_6_n_0\
    );
\low_add[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0108_out(0),
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      I4 => p_0_in102_in,
      I5 => p_0_in101_in,
      O => \low_add[28]_i_7_n_0\
    );
\low_add[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0104_out(0),
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I4 => p_0_in98_in,
      I5 => p_0_in97_in,
      O => \low_add[28]_i_8_n_0\
    );
\low_add[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I4 => p_0_in94_in,
      I5 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      O => \low_add[28]_i_9_n_0\
    );
\low_add[32]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in118_in,
      I1 => p_0_in117_in,
      I2 => p_0_in122_in,
      I3 => p_0_in121_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      O => \c0124_out__0\(0)
    );
\low_add[32]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in114_in,
      I1 => p_0_in113_in,
      I2 => p_0_in118_in,
      I3 => p_0_in117_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      O => c0120_out(0)
    );
\low_add[32]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in110_in,
      I1 => p_0_in109_in,
      I2 => p_0_in114_in,
      I3 => p_0_in113_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      O => c0116_out(0)
    );
\low_add[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => \c0124_out__0\(0),
      I1 => p_0_in113_in,
      I2 => p_0_in114_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      I4 => p_0_in118_in,
      I5 => p_0_in117_in,
      O => \low_add[32]_i_5_n_0\
    );
\low_add[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0120_out(0),
      I1 => p_0_in109_in,
      I2 => p_0_in110_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      I4 => p_0_in114_in,
      I5 => p_0_in113_in,
      O => \low_add[32]_i_6_n_0\
    );
\low_add[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0116_out(0),
      I1 => p_0_in105_in,
      I2 => p_0_in106_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      I4 => p_0_in110_in,
      I5 => p_0_in109_in,
      O => \low_add[32]_i_7_n_0\
    );
\low_add_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      Q => low_add(0),
      R => '0'
    );
\low_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(17),
      Q => \low_add_reg[17]_0\,
      R => '0'
    );
\low_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(18),
      Q => \low_add_reg[18]_0\,
      R => '0'
    );
\low_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(19),
      Q => \low_add_reg[19]_0\,
      R => '0'
    );
\low_add_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      Q => low_add(1),
      R => '0'
    );
\low_add_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(20),
      Q => \low_add_reg[20]_0\,
      R => '0'
    );
\low_add_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \low_add_reg[20]_i_1__1_n_0\,
      CO(2) => \low_add_reg[20]_i_1__1_n_1\,
      CO(1) => \low_add_reg[20]_i_1__1_n_2\,
      CO(0) => \low_add_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => c080_out(0),
      DI(2) => c076_out(0),
      DI(1) => c072_out(0),
      DI(0) => '0',
      O(3 downto 0) => low_add0(20 downto 17),
      S(3) => \low_add[20]_i_5_n_0\,
      S(2) => \low_add[20]_i_6_n_0\,
      S(1) => \low_add[20]_i_7_n_0\,
      S(0) => c068_out(0)
    );
\low_add_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(21),
      Q => \low_add_reg[21]_0\,
      R => '0'
    );
\low_add_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(22),
      Q => \low_add_reg[22]_0\,
      R => '0'
    );
\low_add_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(23),
      Q => \low_add_reg[23]_0\,
      R => '0'
    );
\low_add_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(24),
      Q => \low_add_reg[24]_0\,
      R => '0'
    );
\low_add_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[20]_i_1__1_n_0\,
      CO(3) => \low_add_reg[24]_i_1__1_n_0\,
      CO(2) => \low_add_reg[24]_i_1__1_n_1\,
      CO(1) => \low_add_reg[24]_i_1__1_n_2\,
      CO(0) => \low_add_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => c096_out(0),
      DI(2) => c092_out(0),
      DI(1) => c088_out(0),
      DI(0) => c084_out(0),
      O(3 downto 0) => low_add0(24 downto 21),
      S(3) => \low_add[24]_i_6_n_0\,
      S(2) => \low_add[24]_i_7_n_0\,
      S(1) => \low_add[24]_i_8_n_0\,
      S(0) => \low_add[24]_i_9_n_0\
    );
\low_add_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(25),
      Q => \low_add_reg[25]_0\,
      R => '0'
    );
\low_add_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(26),
      Q => \low_add_reg[26]_0\,
      R => '0'
    );
\low_add_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(27),
      Q => \low_add_reg[27]_0\,
      R => '0'
    );
\low_add_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(28),
      Q => \low_add_reg[28]_0\,
      R => '0'
    );
\low_add_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[24]_i_1__1_n_0\,
      CO(3) => \low_add_reg[28]_i_1__1_n_0\,
      CO(2) => \low_add_reg[28]_i_1__1_n_1\,
      CO(1) => \low_add_reg[28]_i_1__1_n_2\,
      CO(0) => \low_add_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => c0112_out(0),
      DI(2) => c0108_out(0),
      DI(1) => c0104_out(0),
      DI(0) => c0100_out(0),
      O(3 downto 0) => low_add0(28 downto 25),
      S(3) => \low_add[28]_i_6_n_0\,
      S(2) => \low_add[28]_i_7_n_0\,
      S(1) => \low_add[28]_i_8_n_0\,
      S(0) => \low_add[28]_i_9_n_0\
    );
\low_add_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(29),
      Q => \low_add_reg[29]_0\,
      R => '0'
    );
\low_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      Q => low_add(2),
      R => '0'
    );
\low_add_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(30),
      Q => \low_add_reg[30]_0\,
      R => '0'
    );
\low_add_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(31),
      Q => low_add(31),
      R => '0'
    );
\low_add_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(32),
      Q => low_add(32),
      R => '0'
    );
\low_add_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[28]_i_1__1_n_0\,
      CO(3) => low_add0(32),
      CO(2) => \NLW_low_add_reg[32]_i_1__1_CO_UNCONNECTED\(2),
      CO(1) => \low_add_reg[32]_i_1__1_n_2\,
      CO(0) => \low_add_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \c0124_out__0\(0),
      DI(1) => c0120_out(0),
      DI(0) => c0116_out(0),
      O(3) => \NLW_low_add_reg[32]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => low_add0(31 downto 29),
      S(3) => '1',
      S(2) => \low_add[32]_i_5_n_0\,
      S(1) => \low_add[32]_i_6_n_0\,
      S(0) => \low_add[32]_i_7_n_0\
    );
\low_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      Q => low_add(3),
      R => '0'
    );
\low_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      Q => low_add(4),
      R => '0'
    );
\low_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      Q => low_add(5),
      R => '0'
    );
\low_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      Q => low_add(6),
      R => '0'
    );
\low_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      Q => low_add(7),
      R => '0'
    );
\low_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      Q => low_add(8),
      R => '0'
    );
\m_delay_reg[0]_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \genblk1[0].imul\(4),
      I1 => \genblk1[0].imul\(2),
      I2 => \^c\(0),
      I3 => \genblk1[0].imul\(1),
      I4 => \genblk1[0].imul\(3),
      I5 => \genblk1[0].imul\(5),
      O => \m_delay_reg[0]_i_10__7_n_0\
    );
\m_delay_reg[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \genblk1[0].imul\(8),
      I1 => \genblk1[0].imul\(6),
      I2 => \m_delay_reg[0]_i_10__7_n_0\,
      I3 => \genblk1[0].imul\(7),
      O => \D_reg[8]_0\
    );
\m_delay_reg[0]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \genblk1[0].imul\(8),
      I1 => \genblk1[0].imul\(6),
      I2 => \m_delay_reg[0]_i_10__7_n_0\,
      I3 => \genblk1[0].imul\(7),
      O => B(7)
    );
\m_delay_reg[0]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \genblk1[0].imul\(6),
      I1 => \m_delay_reg[0]_i_10__7_n_0\,
      I2 => \genblk1[0].imul\(7),
      O => B(6)
    );
\m_delay_reg[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__7_n_0\,
      I1 => \genblk1[0].imul\(6),
      O => B(5)
    );
\m_delay_reg[0]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \genblk1[0].imul\(4),
      I1 => \genblk1[0].imul\(2),
      I2 => \^c\(0),
      I3 => \genblk1[0].imul\(1),
      I4 => \genblk1[0].imul\(3),
      I5 => \genblk1[0].imul\(5),
      O => B(4)
    );
\m_delay_reg[0]_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \genblk1[0].imul\(3),
      I1 => \genblk1[0].imul\(1),
      I2 => \^c\(0),
      I3 => \genblk1[0].imul\(2),
      I4 => \genblk1[0].imul\(4),
      O => B(3)
    );
\m_delay_reg[0]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \genblk1[0].imul\(2),
      I1 => \^c\(0),
      I2 => \genblk1[0].imul\(1),
      I3 => \genblk1[0].imul\(3),
      O => B(2)
    );
\m_delay_reg[0]_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \genblk1[0].imul\(1),
      I1 => \^c\(0),
      I2 => \genblk1[0].imul\(2),
      O => B(1)
    );
\m_delay_reg[0]_i_9__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^c\(0),
      I1 => \genblk1[0].imul\(1),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28 is
  port (
    \low_add_reg[30]_0\ : out STD_LOGIC;
    \low_add_reg[29]_0\ : out STD_LOGIC;
    \low_add_reg[28]_0\ : out STD_LOGIC;
    \low_add_reg[27]_0\ : out STD_LOGIC;
    \low_add_reg[26]_0\ : out STD_LOGIC;
    \low_add_reg[25]_0\ : out STD_LOGIC;
    \low_add_reg[24]_0\ : out STD_LOGIC;
    \low_add_reg[23]_0\ : out STD_LOGIC;
    \low_add_reg[22]_0\ : out STD_LOGIC;
    \low_add_reg[21]_0\ : out STD_LOGIC;
    \low_add_reg[20]_0\ : out STD_LOGIC;
    \low_add_reg[19]_0\ : out STD_LOGIC;
    \low_add_reg[18]_0\ : out STD_LOGIC;
    \low_add_reg[17]_0\ : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D_reg[8]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \^b\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28 : entity is "intmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28 is
  signal \^b_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \D[34]_i_2__0_n_0\ : STD_LOGIC;
  signal \D[38]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[38]_i_4__0_n_0\ : STD_LOGIC;
  signal \D[38]_i_5__0_n_0\ : STD_LOGIC;
  signal \D[38]_i_6__0_n_0\ : STD_LOGIC;
  signal \D[42]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[42]_i_4__0_n_0\ : STD_LOGIC;
  signal \D[42]_i_5__0_n_0\ : STD_LOGIC;
  signal \D[42]_i_6__0_n_0\ : STD_LOGIC;
  signal \D[46]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[46]_i_4__0_n_0\ : STD_LOGIC;
  signal \D[46]_i_5__0_n_0\ : STD_LOGIC;
  signal \D[46]_i_6__0_n_0\ : STD_LOGIC;
  signal \D[50]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[50]_i_4__0_n_0\ : STD_LOGIC;
  signal \D[50]_i_5__0_n_0\ : STD_LOGIC;
  signal \D[50]_i_6__0_n_0\ : STD_LOGIC;
  signal \D[54]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[54]_i_4__0_n_0\ : STD_LOGIC;
  signal \D[54]_i_5__0_n_0\ : STD_LOGIC;
  signal \D[54]_i_6__0_n_0\ : STD_LOGIC;
  signal \D[58]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[58]_i_4__0_n_0\ : STD_LOGIC;
  signal \D[58]_i_5__0_n_0\ : STD_LOGIC;
  signal \D[58]_i_6__0_n_0\ : STD_LOGIC;
  signal \D[62]_i_3__0_n_0\ : STD_LOGIC;
  signal \D[62]_i_4__0_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[34]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[38]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[38]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[42]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[42]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[46]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[46]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[50]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[50]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[54]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[54]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[58]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[58]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_4\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_5\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_6\ : STD_LOGIC;
  signal \D_reg[62]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[62]_i_2__0_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg[63]_i_1__0_n_7\ : STD_LOGIC;
  signal \D_reg[63]_i_2__0_n_1\ : STD_LOGIC;
  signal \D_reg[63]_i_2__0_n_2\ : STD_LOGIC;
  signal \D_reg[63]_i_2__0_n_3\ : STD_LOGIC;
  signal \D_reg_n_0_[1]\ : STD_LOGIC;
  signal \D_reg_n_0_[2]\ : STD_LOGIC;
  signal \D_reg_n_0_[3]\ : STD_LOGIC;
  signal \D_reg_n_0_[4]\ : STD_LOGIC;
  signal \D_reg_n_0_[5]\ : STD_LOGIC;
  signal \D_reg_n_0_[6]\ : STD_LOGIC;
  signal \D_reg_n_0_[7]\ : STD_LOGIC;
  signal c0100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0124_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \c0124_out__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0128_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0132_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0136_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0140_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0144_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0148_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0152_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0156_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0160_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0164_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0168_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0172_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0176_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0180_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0184_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0188_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0192_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0196_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0200_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0204_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0208_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0212_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0216_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0220_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0224_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c068_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c072_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c076_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c080_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c084_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c088_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c092_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c096_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\ : STD_LOGIC;
  signal \high_reg[0]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \high_reg[1]_30\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal imul : STD_LOGIC_VECTOR ( 8 to 8 );
  signal low_add : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal low_add0 : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal \low_add[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_8__0_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_9__0_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_6__0_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_7__0_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \m_delay_reg[0]_i_10__3_n_0\ : STD_LOGIC;
  signal p_0_in101_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in106_in : STD_LOGIC;
  signal p_0_in109_in : STD_LOGIC;
  signal p_0_in110_in : STD_LOGIC;
  signal p_0_in113_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in118_in : STD_LOGIC;
  signal p_0_in121_in : STD_LOGIC;
  signal p_0_in122_in : STD_LOGIC;
  signal p_0_in125_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in129_in : STD_LOGIC;
  signal p_0_in130_in : STD_LOGIC;
  signal p_0_in133_in : STD_LOGIC;
  signal p_0_in134_in : STD_LOGIC;
  signal p_0_in137_in : STD_LOGIC;
  signal p_0_in138_in : STD_LOGIC;
  signal p_0_in141_in : STD_LOGIC;
  signal p_0_in142_in : STD_LOGIC;
  signal p_0_in145_in : STD_LOGIC;
  signal p_0_in146_in : STD_LOGIC;
  signal p_0_in149_in : STD_LOGIC;
  signal p_0_in150_in : STD_LOGIC;
  signal p_0_in153_in : STD_LOGIC;
  signal p_0_in154_in : STD_LOGIC;
  signal p_0_in157_in : STD_LOGIC;
  signal p_0_in158_in : STD_LOGIC;
  signal p_0_in161_in : STD_LOGIC;
  signal p_0_in162_in : STD_LOGIC;
  signal p_0_in165_in : STD_LOGIC;
  signal p_0_in166_in : STD_LOGIC;
  signal p_0_in169_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in173_in : STD_LOGIC;
  signal p_0_in174_in : STD_LOGIC;
  signal p_0_in177_in : STD_LOGIC;
  signal p_0_in178_in : STD_LOGIC;
  signal p_0_in181_in : STD_LOGIC;
  signal p_0_in182_in : STD_LOGIC;
  signal p_0_in185_in : STD_LOGIC;
  signal p_0_in186_in : STD_LOGIC;
  signal p_0_in189_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in194_in : STD_LOGIC;
  signal p_0_in198_in : STD_LOGIC;
  signal p_0_in202_in : STD_LOGIC;
  signal p_0_in206_in : STD_LOGIC;
  signal p_0_in210_in : STD_LOGIC;
  signal p_0_in214_in : STD_LOGIC;
  signal p_0_in218_in : STD_LOGIC;
  signal p_0_in221_in : STD_LOGIC;
  signal p_0_in66_in : STD_LOGIC;
  signal p_0_in69_in : STD_LOGIC;
  signal p_0_in70_in : STD_LOGIC;
  signal p_0_in73_in : STD_LOGIC;
  signal p_0_in74_in : STD_LOGIC;
  signal p_0_in77_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_0_in85_in : STD_LOGIC;
  signal p_0_in86_in : STD_LOGIC;
  signal p_0_in89_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in97_in : STD_LOGIC;
  signal p_0_in98_in : STD_LOGIC;
  signal p_1_in167_in : STD_LOGIC;
  signal p_1_in171_in : STD_LOGIC;
  signal p_1_in175_in : STD_LOGIC;
  signal p_1_in179_in : STD_LOGIC;
  signal p_1_in183_in : STD_LOGIC;
  signal p_1_in187_in : STD_LOGIC;
  signal p_1_in191_in : STD_LOGIC;
  signal p_1_in195_in : STD_LOGIC;
  signal p_1_in199_in : STD_LOGIC;
  signal p_1_in203_in : STD_LOGIC;
  signal p_1_in207_in : STD_LOGIC;
  signal p_1_in211_in : STD_LOGIC;
  signal p_1_in215_in : STD_LOGIC;
  signal p_1_in219_in : STD_LOGIC;
  signal \NLW_D_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_D_reg[63]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_D_reg[63]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 39 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low_add_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_low_add_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \D_reg[34]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_2__0\ : label is 35;
begin
  B(8 downto 0) <= \^b_1\(8 downto 0);
\D[34]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D2(0),
      I1 => low_add(32),
      O => \D[34]_i_2__0_n_0\
    );
\D[38]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(3),
      I1 => \high_reg[1]_30\(3),
      O => \D[38]_i_3__0_n_0\
    );
\D[38]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(2),
      I1 => \high_reg[1]_30\(2),
      O => \D[38]_i_4__0_n_0\
    );
\D[38]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(1),
      I1 => \high_reg[1]_30\(1),
      O => \D[38]_i_5__0_n_0\
    );
\D[38]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(0),
      I1 => \high_reg[1]_30\(0),
      O => \D[38]_i_6__0_n_0\
    );
\D[42]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(7),
      I1 => \high_reg[1]_30\(7),
      O => \D[42]_i_3__0_n_0\
    );
\D[42]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(6),
      I1 => \high_reg[1]_30\(6),
      O => \D[42]_i_4__0_n_0\
    );
\D[42]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(5),
      I1 => \high_reg[1]_30\(5),
      O => \D[42]_i_5__0_n_0\
    );
\D[42]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(4),
      I1 => \high_reg[1]_30\(4),
      O => \D[42]_i_6__0_n_0\
    );
\D[46]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(11),
      I1 => \high_reg[1]_30\(11),
      O => \D[46]_i_3__0_n_0\
    );
\D[46]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(10),
      I1 => \high_reg[1]_30\(10),
      O => \D[46]_i_4__0_n_0\
    );
\D[46]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(9),
      I1 => \high_reg[1]_30\(9),
      O => \D[46]_i_5__0_n_0\
    );
\D[46]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(8),
      I1 => \high_reg[1]_30\(8),
      O => \D[46]_i_6__0_n_0\
    );
\D[50]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(15),
      I1 => \high_reg[1]_30\(15),
      O => \D[50]_i_3__0_n_0\
    );
\D[50]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(14),
      I1 => \high_reg[1]_30\(14),
      O => \D[50]_i_4__0_n_0\
    );
\D[50]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(13),
      I1 => \high_reg[1]_30\(13),
      O => \D[50]_i_5__0_n_0\
    );
\D[50]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(12),
      I1 => \high_reg[1]_30\(12),
      O => \D[50]_i_6__0_n_0\
    );
\D[54]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(19),
      I1 => \high_reg[1]_30\(19),
      O => \D[54]_i_3__0_n_0\
    );
\D[54]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(18),
      I1 => \high_reg[1]_30\(18),
      O => \D[54]_i_4__0_n_0\
    );
\D[54]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(17),
      I1 => \high_reg[1]_30\(17),
      O => \D[54]_i_5__0_n_0\
    );
\D[54]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(16),
      I1 => \high_reg[1]_30\(16),
      O => \D[54]_i_6__0_n_0\
    );
\D[58]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(23),
      I1 => \high_reg[1]_30\(23),
      O => \D[58]_i_3__0_n_0\
    );
\D[58]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(22),
      I1 => \high_reg[1]_30\(22),
      O => \D[58]_i_4__0_n_0\
    );
\D[58]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(21),
      I1 => \high_reg[1]_30\(21),
      O => \D[58]_i_5__0_n_0\
    );
\D[58]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(20),
      I1 => \high_reg[1]_30\(20),
      O => \D[58]_i_6__0_n_0\
    );
\D[62]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(25),
      I1 => \high_reg[1]_30\(25),
      O => \D[62]_i_3__0_n_0\
    );
\D[62]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_31\(24),
      I1 => \high_reg[1]_30\(24),
      O => \D[62]_i_4__0_n_0\
    );
\D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(0),
      Q => \^b_1\(0),
      R => '0'
    );
\D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(1),
      Q => \D_reg_n_0_[1]\,
      R => '0'
    );
\D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(2),
      Q => \D_reg_n_0_[2]\,
      R => '0'
    );
\D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1__0_n_7\,
      Q => Q(0),
      R => '0'
    );
\D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1__0_n_6\,
      Q => Q(1),
      R => '0'
    );
\D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1__0_n_5\,
      Q => Q(2),
      R => '0'
    );
\D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1__0_n_4\,
      Q => Q(3),
      R => '0'
    );
\D_reg[34]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[34]_i_1__0_n_0\,
      CO(2) => \D_reg[34]_i_1__0_n_1\,
      CO(1) => \D_reg[34]_i_1__0_n_2\,
      CO(0) => \D_reg[34]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => D2(0),
      DI(0) => '0',
      O(3) => \D_reg[34]_i_1__0_n_4\,
      O(2) => \D_reg[34]_i_1__0_n_5\,
      O(1) => \D_reg[34]_i_1__0_n_6\,
      O(0) => \D_reg[34]_i_1__0_n_7\,
      S(3 downto 2) => D2(2 downto 1),
      S(1) => \D[34]_i_2__0_n_0\,
      S(0) => low_add(31)
    );
\D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1__0_n_7\,
      Q => Q(4),
      R => '0'
    );
\D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1__0_n_6\,
      Q => Q(5),
      R => '0'
    );
\D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1__0_n_5\,
      Q => Q(6),
      R => '0'
    );
\D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1__0_n_4\,
      Q => Q(7),
      R => '0'
    );
\D_reg[38]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[34]_i_1__0_n_0\,
      CO(3) => \D_reg[38]_i_1__0_n_0\,
      CO(2) => \D_reg[38]_i_1__0_n_1\,
      CO(1) => \D_reg[38]_i_1__0_n_2\,
      CO(0) => \D_reg[38]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[38]_i_1__0_n_4\,
      O(2) => \D_reg[38]_i_1__0_n_5\,
      O(1) => \D_reg[38]_i_1__0_n_6\,
      O(0) => \D_reg[38]_i_1__0_n_7\,
      S(3 downto 0) => D2(6 downto 3)
    );
\D_reg[38]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[38]_i_2__0_n_0\,
      CO(2) => \D_reg[38]_i_2__0_n_1\,
      CO(1) => \D_reg[38]_i_2__0_n_2\,
      CO(0) => \D_reg[38]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(3 downto 0),
      O(3 downto 0) => D2(3 downto 0),
      S(3) => \D[38]_i_3__0_n_0\,
      S(2) => \D[38]_i_4__0_n_0\,
      S(1) => \D[38]_i_5__0_n_0\,
      S(0) => \D[38]_i_6__0_n_0\
    );
\D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1__0_n_7\,
      Q => Q(8),
      R => '0'
    );
\D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(3),
      Q => \D_reg_n_0_[3]\,
      R => '0'
    );
\D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1__0_n_6\,
      Q => Q(9),
      R => '0'
    );
\D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1__0_n_5\,
      Q => Q(10),
      R => '0'
    );
\D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1__0_n_4\,
      Q => Q(11),
      R => '0'
    );
\D_reg[42]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_1__0_n_0\,
      CO(3) => \D_reg[42]_i_1__0_n_0\,
      CO(2) => \D_reg[42]_i_1__0_n_1\,
      CO(1) => \D_reg[42]_i_1__0_n_2\,
      CO(0) => \D_reg[42]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[42]_i_1__0_n_4\,
      O(2) => \D_reg[42]_i_1__0_n_5\,
      O(1) => \D_reg[42]_i_1__0_n_6\,
      O(0) => \D_reg[42]_i_1__0_n_7\,
      S(3 downto 0) => D2(10 downto 7)
    );
\D_reg[42]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_2__0_n_0\,
      CO(3) => \D_reg[42]_i_2__0_n_0\,
      CO(2) => \D_reg[42]_i_2__0_n_1\,
      CO(1) => \D_reg[42]_i_2__0_n_2\,
      CO(0) => \D_reg[42]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(7 downto 4),
      O(3 downto 0) => D2(7 downto 4),
      S(3) => \D[42]_i_3__0_n_0\,
      S(2) => \D[42]_i_4__0_n_0\,
      S(1) => \D[42]_i_5__0_n_0\,
      S(0) => \D[42]_i_6__0_n_0\
    );
\D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1__0_n_7\,
      Q => Q(12),
      R => '0'
    );
\D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1__0_n_6\,
      Q => Q(13),
      R => '0'
    );
\D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1__0_n_5\,
      Q => Q(14),
      R => '0'
    );
\D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1__0_n_4\,
      Q => Q(15),
      R => '0'
    );
\D_reg[46]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_1__0_n_0\,
      CO(3) => \D_reg[46]_i_1__0_n_0\,
      CO(2) => \D_reg[46]_i_1__0_n_1\,
      CO(1) => \D_reg[46]_i_1__0_n_2\,
      CO(0) => \D_reg[46]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[46]_i_1__0_n_4\,
      O(2) => \D_reg[46]_i_1__0_n_5\,
      O(1) => \D_reg[46]_i_1__0_n_6\,
      O(0) => \D_reg[46]_i_1__0_n_7\,
      S(3 downto 0) => D2(14 downto 11)
    );
\D_reg[46]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_2__0_n_0\,
      CO(3) => \D_reg[46]_i_2__0_n_0\,
      CO(2) => \D_reg[46]_i_2__0_n_1\,
      CO(1) => \D_reg[46]_i_2__0_n_2\,
      CO(0) => \D_reg[46]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(11 downto 8),
      O(3 downto 0) => D2(11 downto 8),
      S(3) => \D[46]_i_3__0_n_0\,
      S(2) => \D[46]_i_4__0_n_0\,
      S(1) => \D[46]_i_5__0_n_0\,
      S(0) => \D[46]_i_6__0_n_0\
    );
\D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1__0_n_7\,
      Q => Q(16),
      R => '0'
    );
\D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1__0_n_6\,
      Q => Q(17),
      R => '0'
    );
\D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1__0_n_5\,
      Q => Q(18),
      R => '0'
    );
\D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(4),
      Q => \D_reg_n_0_[4]\,
      R => '0'
    );
\D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1__0_n_4\,
      Q => Q(19),
      R => '0'
    );
\D_reg[50]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_1__0_n_0\,
      CO(3) => \D_reg[50]_i_1__0_n_0\,
      CO(2) => \D_reg[50]_i_1__0_n_1\,
      CO(1) => \D_reg[50]_i_1__0_n_2\,
      CO(0) => \D_reg[50]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[50]_i_1__0_n_4\,
      O(2) => \D_reg[50]_i_1__0_n_5\,
      O(1) => \D_reg[50]_i_1__0_n_6\,
      O(0) => \D_reg[50]_i_1__0_n_7\,
      S(3 downto 0) => D2(18 downto 15)
    );
\D_reg[50]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_2__0_n_0\,
      CO(3) => \D_reg[50]_i_2__0_n_0\,
      CO(2) => \D_reg[50]_i_2__0_n_1\,
      CO(1) => \D_reg[50]_i_2__0_n_2\,
      CO(0) => \D_reg[50]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(15 downto 12),
      O(3 downto 0) => D2(15 downto 12),
      S(3) => \D[50]_i_3__0_n_0\,
      S(2) => \D[50]_i_4__0_n_0\,
      S(1) => \D[50]_i_5__0_n_0\,
      S(0) => \D[50]_i_6__0_n_0\
    );
\D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1__0_n_7\,
      Q => Q(20),
      R => '0'
    );
\D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1__0_n_6\,
      Q => Q(21),
      R => '0'
    );
\D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1__0_n_5\,
      Q => Q(22),
      R => '0'
    );
\D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1__0_n_4\,
      Q => Q(23),
      R => '0'
    );
\D_reg[54]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_1__0_n_0\,
      CO(3) => \D_reg[54]_i_1__0_n_0\,
      CO(2) => \D_reg[54]_i_1__0_n_1\,
      CO(1) => \D_reg[54]_i_1__0_n_2\,
      CO(0) => \D_reg[54]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[54]_i_1__0_n_4\,
      O(2) => \D_reg[54]_i_1__0_n_5\,
      O(1) => \D_reg[54]_i_1__0_n_6\,
      O(0) => \D_reg[54]_i_1__0_n_7\,
      S(3 downto 0) => D2(22 downto 19)
    );
\D_reg[54]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_2__0_n_0\,
      CO(3) => \D_reg[54]_i_2__0_n_0\,
      CO(2) => \D_reg[54]_i_2__0_n_1\,
      CO(1) => \D_reg[54]_i_2__0_n_2\,
      CO(0) => \D_reg[54]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(19 downto 16),
      O(3 downto 0) => D2(19 downto 16),
      S(3) => \D[54]_i_3__0_n_0\,
      S(2) => \D[54]_i_4__0_n_0\,
      S(1) => \D[54]_i_5__0_n_0\,
      S(0) => \D[54]_i_6__0_n_0\
    );
\D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1__0_n_7\,
      Q => Q(24),
      R => '0'
    );
\D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1__0_n_6\,
      Q => Q(25),
      R => '0'
    );
\D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1__0_n_5\,
      Q => Q(26),
      R => '0'
    );
\D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1__0_n_4\,
      Q => Q(27),
      R => '0'
    );
\D_reg[58]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_1__0_n_0\,
      CO(3) => \D_reg[58]_i_1__0_n_0\,
      CO(2) => \D_reg[58]_i_1__0_n_1\,
      CO(1) => \D_reg[58]_i_1__0_n_2\,
      CO(0) => \D_reg[58]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[58]_i_1__0_n_4\,
      O(2) => \D_reg[58]_i_1__0_n_5\,
      O(1) => \D_reg[58]_i_1__0_n_6\,
      O(0) => \D_reg[58]_i_1__0_n_7\,
      S(3 downto 0) => D2(26 downto 23)
    );
\D_reg[58]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_2__0_n_0\,
      CO(3) => \D_reg[58]_i_2__0_n_0\,
      CO(2) => \D_reg[58]_i_2__0_n_1\,
      CO(1) => \D_reg[58]_i_2__0_n_2\,
      CO(0) => \D_reg[58]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(23 downto 20),
      O(3 downto 0) => D2(23 downto 20),
      S(3) => \D[58]_i_3__0_n_0\,
      S(2) => \D[58]_i_4__0_n_0\,
      S(1) => \D[58]_i_5__0_n_0\,
      S(0) => \D[58]_i_6__0_n_0\
    );
\D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1__0_n_7\,
      Q => Q(28),
      R => '0'
    );
\D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(5),
      Q => \D_reg_n_0_[5]\,
      R => '0'
    );
\D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1__0_n_6\,
      Q => Q(29),
      R => '0'
    );
\D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1__0_n_5\,
      Q => Q(30),
      R => '0'
    );
\D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1__0_n_4\,
      Q => Q(31),
      R => '0'
    );
\D_reg[62]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_1__0_n_0\,
      CO(3) => \D_reg[62]_i_1__0_n_0\,
      CO(2) => \D_reg[62]_i_1__0_n_1\,
      CO(1) => \D_reg[62]_i_1__0_n_2\,
      CO(0) => \D_reg[62]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[62]_i_1__0_n_4\,
      O(2) => \D_reg[62]_i_1__0_n_5\,
      O(1) => \D_reg[62]_i_1__0_n_6\,
      O(0) => \D_reg[62]_i_1__0_n_7\,
      S(3 downto 0) => D2(30 downto 27)
    );
\D_reg[62]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_2__0_n_0\,
      CO(3) => \D_reg[62]_i_2__0_n_0\,
      CO(2) => \D_reg[62]_i_2__0_n_1\,
      CO(1) => \D_reg[62]_i_2__0_n_2\,
      CO(0) => \D_reg[62]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_31\(27 downto 24),
      O(3 downto 0) => D2(27 downto 24),
      S(3 downto 2) => \high_reg[0]_31\(27 downto 26),
      S(1) => \D[62]_i_3__0_n_0\,
      S(0) => \D[62]_i_4__0_n_0\
    );
\D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[63]_i_1__0_n_7\,
      Q => Q(32),
      R => '0'
    );
\D_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_D_reg[63]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_D_reg[63]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \D_reg[63]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => D2(31)
    );
\D_reg[63]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_2__0_n_0\,
      CO(3) => \NLW_D_reg[63]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \D_reg[63]_i_2__0_n_1\,
      CO(1) => \D_reg[63]_i_2__0_n_2\,
      CO(0) => \D_reg[63]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \high_reg[0]_31\(30 downto 28),
      O(3 downto 0) => D2(31 downto 28),
      S(3 downto 0) => \high_reg[0]_31\(31 downto 28)
    );
\D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(6),
      Q => \D_reg_n_0_[6]\,
      R => '0'
    );
\D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(7),
      Q => \D_reg_n_0_[7]\,
      R => '0'
    );
\D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(8),
      Q => imul(8),
      R => '0'
    );
cs0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39
     port map (
      D(24) => c0224_out(0),
      D(23) => c0220_out(0),
      D(22) => c0216_out(0),
      D(21) => c0212_out(0),
      D(20) => c0208_out(0),
      D(19) => c0204_out(0),
      D(18) => c0200_out(0),
      D(17) => c0196_out(0),
      D(16) => c0192_out(0),
      D(15) => c0188_out(0),
      D(14) => c0184_out(0),
      D(13) => c0180_out(0),
      D(12) => c0176_out(0),
      D(11) => c0172_out(0),
      D(10) => c0168_out(0),
      D(9) => c0164_out(0),
      D(8) => c0160_out(0),
      D(7) => c0156_out(0),
      D(6) => c0152_out(0),
      D(5) => c0148_out(0),
      D(4) => c0144_out(0),
      D(3) => c0140_out(0),
      D(2) => c0136_out(0),
      D(1) => c0132_out(0),
      D(0) => c0128_out(0),
      P(24) => p_0_in218_in,
      P(23) => p_0_in214_in,
      P(22) => p_0_in210_in,
      P(21) => p_0_in206_in,
      P(20) => p_0_in202_in,
      P(19) => p_0_in198_in,
      P(18) => p_0_in194_in,
      P(17) => p_0_in190_in,
      P(16) => p_0_in186_in,
      P(15) => p_0_in182_in,
      P(14) => p_0_in178_in,
      P(13) => p_0_in174_in,
      P(12) => p_0_in170_in,
      P(11) => p_0_in166_in,
      P(10) => p_0_in162_in,
      P(9) => p_0_in158_in,
      P(8) => p_0_in154_in,
      P(7) => p_0_in150_in,
      P(6) => p_0_in146_in,
      P(5) => p_0_in142_in,
      P(4) => p_0_in138_in,
      P(3) => p_0_in134_in,
      P(2) => p_0_in130_in,
      P(1) => p_0_in126_in,
      P(0) => p_0_in122_in,
      \genblk3[1].genblk1[1].p_product_reg[3]\(24) => c0224_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(23) => c0220_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(22) => c0216_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(21) => c0212_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(20) => c0208_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(19) => c0204_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(18) => c0200_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(17) => c0196_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(16) => c0192_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(15) => c0188_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(14) => c0184_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(13) => c0180_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(12) => c0176_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(11) => c0172_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(10) => c0168_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(9) => c0164_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(8) => c0160_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(7) => c0156_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(6) => c0152_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(5) => c0148_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(4) => c0144_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(3) => c0140_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(2) => c0136_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(1) => c0132_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(0) => c0128_out(1),
      \high_reg[0][17]\(17) => p_0_in189_in,
      \high_reg[0][17]\(16) => p_0_in185_in,
      \high_reg[0][17]\(15) => p_0_in181_in,
      \high_reg[0][17]\(14) => p_0_in177_in,
      \high_reg[0][17]\(13) => p_0_in173_in,
      \high_reg[0][17]\(12) => p_0_in169_in,
      \high_reg[0][17]\(11) => p_0_in165_in,
      \high_reg[0][17]\(10) => p_0_in161_in,
      \high_reg[0][17]\(9) => p_0_in157_in,
      \high_reg[0][17]\(8) => p_0_in153_in,
      \high_reg[0][17]\(7) => p_0_in149_in,
      \high_reg[0][17]\(6) => p_0_in145_in,
      \high_reg[0][17]\(5) => p_0_in141_in,
      \high_reg[0][17]\(4) => p_0_in137_in,
      \high_reg[0][17]\(3) => p_0_in133_in,
      \high_reg[0][17]\(2) => p_0_in129_in,
      \high_reg[0][17]\(1) => p_0_in125_in,
      \high_reg[0][17]\(0) => p_0_in121_in,
      \high_reg[1][25]\(15) => p_0_in221_in,
      \high_reg[1][25]\(14) => p_1_in219_in,
      \high_reg[1][25]\(13) => p_1_in215_in,
      \high_reg[1][25]\(12) => p_1_in211_in,
      \high_reg[1][25]\(11) => p_1_in207_in,
      \high_reg[1][25]\(10) => p_1_in203_in,
      \high_reg[1][25]\(9) => p_1_in199_in,
      \high_reg[1][25]\(8) => p_1_in195_in,
      \high_reg[1][25]\(7) => p_1_in191_in,
      \high_reg[1][25]\(6) => p_1_in187_in,
      \high_reg[1][25]\(5) => p_1_in183_in,
      \high_reg[1][25]\(4) => p_1_in179_in,
      \high_reg[1][25]\(3) => p_1_in175_in,
      \high_reg[1][25]\(2) => p_1_in171_in,
      \high_reg[1][25]\(1) => p_1_in167_in,
      \high_reg[1][25]\(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      \high_reg[1][9]\(8) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      \high_reg[1][9]\(7) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      \high_reg[1][9]\(6) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      \high_reg[1][9]\(5) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      \high_reg[1][9]\(4) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      \high_reg[1][9]\(3) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      \high_reg[1][9]\(2) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      \high_reg[1][9]\(1) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      \high_reg[1][9]\(0) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\
    );
\genblk3[0].genblk1[0].p_product_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => \^b\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => w(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 41) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\(47 downto 41),
      P(40) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      P(39) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      P(38) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      P(37) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      P(36) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      P(35) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      P(34) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      P(33) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      P(32) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\,
      P(31) => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      P(30) => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      P(29) => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      P(28) => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      P(27) => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      P(26) => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      P(25) => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      P(24) => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      P(23) => p_0_in90_in,
      P(22) => p_0_in86_in,
      P(21) => p_0_in82_in,
      P(20) => p_0_in78_in,
      P(19) => p_0_in74_in,
      P(18) => p_0_in70_in,
      P(17) => p_0_in66_in,
      P(16 downto 9) => P(7 downto 0),
      P(8) => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      P(7) => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      P(6) => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      P(5) => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      P(4) => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      P(3) => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      P(2) => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      P(1) => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      P(0) => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[0].genblk1[1].p_product_reg[1]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => \^b\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => w(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\,
      P(47 downto 39) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\(47 downto 39),
      P(38) => p_0_in218_in,
      P(37) => p_0_in214_in,
      P(36) => p_0_in210_in,
      P(35) => p_0_in206_in,
      P(34) => p_0_in202_in,
      P(33) => p_0_in198_in,
      P(32) => p_0_in194_in,
      P(31) => p_0_in190_in,
      P(30) => p_0_in186_in,
      P(29) => p_0_in182_in,
      P(28) => p_0_in178_in,
      P(27) => p_0_in174_in,
      P(26) => p_0_in170_in,
      P(25) => p_0_in166_in,
      P(24) => p_0_in162_in,
      P(23) => p_0_in158_in,
      P(22) => p_0_in154_in,
      P(21) => p_0_in150_in,
      P(20) => p_0_in146_in,
      P(19) => p_0_in142_in,
      P(18) => p_0_in138_in,
      P(17) => p_0_in134_in,
      P(16) => p_0_in130_in,
      P(15) => p_0_in126_in,
      P(14) => p_0_in122_in,
      P(13) => p_0_in118_in,
      P(12) => p_0_in114_in,
      P(11) => p_0_in110_in,
      P(10) => p_0_in106_in,
      P(9) => p_0_in102_in,
      P(8) => p_0_in98_in,
      P(7) => p_0_in94_in,
      P(6) => p_0_in89_in,
      P(5) => p_0_in85_in,
      P(4) => p_0_in81_in,
      P(3) => p_0_in77_in,
      P(2) => p_0_in73_in,
      P(1) => p_0_in69_in,
      P(0) => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[0].p_product_reg[2]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => w(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \^b\(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\,
      P(47 downto 25) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\(47 downto 25),
      P(24) => p_0_in189_in,
      P(23) => p_0_in185_in,
      P(22) => p_0_in181_in,
      P(21) => p_0_in177_in,
      P(20) => p_0_in173_in,
      P(19) => p_0_in169_in,
      P(18) => p_0_in165_in,
      P(17) => p_0_in161_in,
      P(16) => p_0_in157_in,
      P(15) => p_0_in153_in,
      P(14) => p_0_in149_in,
      P(13) => p_0_in145_in,
      P(12) => p_0_in141_in,
      P(11) => p_0_in137_in,
      P(10) => p_0_in133_in,
      P(9) => p_0_in129_in,
      P(8) => p_0_in125_in,
      P(7) => p_0_in121_in,
      P(6) => p_0_in117_in,
      P(5) => p_0_in113_in,
      P(4) => p_0_in109_in,
      P(3) => p_0_in105_in,
      P(2) => p_0_in101_in,
      P(1) => p_0_in97_in,
      P(0) => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[1].p_product_reg[3]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => w(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \^b\(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\,
      P(47 downto 23) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\(47 downto 23),
      P(22) => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      P(21) => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      P(20) => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      P(19) => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      P(18) => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      P(17) => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      P(16) => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      P(15) => p_0_in221_in,
      P(14) => p_1_in219_in,
      P(13) => p_1_in215_in,
      P(12) => p_1_in211_in,
      P(11) => p_1_in207_in,
      P(10) => p_1_in203_in,
      P(9) => p_1_in199_in,
      P(8) => p_1_in195_in,
      P(7) => p_1_in191_in,
      P(6) => p_1_in187_in,
      P(5) => p_1_in183_in,
      P(4) => p_1_in179_in,
      P(3) => p_1_in175_in,
      P(2) => p_1_in171_in,
      P(1) => p_1_in167_in,
      P(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\
    );
\high[1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => p_0_in122_in,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      I3 => p_0_in118_in,
      I4 => p_0_in117_in,
      O => c0124_out(1)
    );
\high_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(0),
      Q => \high_reg[0]_31\(0),
      R => '0'
    );
\high_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(0),
      Q => \high_reg[0]_31\(10),
      R => '0'
    );
\high_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(0),
      Q => \high_reg[0]_31\(11),
      R => '0'
    );
\high_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(0),
      Q => \high_reg[0]_31\(12),
      R => '0'
    );
\high_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(0),
      Q => \high_reg[0]_31\(13),
      R => '0'
    );
\high_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(0),
      Q => \high_reg[0]_31\(14),
      R => '0'
    );
\high_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(0),
      Q => \high_reg[0]_31\(15),
      R => '0'
    );
\high_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(0),
      Q => \high_reg[0]_31\(16),
      R => '0'
    );
\high_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(0),
      Q => \high_reg[0]_31\(17),
      R => '0'
    );
\high_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(0),
      Q => \high_reg[0]_31\(18),
      R => '0'
    );
\high_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(0),
      Q => \high_reg[0]_31\(19),
      R => '0'
    );
\high_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(0),
      Q => \high_reg[0]_31\(1),
      R => '0'
    );
\high_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(0),
      Q => \high_reg[0]_31\(20),
      R => '0'
    );
\high_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(0),
      Q => \high_reg[0]_31\(21),
      R => '0'
    );
\high_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(0),
      Q => \high_reg[0]_31\(22),
      R => '0'
    );
\high_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(0),
      Q => \high_reg[0]_31\(23),
      R => '0'
    );
\high_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(0),
      Q => \high_reg[0]_31\(24),
      R => '0'
    );
\high_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      Q => \high_reg[0]_31\(25),
      R => '0'
    );
\high_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      Q => \high_reg[0]_31\(26),
      R => '0'
    );
\high_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      Q => \high_reg[0]_31\(27),
      R => '0'
    );
\high_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      Q => \high_reg[0]_31\(28),
      R => '0'
    );
\high_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      Q => \high_reg[0]_31\(29),
      R => '0'
    );
\high_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(0),
      Q => \high_reg[0]_31\(2),
      R => '0'
    );
\high_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      Q => \high_reg[0]_31\(30),
      R => '0'
    );
\high_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      Q => \high_reg[0]_31\(31),
      R => '0'
    );
\high_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(0),
      Q => \high_reg[0]_31\(3),
      R => '0'
    );
\high_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(0),
      Q => \high_reg[0]_31\(4),
      R => '0'
    );
\high_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(0),
      Q => \high_reg[0]_31\(5),
      R => '0'
    );
\high_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(0),
      Q => \high_reg[0]_31\(6),
      R => '0'
    );
\high_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(0),
      Q => \high_reg[0]_31\(7),
      R => '0'
    );
\high_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(0),
      Q => \high_reg[0]_31\(8),
      R => '0'
    );
\high_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(0),
      Q => \high_reg[0]_31\(9),
      R => '0'
    );
\high_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0124_out(1),
      Q => \high_reg[1]_30\(0),
      R => '0'
    );
\high_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(1),
      Q => \high_reg[1]_30\(10),
      R => '0'
    );
\high_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(1),
      Q => \high_reg[1]_30\(11),
      R => '0'
    );
\high_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(1),
      Q => \high_reg[1]_30\(12),
      R => '0'
    );
\high_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(1),
      Q => \high_reg[1]_30\(13),
      R => '0'
    );
\high_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(1),
      Q => \high_reg[1]_30\(14),
      R => '0'
    );
\high_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(1),
      Q => \high_reg[1]_30\(15),
      R => '0'
    );
\high_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(1),
      Q => \high_reg[1]_30\(16),
      R => '0'
    );
\high_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(1),
      Q => \high_reg[1]_30\(17),
      R => '0'
    );
\high_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(1),
      Q => \high_reg[1]_30\(18),
      R => '0'
    );
\high_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(1),
      Q => \high_reg[1]_30\(19),
      R => '0'
    );
\high_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(1),
      Q => \high_reg[1]_30\(1),
      R => '0'
    );
\high_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(1),
      Q => \high_reg[1]_30\(20),
      R => '0'
    );
\high_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(1),
      Q => \high_reg[1]_30\(21),
      R => '0'
    );
\high_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(1),
      Q => \high_reg[1]_30\(22),
      R => '0'
    );
\high_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(1),
      Q => \high_reg[1]_30\(23),
      R => '0'
    );
\high_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(1),
      Q => \high_reg[1]_30\(24),
      R => '0'
    );
\high_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(1),
      Q => \high_reg[1]_30\(25),
      R => '0'
    );
\high_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(1),
      Q => \high_reg[1]_30\(2),
      R => '0'
    );
\high_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(1),
      Q => \high_reg[1]_30\(3),
      R => '0'
    );
\high_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(1),
      Q => \high_reg[1]_30\(4),
      R => '0'
    );
\high_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(1),
      Q => \high_reg[1]_30\(5),
      R => '0'
    );
\high_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(1),
      Q => \high_reg[1]_30\(6),
      R => '0'
    );
\high_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(1),
      Q => \high_reg[1]_30\(7),
      R => '0'
    );
\high_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(1),
      Q => \high_reg[1]_30\(8),
      R => '0'
    );
\high_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(1),
      Q => \high_reg[1]_30\(9),
      R => '0'
    );
\low_add[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in78_in,
      I1 => p_0_in77_in,
      O => c080_out(0)
    );
\low_add[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in74_in,
      I1 => p_0_in73_in,
      O => c076_out(0)
    );
\low_add[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in70_in,
      I1 => p_0_in69_in,
      O => c072_out(0)
    );
\low_add[20]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in77_in,
      I1 => p_0_in78_in,
      I2 => p_0_in74_in,
      I3 => p_0_in73_in,
      O => \low_add[20]_i_5__0_n_0\
    );
\low_add[20]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in73_in,
      I1 => p_0_in74_in,
      I2 => p_0_in70_in,
      I3 => p_0_in69_in,
      O => \low_add[20]_i_6__0_n_0\
    );
\low_add[20]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in69_in,
      I1 => p_0_in70_in,
      I2 => p_0_in66_in,
      I3 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => \low_add[20]_i_7__0_n_0\
    );
\low_add[20]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in66_in,
      I1 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => c068_out(0)
    );
\low_add[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      O => c096_out(0)
    );
\low_add[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in90_in,
      I1 => p_0_in89_in,
      O => c092_out(0)
    );
\low_add[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in86_in,
      I1 => p_0_in85_in,
      O => c088_out(0)
    );
\low_add[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in82_in,
      I1 => p_0_in81_in,
      O => c084_out(0)
    );
\low_add[24]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I3 => p_0_in90_in,
      I4 => p_0_in89_in,
      O => \low_add[24]_i_6__0_n_0\
    );
\low_add[24]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in89_in,
      I1 => p_0_in90_in,
      I2 => p_0_in86_in,
      I3 => p_0_in85_in,
      O => \low_add[24]_i_7__0_n_0\
    );
\low_add[24]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in85_in,
      I1 => p_0_in86_in,
      I2 => p_0_in82_in,
      I3 => p_0_in81_in,
      O => \low_add[24]_i_8__0_n_0\
    );
\low_add[24]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in81_in,
      I1 => p_0_in82_in,
      I2 => p_0_in78_in,
      I3 => p_0_in77_in,
      O => \low_add[24]_i_9__0_n_0\
    );
\low_add[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in106_in,
      I1 => p_0_in105_in,
      I2 => p_0_in110_in,
      I3 => p_0_in109_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      O => c0112_out(0)
    );
\low_add[28]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in102_in,
      I1 => p_0_in101_in,
      I2 => p_0_in106_in,
      I3 => p_0_in105_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      O => c0108_out(0)
    );
\low_add[28]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in98_in,
      I1 => p_0_in97_in,
      I2 => p_0_in102_in,
      I3 => p_0_in101_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      O => c0104_out(0)
    );
\low_add[28]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in98_in,
      I3 => p_0_in97_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      O => c0100_out(0)
    );
\low_add[28]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0112_out(0),
      I1 => p_0_in101_in,
      I2 => p_0_in102_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      I4 => p_0_in106_in,
      I5 => p_0_in105_in,
      O => \low_add[28]_i_6__0_n_0\
    );
\low_add[28]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0108_out(0),
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      I4 => p_0_in102_in,
      I5 => p_0_in101_in,
      O => \low_add[28]_i_7__0_n_0\
    );
\low_add[28]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0104_out(0),
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I4 => p_0_in98_in,
      I5 => p_0_in97_in,
      O => \low_add[28]_i_8__0_n_0\
    );
\low_add[28]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I4 => p_0_in94_in,
      I5 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      O => \low_add[28]_i_9__0_n_0\
    );
\low_add[32]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in118_in,
      I1 => p_0_in117_in,
      I2 => p_0_in122_in,
      I3 => p_0_in121_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      O => \c0124_out__0\(0)
    );
\low_add[32]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in114_in,
      I1 => p_0_in113_in,
      I2 => p_0_in118_in,
      I3 => p_0_in117_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      O => c0120_out(0)
    );
\low_add[32]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in110_in,
      I1 => p_0_in109_in,
      I2 => p_0_in114_in,
      I3 => p_0_in113_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      O => c0116_out(0)
    );
\low_add[32]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => \c0124_out__0\(0),
      I1 => p_0_in113_in,
      I2 => p_0_in114_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      I4 => p_0_in118_in,
      I5 => p_0_in117_in,
      O => \low_add[32]_i_5__0_n_0\
    );
\low_add[32]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0120_out(0),
      I1 => p_0_in109_in,
      I2 => p_0_in110_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      I4 => p_0_in114_in,
      I5 => p_0_in113_in,
      O => \low_add[32]_i_6__0_n_0\
    );
\low_add[32]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0116_out(0),
      I1 => p_0_in105_in,
      I2 => p_0_in106_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      I4 => p_0_in110_in,
      I5 => p_0_in109_in,
      O => \low_add[32]_i_7__0_n_0\
    );
\low_add_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      Q => low_add(0),
      R => '0'
    );
\low_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(17),
      Q => \low_add_reg[17]_0\,
      R => '0'
    );
\low_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(18),
      Q => \low_add_reg[18]_0\,
      R => '0'
    );
\low_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(19),
      Q => \low_add_reg[19]_0\,
      R => '0'
    );
\low_add_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      Q => low_add(1),
      R => '0'
    );
\low_add_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(20),
      Q => \low_add_reg[20]_0\,
      R => '0'
    );
\low_add_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \low_add_reg[20]_i_1__0_n_0\,
      CO(2) => \low_add_reg[20]_i_1__0_n_1\,
      CO(1) => \low_add_reg[20]_i_1__0_n_2\,
      CO(0) => \low_add_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => c080_out(0),
      DI(2) => c076_out(0),
      DI(1) => c072_out(0),
      DI(0) => '0',
      O(3 downto 0) => low_add0(20 downto 17),
      S(3) => \low_add[20]_i_5__0_n_0\,
      S(2) => \low_add[20]_i_6__0_n_0\,
      S(1) => \low_add[20]_i_7__0_n_0\,
      S(0) => c068_out(0)
    );
\low_add_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(21),
      Q => \low_add_reg[21]_0\,
      R => '0'
    );
\low_add_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(22),
      Q => \low_add_reg[22]_0\,
      R => '0'
    );
\low_add_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(23),
      Q => \low_add_reg[23]_0\,
      R => '0'
    );
\low_add_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(24),
      Q => \low_add_reg[24]_0\,
      R => '0'
    );
\low_add_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[20]_i_1__0_n_0\,
      CO(3) => \low_add_reg[24]_i_1__0_n_0\,
      CO(2) => \low_add_reg[24]_i_1__0_n_1\,
      CO(1) => \low_add_reg[24]_i_1__0_n_2\,
      CO(0) => \low_add_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => c096_out(0),
      DI(2) => c092_out(0),
      DI(1) => c088_out(0),
      DI(0) => c084_out(0),
      O(3 downto 0) => low_add0(24 downto 21),
      S(3) => \low_add[24]_i_6__0_n_0\,
      S(2) => \low_add[24]_i_7__0_n_0\,
      S(1) => \low_add[24]_i_8__0_n_0\,
      S(0) => \low_add[24]_i_9__0_n_0\
    );
\low_add_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(25),
      Q => \low_add_reg[25]_0\,
      R => '0'
    );
\low_add_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(26),
      Q => \low_add_reg[26]_0\,
      R => '0'
    );
\low_add_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(27),
      Q => \low_add_reg[27]_0\,
      R => '0'
    );
\low_add_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(28),
      Q => \low_add_reg[28]_0\,
      R => '0'
    );
\low_add_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[24]_i_1__0_n_0\,
      CO(3) => \low_add_reg[28]_i_1__0_n_0\,
      CO(2) => \low_add_reg[28]_i_1__0_n_1\,
      CO(1) => \low_add_reg[28]_i_1__0_n_2\,
      CO(0) => \low_add_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => c0112_out(0),
      DI(2) => c0108_out(0),
      DI(1) => c0104_out(0),
      DI(0) => c0100_out(0),
      O(3 downto 0) => low_add0(28 downto 25),
      S(3) => \low_add[28]_i_6__0_n_0\,
      S(2) => \low_add[28]_i_7__0_n_0\,
      S(1) => \low_add[28]_i_8__0_n_0\,
      S(0) => \low_add[28]_i_9__0_n_0\
    );
\low_add_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(29),
      Q => \low_add_reg[29]_0\,
      R => '0'
    );
\low_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      Q => low_add(2),
      R => '0'
    );
\low_add_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(30),
      Q => \low_add_reg[30]_0\,
      R => '0'
    );
\low_add_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(31),
      Q => low_add(31),
      R => '0'
    );
\low_add_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(32),
      Q => low_add(32),
      R => '0'
    );
\low_add_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[28]_i_1__0_n_0\,
      CO(3) => low_add0(32),
      CO(2) => \NLW_low_add_reg[32]_i_1__0_CO_UNCONNECTED\(2),
      CO(1) => \low_add_reg[32]_i_1__0_n_2\,
      CO(0) => \low_add_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \c0124_out__0\(0),
      DI(1) => c0120_out(0),
      DI(0) => c0116_out(0),
      O(3) => \NLW_low_add_reg[32]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => low_add0(31 downto 29),
      S(3) => '1',
      S(2) => \low_add[32]_i_5__0_n_0\,
      S(1) => \low_add[32]_i_6__0_n_0\,
      S(0) => \low_add[32]_i_7__0_n_0\
    );
\low_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      Q => low_add(3),
      R => '0'
    );
\low_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      Q => low_add(4),
      R => '0'
    );
\low_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      Q => low_add(5),
      R => '0'
    );
\low_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      Q => low_add(6),
      R => '0'
    );
\low_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      Q => low_add(7),
      R => '0'
    );
\low_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      Q => low_add(8),
      R => '0'
    );
\m_delay_reg[0]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \D_reg_n_0_[4]\,
      I1 => \D_reg_n_0_[2]\,
      I2 => \^b_1\(0),
      I3 => \D_reg_n_0_[1]\,
      I4 => \D_reg_n_0_[3]\,
      I5 => \D_reg_n_0_[5]\,
      O => \m_delay_reg[0]_i_10__3_n_0\
    );
\m_delay_reg[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => imul(8),
      I1 => \D_reg_n_0_[6]\,
      I2 => \m_delay_reg[0]_i_10__3_n_0\,
      I3 => \D_reg_n_0_[7]\,
      O => \D_reg[8]_0\
    );
\m_delay_reg[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => imul(8),
      I1 => \D_reg_n_0_[6]\,
      I2 => \m_delay_reg[0]_i_10__3_n_0\,
      I3 => \D_reg_n_0_[7]\,
      O => \^b_1\(8)
    );
\m_delay_reg[0]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \D_reg_n_0_[6]\,
      I1 => \m_delay_reg[0]_i_10__3_n_0\,
      I2 => \D_reg_n_0_[7]\,
      O => \^b_1\(7)
    );
\m_delay_reg[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__3_n_0\,
      I1 => \D_reg_n_0_[6]\,
      O => \^b_1\(6)
    );
\m_delay_reg[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \D_reg_n_0_[4]\,
      I1 => \D_reg_n_0_[2]\,
      I2 => \^b_1\(0),
      I3 => \D_reg_n_0_[1]\,
      I4 => \D_reg_n_0_[3]\,
      I5 => \D_reg_n_0_[5]\,
      O => \^b_1\(5)
    );
\m_delay_reg[0]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \D_reg_n_0_[3]\,
      I1 => \D_reg_n_0_[1]\,
      I2 => \^b_1\(0),
      I3 => \D_reg_n_0_[2]\,
      I4 => \D_reg_n_0_[4]\,
      O => \^b_1\(4)
    );
\m_delay_reg[0]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \D_reg_n_0_[2]\,
      I1 => \^b_1\(0),
      I2 => \D_reg_n_0_[1]\,
      I3 => \D_reg_n_0_[3]\,
      O => \^b_1\(3)
    );
\m_delay_reg[0]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \D_reg_n_0_[1]\,
      I1 => \^b_1\(0),
      I2 => \D_reg_n_0_[2]\,
      O => \^b_1\(2)
    );
\m_delay_reg[0]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_1\(0),
      I1 => \D_reg_n_0_[1]\,
      O => \^b_1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4 is
  port (
    \low_add_reg[30]_0\ : out STD_LOGIC;
    \low_add_reg[29]_0\ : out STD_LOGIC;
    \low_add_reg[28]_0\ : out STD_LOGIC;
    \low_add_reg[27]_0\ : out STD_LOGIC;
    \low_add_reg[26]_0\ : out STD_LOGIC;
    \low_add_reg[25]_0\ : out STD_LOGIC;
    \low_add_reg[24]_0\ : out STD_LOGIC;
    \low_add_reg[23]_0\ : out STD_LOGIC;
    \low_add_reg[22]_0\ : out STD_LOGIC;
    \low_add_reg[21]_0\ : out STD_LOGIC;
    \low_add_reg[20]_0\ : out STD_LOGIC;
    \low_add_reg[19]_0\ : out STD_LOGIC;
    \low_add_reg[18]_0\ : out STD_LOGIC;
    \low_add_reg[17]_0\ : out STD_LOGIC;
    \D_reg[8]_0\ : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 33 downto 0 );
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    \genblk3[0].genblk1[1].p_product_reg[1]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4 : entity is "intmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4 is
  signal \^c\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal D2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \D[34]_i_2__2_n_0\ : STD_LOGIC;
  signal \D[38]_i_3_n_0\ : STD_LOGIC;
  signal \D[38]_i_4_n_0\ : STD_LOGIC;
  signal \D[38]_i_5_n_0\ : STD_LOGIC;
  signal \D[38]_i_6_n_0\ : STD_LOGIC;
  signal \D[42]_i_3_n_0\ : STD_LOGIC;
  signal \D[42]_i_4_n_0\ : STD_LOGIC;
  signal \D[42]_i_5_n_0\ : STD_LOGIC;
  signal \D[42]_i_6_n_0\ : STD_LOGIC;
  signal \D[46]_i_3_n_0\ : STD_LOGIC;
  signal \D[46]_i_4_n_0\ : STD_LOGIC;
  signal \D[46]_i_5_n_0\ : STD_LOGIC;
  signal \D[46]_i_6_n_0\ : STD_LOGIC;
  signal \D[50]_i_3_n_0\ : STD_LOGIC;
  signal \D[50]_i_4_n_0\ : STD_LOGIC;
  signal \D[50]_i_5_n_0\ : STD_LOGIC;
  signal \D[50]_i_6_n_0\ : STD_LOGIC;
  signal \D[54]_i_3_n_0\ : STD_LOGIC;
  signal \D[54]_i_4_n_0\ : STD_LOGIC;
  signal \D[54]_i_5_n_0\ : STD_LOGIC;
  signal \D[54]_i_6_n_0\ : STD_LOGIC;
  signal \D[58]_i_3_n_0\ : STD_LOGIC;
  signal \D[58]_i_4_n_0\ : STD_LOGIC;
  signal \D[58]_i_5_n_0\ : STD_LOGIC;
  signal \D[58]_i_6_n_0\ : STD_LOGIC;
  signal \D[62]_i_3_n_0\ : STD_LOGIC;
  signal \D[62]_i_4_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[34]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[34]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[38]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_1__2_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_1__2_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_1__2_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_1__2_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_2__2_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_2__2_n_3\ : STD_LOGIC;
  signal \D_reg[63]_i_2__2_n_1\ : STD_LOGIC;
  signal \D_reg[63]_i_2__2_n_2\ : STD_LOGIC;
  signal \D_reg[63]_i_2__2_n_3\ : STD_LOGIC;
  signal c0100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0124_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \c0124_out__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0128_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0132_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0136_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0140_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0144_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0148_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0152_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0156_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0160_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0164_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0168_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0172_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0176_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0180_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0184_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0188_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0192_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0196_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0200_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0204_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0208_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0212_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0216_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0220_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0224_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c068_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c072_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c076_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c080_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c084_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c088_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c092_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c096_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \genblk1[1].imul\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\ : STD_LOGIC;
  signal \high_reg[0]_54\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \high_reg[1]_53\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal low_add : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal low_add0 : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal \low_add[20]_i_5_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_8_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_9_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_8_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_9_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_5_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_7_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \m_delay_reg[0]_i_10__11_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 63 downto 31 );
  signal p_0_in101_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in106_in : STD_LOGIC;
  signal p_0_in109_in : STD_LOGIC;
  signal p_0_in110_in : STD_LOGIC;
  signal p_0_in113_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in118_in : STD_LOGIC;
  signal p_0_in121_in : STD_LOGIC;
  signal p_0_in122_in : STD_LOGIC;
  signal p_0_in125_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in129_in : STD_LOGIC;
  signal p_0_in130_in : STD_LOGIC;
  signal p_0_in133_in : STD_LOGIC;
  signal p_0_in134_in : STD_LOGIC;
  signal p_0_in137_in : STD_LOGIC;
  signal p_0_in138_in : STD_LOGIC;
  signal p_0_in141_in : STD_LOGIC;
  signal p_0_in142_in : STD_LOGIC;
  signal p_0_in145_in : STD_LOGIC;
  signal p_0_in146_in : STD_LOGIC;
  signal p_0_in149_in : STD_LOGIC;
  signal p_0_in150_in : STD_LOGIC;
  signal p_0_in153_in : STD_LOGIC;
  signal p_0_in154_in : STD_LOGIC;
  signal p_0_in157_in : STD_LOGIC;
  signal p_0_in158_in : STD_LOGIC;
  signal p_0_in161_in : STD_LOGIC;
  signal p_0_in162_in : STD_LOGIC;
  signal p_0_in165_in : STD_LOGIC;
  signal p_0_in166_in : STD_LOGIC;
  signal p_0_in169_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in173_in : STD_LOGIC;
  signal p_0_in174_in : STD_LOGIC;
  signal p_0_in177_in : STD_LOGIC;
  signal p_0_in178_in : STD_LOGIC;
  signal p_0_in181_in : STD_LOGIC;
  signal p_0_in182_in : STD_LOGIC;
  signal p_0_in185_in : STD_LOGIC;
  signal p_0_in186_in : STD_LOGIC;
  signal p_0_in189_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in194_in : STD_LOGIC;
  signal p_0_in198_in : STD_LOGIC;
  signal p_0_in202_in : STD_LOGIC;
  signal p_0_in206_in : STD_LOGIC;
  signal p_0_in210_in : STD_LOGIC;
  signal p_0_in214_in : STD_LOGIC;
  signal p_0_in218_in : STD_LOGIC;
  signal p_0_in221_in : STD_LOGIC;
  signal p_0_in66_in : STD_LOGIC;
  signal p_0_in69_in : STD_LOGIC;
  signal p_0_in70_in : STD_LOGIC;
  signal p_0_in73_in : STD_LOGIC;
  signal p_0_in74_in : STD_LOGIC;
  signal p_0_in77_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_0_in85_in : STD_LOGIC;
  signal p_0_in86_in : STD_LOGIC;
  signal p_0_in89_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in97_in : STD_LOGIC;
  signal p_0_in98_in : STD_LOGIC;
  signal p_1_in167_in : STD_LOGIC;
  signal p_1_in171_in : STD_LOGIC;
  signal p_1_in175_in : STD_LOGIC;
  signal p_1_in179_in : STD_LOGIC;
  signal p_1_in183_in : STD_LOGIC;
  signal p_1_in187_in : STD_LOGIC;
  signal p_1_in191_in : STD_LOGIC;
  signal p_1_in195_in : STD_LOGIC;
  signal p_1_in199_in : STD_LOGIC;
  signal p_1_in203_in : STD_LOGIC;
  signal p_1_in207_in : STD_LOGIC;
  signal p_1_in211_in : STD_LOGIC;
  signal p_1_in215_in : STD_LOGIC;
  signal p_1_in219_in : STD_LOGIC;
  signal \NLW_D_reg[63]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_D_reg[63]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_D_reg[63]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 39 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low_add_reg[32]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_low_add_reg[32]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \D_reg[34]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_2__2\ : label is 35;
begin
  C(33 downto 0) <= \^c\(33 downto 0);
\D[34]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D2(0),
      I1 => low_add(32),
      O => \D[34]_i_2__2_n_0\
    );
\D[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(3),
      I1 => \high_reg[1]_53\(3),
      O => \D[38]_i_3_n_0\
    );
\D[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(2),
      I1 => \high_reg[1]_53\(2),
      O => \D[38]_i_4_n_0\
    );
\D[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(1),
      I1 => \high_reg[1]_53\(1),
      O => \D[38]_i_5_n_0\
    );
\D[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(0),
      I1 => \high_reg[1]_53\(0),
      O => \D[38]_i_6_n_0\
    );
\D[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(7),
      I1 => \high_reg[1]_53\(7),
      O => \D[42]_i_3_n_0\
    );
\D[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(6),
      I1 => \high_reg[1]_53\(6),
      O => \D[42]_i_4_n_0\
    );
\D[42]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(5),
      I1 => \high_reg[1]_53\(5),
      O => \D[42]_i_5_n_0\
    );
\D[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(4),
      I1 => \high_reg[1]_53\(4),
      O => \D[42]_i_6_n_0\
    );
\D[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(11),
      I1 => \high_reg[1]_53\(11),
      O => \D[46]_i_3_n_0\
    );
\D[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(10),
      I1 => \high_reg[1]_53\(10),
      O => \D[46]_i_4_n_0\
    );
\D[46]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(9),
      I1 => \high_reg[1]_53\(9),
      O => \D[46]_i_5_n_0\
    );
\D[46]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(8),
      I1 => \high_reg[1]_53\(8),
      O => \D[46]_i_6_n_0\
    );
\D[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(15),
      I1 => \high_reg[1]_53\(15),
      O => \D[50]_i_3_n_0\
    );
\D[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(14),
      I1 => \high_reg[1]_53\(14),
      O => \D[50]_i_4_n_0\
    );
\D[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(13),
      I1 => \high_reg[1]_53\(13),
      O => \D[50]_i_5_n_0\
    );
\D[50]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(12),
      I1 => \high_reg[1]_53\(12),
      O => \D[50]_i_6_n_0\
    );
\D[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(19),
      I1 => \high_reg[1]_53\(19),
      O => \D[54]_i_3_n_0\
    );
\D[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(18),
      I1 => \high_reg[1]_53\(18),
      O => \D[54]_i_4_n_0\
    );
\D[54]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(17),
      I1 => \high_reg[1]_53\(17),
      O => \D[54]_i_5_n_0\
    );
\D[54]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(16),
      I1 => \high_reg[1]_53\(16),
      O => \D[54]_i_6_n_0\
    );
\D[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(23),
      I1 => \high_reg[1]_53\(23),
      O => \D[58]_i_3_n_0\
    );
\D[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(22),
      I1 => \high_reg[1]_53\(22),
      O => \D[58]_i_4_n_0\
    );
\D[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(21),
      I1 => \high_reg[1]_53\(21),
      O => \D[58]_i_5_n_0\
    );
\D[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(20),
      I1 => \high_reg[1]_53\(20),
      O => \D[58]_i_6_n_0\
    );
\D[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(25),
      I1 => \high_reg[1]_53\(25),
      O => \D[62]_i_3_n_0\
    );
\D[62]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_54\(24),
      I1 => \high_reg[1]_53\(24),
      O => \D[62]_i_4_n_0\
    );
\D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(0),
      Q => \^c\(0),
      R => '0'
    );
\D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(1),
      Q => \genblk1[1].imul\(1),
      R => '0'
    );
\D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(2),
      Q => \genblk1[1].imul\(2),
      R => '0'
    );
\D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => \^c\(1),
      R => '0'
    );
\D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(32),
      Q => \^c\(2),
      R => '0'
    );
\D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(33),
      Q => \^c\(3),
      R => '0'
    );
\D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(34),
      Q => \^c\(4),
      R => '0'
    );
\D_reg[34]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[34]_i_1__2_n_0\,
      CO(2) => \D_reg[34]_i_1__2_n_1\,
      CO(1) => \D_reg[34]_i_1__2_n_2\,
      CO(0) => \D_reg[34]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => D2(0),
      DI(0) => '0',
      O(3 downto 0) => p_0_in(34 downto 31),
      S(3 downto 2) => D2(2 downto 1),
      S(1) => \D[34]_i_2__2_n_0\,
      S(0) => low_add(31)
    );
\D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(35),
      Q => \^c\(5),
      R => '0'
    );
\D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(36),
      Q => \^c\(6),
      R => '0'
    );
\D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(37),
      Q => \^c\(7),
      R => '0'
    );
\D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(38),
      Q => \^c\(8),
      R => '0'
    );
\D_reg[38]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[34]_i_1__2_n_0\,
      CO(3) => \D_reg[38]_i_1__2_n_0\,
      CO(2) => \D_reg[38]_i_1__2_n_1\,
      CO(1) => \D_reg[38]_i_1__2_n_2\,
      CO(0) => \D_reg[38]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(38 downto 35),
      S(3 downto 0) => D2(6 downto 3)
    );
\D_reg[38]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[38]_i_2__2_n_0\,
      CO(2) => \D_reg[38]_i_2__2_n_1\,
      CO(1) => \D_reg[38]_i_2__2_n_2\,
      CO(0) => \D_reg[38]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(3 downto 0),
      O(3 downto 0) => D2(3 downto 0),
      S(3) => \D[38]_i_3_n_0\,
      S(2) => \D[38]_i_4_n_0\,
      S(1) => \D[38]_i_5_n_0\,
      S(0) => \D[38]_i_6_n_0\
    );
\D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(39),
      Q => \^c\(9),
      R => '0'
    );
\D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(3),
      Q => \genblk1[1].imul\(3),
      R => '0'
    );
\D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(40),
      Q => \^c\(10),
      R => '0'
    );
\D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(41),
      Q => \^c\(11),
      R => '0'
    );
\D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(42),
      Q => \^c\(12),
      R => '0'
    );
\D_reg[42]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_1__2_n_0\,
      CO(3) => \D_reg[42]_i_1__2_n_0\,
      CO(2) => \D_reg[42]_i_1__2_n_1\,
      CO(1) => \D_reg[42]_i_1__2_n_2\,
      CO(0) => \D_reg[42]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(42 downto 39),
      S(3 downto 0) => D2(10 downto 7)
    );
\D_reg[42]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_2__2_n_0\,
      CO(3) => \D_reg[42]_i_2__2_n_0\,
      CO(2) => \D_reg[42]_i_2__2_n_1\,
      CO(1) => \D_reg[42]_i_2__2_n_2\,
      CO(0) => \D_reg[42]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(7 downto 4),
      O(3 downto 0) => D2(7 downto 4),
      S(3) => \D[42]_i_3_n_0\,
      S(2) => \D[42]_i_4_n_0\,
      S(1) => \D[42]_i_5_n_0\,
      S(0) => \D[42]_i_6_n_0\
    );
\D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(43),
      Q => \^c\(13),
      R => '0'
    );
\D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(44),
      Q => \^c\(14),
      R => '0'
    );
\D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(45),
      Q => \^c\(15),
      R => '0'
    );
\D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(46),
      Q => \^c\(16),
      R => '0'
    );
\D_reg[46]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_1__2_n_0\,
      CO(3) => \D_reg[46]_i_1__2_n_0\,
      CO(2) => \D_reg[46]_i_1__2_n_1\,
      CO(1) => \D_reg[46]_i_1__2_n_2\,
      CO(0) => \D_reg[46]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(46 downto 43),
      S(3 downto 0) => D2(14 downto 11)
    );
\D_reg[46]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_2__2_n_0\,
      CO(3) => \D_reg[46]_i_2__2_n_0\,
      CO(2) => \D_reg[46]_i_2__2_n_1\,
      CO(1) => \D_reg[46]_i_2__2_n_2\,
      CO(0) => \D_reg[46]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(11 downto 8),
      O(3 downto 0) => D2(11 downto 8),
      S(3) => \D[46]_i_3_n_0\,
      S(2) => \D[46]_i_4_n_0\,
      S(1) => \D[46]_i_5_n_0\,
      S(0) => \D[46]_i_6_n_0\
    );
\D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(47),
      Q => \^c\(17),
      R => '0'
    );
\D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(48),
      Q => \^c\(18),
      R => '0'
    );
\D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(49),
      Q => \^c\(19),
      R => '0'
    );
\D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(4),
      Q => \genblk1[1].imul\(4),
      R => '0'
    );
\D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(50),
      Q => \^c\(20),
      R => '0'
    );
\D_reg[50]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_1__2_n_0\,
      CO(3) => \D_reg[50]_i_1__2_n_0\,
      CO(2) => \D_reg[50]_i_1__2_n_1\,
      CO(1) => \D_reg[50]_i_1__2_n_2\,
      CO(0) => \D_reg[50]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(50 downto 47),
      S(3 downto 0) => D2(18 downto 15)
    );
\D_reg[50]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_2__2_n_0\,
      CO(3) => \D_reg[50]_i_2__2_n_0\,
      CO(2) => \D_reg[50]_i_2__2_n_1\,
      CO(1) => \D_reg[50]_i_2__2_n_2\,
      CO(0) => \D_reg[50]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(15 downto 12),
      O(3 downto 0) => D2(15 downto 12),
      S(3) => \D[50]_i_3_n_0\,
      S(2) => \D[50]_i_4_n_0\,
      S(1) => \D[50]_i_5_n_0\,
      S(0) => \D[50]_i_6_n_0\
    );
\D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(51),
      Q => \^c\(21),
      R => '0'
    );
\D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(52),
      Q => \^c\(22),
      R => '0'
    );
\D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(53),
      Q => \^c\(23),
      R => '0'
    );
\D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(54),
      Q => \^c\(24),
      R => '0'
    );
\D_reg[54]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_1__2_n_0\,
      CO(3) => \D_reg[54]_i_1__2_n_0\,
      CO(2) => \D_reg[54]_i_1__2_n_1\,
      CO(1) => \D_reg[54]_i_1__2_n_2\,
      CO(0) => \D_reg[54]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(54 downto 51),
      S(3 downto 0) => D2(22 downto 19)
    );
\D_reg[54]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_2__2_n_0\,
      CO(3) => \D_reg[54]_i_2__2_n_0\,
      CO(2) => \D_reg[54]_i_2__2_n_1\,
      CO(1) => \D_reg[54]_i_2__2_n_2\,
      CO(0) => \D_reg[54]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(19 downto 16),
      O(3 downto 0) => D2(19 downto 16),
      S(3) => \D[54]_i_3_n_0\,
      S(2) => \D[54]_i_4_n_0\,
      S(1) => \D[54]_i_5_n_0\,
      S(0) => \D[54]_i_6_n_0\
    );
\D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(55),
      Q => \^c\(25),
      R => '0'
    );
\D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(56),
      Q => \^c\(26),
      R => '0'
    );
\D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(57),
      Q => \^c\(27),
      R => '0'
    );
\D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(58),
      Q => \^c\(28),
      R => '0'
    );
\D_reg[58]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_1__2_n_0\,
      CO(3) => \D_reg[58]_i_1__2_n_0\,
      CO(2) => \D_reg[58]_i_1__2_n_1\,
      CO(1) => \D_reg[58]_i_1__2_n_2\,
      CO(0) => \D_reg[58]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(58 downto 55),
      S(3 downto 0) => D2(26 downto 23)
    );
\D_reg[58]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_2__2_n_0\,
      CO(3) => \D_reg[58]_i_2__2_n_0\,
      CO(2) => \D_reg[58]_i_2__2_n_1\,
      CO(1) => \D_reg[58]_i_2__2_n_2\,
      CO(0) => \D_reg[58]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(23 downto 20),
      O(3 downto 0) => D2(23 downto 20),
      S(3) => \D[58]_i_3_n_0\,
      S(2) => \D[58]_i_4_n_0\,
      S(1) => \D[58]_i_5_n_0\,
      S(0) => \D[58]_i_6_n_0\
    );
\D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(59),
      Q => \^c\(29),
      R => '0'
    );
\D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(5),
      Q => \genblk1[1].imul\(5),
      R => '0'
    );
\D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(60),
      Q => \^c\(30),
      R => '0'
    );
\D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(61),
      Q => \^c\(31),
      R => '0'
    );
\D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(62),
      Q => \^c\(32),
      R => '0'
    );
\D_reg[62]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_1__2_n_0\,
      CO(3) => \D_reg[62]_i_1__2_n_0\,
      CO(2) => \D_reg[62]_i_1__2_n_1\,
      CO(1) => \D_reg[62]_i_1__2_n_2\,
      CO(0) => \D_reg[62]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(62 downto 59),
      S(3 downto 0) => D2(30 downto 27)
    );
\D_reg[62]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_2__2_n_0\,
      CO(3) => \D_reg[62]_i_2__2_n_0\,
      CO(2) => \D_reg[62]_i_2__2_n_1\,
      CO(1) => \D_reg[62]_i_2__2_n_2\,
      CO(0) => \D_reg[62]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_54\(27 downto 24),
      O(3 downto 0) => D2(27 downto 24),
      S(3 downto 2) => \high_reg[0]_54\(27 downto 26),
      S(1) => \D[62]_i_3_n_0\,
      S(0) => \D[62]_i_4_n_0\
    );
\D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(63),
      Q => \^c\(33),
      R => '0'
    );
\D_reg[63]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_D_reg[63]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_D_reg[63]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(63),
      S(3 downto 1) => B"000",
      S(0) => D2(31)
    );
\D_reg[63]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_2__2_n_0\,
      CO(3) => \NLW_D_reg[63]_i_2__2_CO_UNCONNECTED\(3),
      CO(2) => \D_reg[63]_i_2__2_n_1\,
      CO(1) => \D_reg[63]_i_2__2_n_2\,
      CO(0) => \D_reg[63]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \high_reg[0]_54\(30 downto 28),
      O(3 downto 0) => D2(31 downto 28),
      S(3 downto 0) => \high_reg[0]_54\(31 downto 28)
    );
\D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(6),
      Q => \genblk1[1].imul\(6),
      R => '0'
    );
\D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(7),
      Q => \genblk1[1].imul\(7),
      R => '0'
    );
\D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(8),
      Q => \genblk1[1].imul\(8),
      R => '0'
    );
cs0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3
     port map (
      D(24) => c0224_out(0),
      D(23) => c0220_out(0),
      D(22) => c0216_out(0),
      D(21) => c0212_out(0),
      D(20) => c0208_out(0),
      D(19) => c0204_out(0),
      D(18) => c0200_out(0),
      D(17) => c0196_out(0),
      D(16) => c0192_out(0),
      D(15) => c0188_out(0),
      D(14) => c0184_out(0),
      D(13) => c0180_out(0),
      D(12) => c0176_out(0),
      D(11) => c0172_out(0),
      D(10) => c0168_out(0),
      D(9) => c0164_out(0),
      D(8) => c0160_out(0),
      D(7) => c0156_out(0),
      D(6) => c0152_out(0),
      D(5) => c0148_out(0),
      D(4) => c0144_out(0),
      D(3) => c0140_out(0),
      D(2) => c0136_out(0),
      D(1) => c0132_out(0),
      D(0) => c0128_out(0),
      P(24) => p_0_in218_in,
      P(23) => p_0_in214_in,
      P(22) => p_0_in210_in,
      P(21) => p_0_in206_in,
      P(20) => p_0_in202_in,
      P(19) => p_0_in198_in,
      P(18) => p_0_in194_in,
      P(17) => p_0_in190_in,
      P(16) => p_0_in186_in,
      P(15) => p_0_in182_in,
      P(14) => p_0_in178_in,
      P(13) => p_0_in174_in,
      P(12) => p_0_in170_in,
      P(11) => p_0_in166_in,
      P(10) => p_0_in162_in,
      P(9) => p_0_in158_in,
      P(8) => p_0_in154_in,
      P(7) => p_0_in150_in,
      P(6) => p_0_in146_in,
      P(5) => p_0_in142_in,
      P(4) => p_0_in138_in,
      P(3) => p_0_in134_in,
      P(2) => p_0_in130_in,
      P(1) => p_0_in126_in,
      P(0) => p_0_in122_in,
      \genblk3[1].genblk1[1].p_product_reg[3]\(24) => c0224_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(23) => c0220_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(22) => c0216_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(21) => c0212_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(20) => c0208_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(19) => c0204_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(18) => c0200_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(17) => c0196_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(16) => c0192_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(15) => c0188_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(14) => c0184_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(13) => c0180_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(12) => c0176_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(11) => c0172_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(10) => c0168_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(9) => c0164_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(8) => c0160_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(7) => c0156_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(6) => c0152_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(5) => c0148_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(4) => c0144_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(3) => c0140_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(2) => c0136_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(1) => c0132_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(0) => c0128_out(1),
      \high_reg[0][17]\(17) => p_0_in189_in,
      \high_reg[0][17]\(16) => p_0_in185_in,
      \high_reg[0][17]\(15) => p_0_in181_in,
      \high_reg[0][17]\(14) => p_0_in177_in,
      \high_reg[0][17]\(13) => p_0_in173_in,
      \high_reg[0][17]\(12) => p_0_in169_in,
      \high_reg[0][17]\(11) => p_0_in165_in,
      \high_reg[0][17]\(10) => p_0_in161_in,
      \high_reg[0][17]\(9) => p_0_in157_in,
      \high_reg[0][17]\(8) => p_0_in153_in,
      \high_reg[0][17]\(7) => p_0_in149_in,
      \high_reg[0][17]\(6) => p_0_in145_in,
      \high_reg[0][17]\(5) => p_0_in141_in,
      \high_reg[0][17]\(4) => p_0_in137_in,
      \high_reg[0][17]\(3) => p_0_in133_in,
      \high_reg[0][17]\(2) => p_0_in129_in,
      \high_reg[0][17]\(1) => p_0_in125_in,
      \high_reg[0][17]\(0) => p_0_in121_in,
      \high_reg[1][25]\(15) => p_0_in221_in,
      \high_reg[1][25]\(14) => p_1_in219_in,
      \high_reg[1][25]\(13) => p_1_in215_in,
      \high_reg[1][25]\(12) => p_1_in211_in,
      \high_reg[1][25]\(11) => p_1_in207_in,
      \high_reg[1][25]\(10) => p_1_in203_in,
      \high_reg[1][25]\(9) => p_1_in199_in,
      \high_reg[1][25]\(8) => p_1_in195_in,
      \high_reg[1][25]\(7) => p_1_in191_in,
      \high_reg[1][25]\(6) => p_1_in187_in,
      \high_reg[1][25]\(5) => p_1_in183_in,
      \high_reg[1][25]\(4) => p_1_in179_in,
      \high_reg[1][25]\(3) => p_1_in175_in,
      \high_reg[1][25]\(2) => p_1_in171_in,
      \high_reg[1][25]\(1) => p_1_in167_in,
      \high_reg[1][25]\(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      \high_reg[1][9]\(8) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      \high_reg[1][9]\(7) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      \high_reg[1][9]\(6) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      \high_reg[1][9]\(5) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      \high_reg[1][9]\(4) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      \high_reg[1][9]\(3) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      \high_reg[1][9]\(2) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      \high_reg[1][9]\(1) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      \high_reg[1][9]\(0) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\
    );
\genblk3[0].genblk1[0].p_product_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => A(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 41) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\(47 downto 41),
      P(40) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      P(39) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      P(38) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      P(37) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      P(36) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      P(35) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      P(34) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      P(33) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      P(32) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\,
      P(31) => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      P(30) => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      P(29) => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      P(28) => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      P(27) => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      P(26) => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      P(25) => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      P(24) => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      P(23) => p_0_in90_in,
      P(22) => p_0_in86_in,
      P(21) => p_0_in82_in,
      P(20) => p_0_in78_in,
      P(19) => p_0_in74_in,
      P(18) => p_0_in70_in,
      P(17) => p_0_in66_in,
      P(16 downto 9) => P(7 downto 0),
      P(8) => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      P(7) => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      P(6) => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      P(5) => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      P(4) => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      P(3) => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      P(2) => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      P(1) => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      P(0) => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[0].genblk1[1].p_product_reg[1]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => A(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\,
      P(47 downto 39) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\(47 downto 39),
      P(38) => p_0_in218_in,
      P(37) => p_0_in214_in,
      P(36) => p_0_in210_in,
      P(35) => p_0_in206_in,
      P(34) => p_0_in202_in,
      P(33) => p_0_in198_in,
      P(32) => p_0_in194_in,
      P(31) => p_0_in190_in,
      P(30) => p_0_in186_in,
      P(29) => p_0_in182_in,
      P(28) => p_0_in178_in,
      P(27) => p_0_in174_in,
      P(26) => p_0_in170_in,
      P(25) => p_0_in166_in,
      P(24) => p_0_in162_in,
      P(23) => p_0_in158_in,
      P(22) => p_0_in154_in,
      P(21) => p_0_in150_in,
      P(20) => p_0_in146_in,
      P(19) => p_0_in142_in,
      P(18) => p_0_in138_in,
      P(17) => p_0_in134_in,
      P(16) => p_0_in130_in,
      P(15) => p_0_in126_in,
      P(14) => p_0_in122_in,
      P(13) => p_0_in118_in,
      P(12) => p_0_in114_in,
      P(11) => p_0_in110_in,
      P(10) => p_0_in106_in,
      P(9) => p_0_in102_in,
      P(8) => p_0_in98_in,
      P(7) => p_0_in94_in,
      P(6) => p_0_in89_in,
      P(5) => p_0_in85_in,
      P(4) => p_0_in81_in,
      P(3) => p_0_in77_in,
      P(2) => p_0_in73_in,
      P(1) => p_0_in69_in,
      P(0) => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[0].p_product_reg[2]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => A(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\,
      P(47 downto 25) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\(47 downto 25),
      P(24) => p_0_in189_in,
      P(23) => p_0_in185_in,
      P(22) => p_0_in181_in,
      P(21) => p_0_in177_in,
      P(20) => p_0_in173_in,
      P(19) => p_0_in169_in,
      P(18) => p_0_in165_in,
      P(17) => p_0_in161_in,
      P(16) => p_0_in157_in,
      P(15) => p_0_in153_in,
      P(14) => p_0_in149_in,
      P(13) => p_0_in145_in,
      P(12) => p_0_in141_in,
      P(11) => p_0_in137_in,
      P(10) => p_0_in133_in,
      P(9) => p_0_in129_in,
      P(8) => p_0_in125_in,
      P(7) => p_0_in121_in,
      P(6) => p_0_in117_in,
      P(5) => p_0_in113_in,
      P(4) => p_0_in109_in,
      P(3) => p_0_in105_in,
      P(2) => p_0_in101_in,
      P(1) => p_0_in97_in,
      P(0) => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[1].p_product_reg[3]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => \genblk3[0].genblk1[1].p_product_reg[1]_0\(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => A(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\,
      P(47 downto 23) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\(47 downto 23),
      P(22) => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      P(21) => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      P(20) => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      P(19) => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      P(18) => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      P(17) => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      P(16) => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      P(15) => p_0_in221_in,
      P(14) => p_1_in219_in,
      P(13) => p_1_in215_in,
      P(12) => p_1_in211_in,
      P(11) => p_1_in207_in,
      P(10) => p_1_in203_in,
      P(9) => p_1_in199_in,
      P(8) => p_1_in195_in,
      P(7) => p_1_in191_in,
      P(6) => p_1_in187_in,
      P(5) => p_1_in183_in,
      P(4) => p_1_in179_in,
      P(3) => p_1_in175_in,
      P(2) => p_1_in171_in,
      P(1) => p_1_in167_in,
      P(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\
    );
\high[1][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => p_0_in122_in,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      I3 => p_0_in118_in,
      I4 => p_0_in117_in,
      O => c0124_out(1)
    );
\high_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(0),
      Q => \high_reg[0]_54\(0),
      R => '0'
    );
\high_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(0),
      Q => \high_reg[0]_54\(10),
      R => '0'
    );
\high_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(0),
      Q => \high_reg[0]_54\(11),
      R => '0'
    );
\high_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(0),
      Q => \high_reg[0]_54\(12),
      R => '0'
    );
\high_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(0),
      Q => \high_reg[0]_54\(13),
      R => '0'
    );
\high_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(0),
      Q => \high_reg[0]_54\(14),
      R => '0'
    );
\high_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(0),
      Q => \high_reg[0]_54\(15),
      R => '0'
    );
\high_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(0),
      Q => \high_reg[0]_54\(16),
      R => '0'
    );
\high_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(0),
      Q => \high_reg[0]_54\(17),
      R => '0'
    );
\high_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(0),
      Q => \high_reg[0]_54\(18),
      R => '0'
    );
\high_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(0),
      Q => \high_reg[0]_54\(19),
      R => '0'
    );
\high_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(0),
      Q => \high_reg[0]_54\(1),
      R => '0'
    );
\high_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(0),
      Q => \high_reg[0]_54\(20),
      R => '0'
    );
\high_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(0),
      Q => \high_reg[0]_54\(21),
      R => '0'
    );
\high_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(0),
      Q => \high_reg[0]_54\(22),
      R => '0'
    );
\high_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(0),
      Q => \high_reg[0]_54\(23),
      R => '0'
    );
\high_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(0),
      Q => \high_reg[0]_54\(24),
      R => '0'
    );
\high_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      Q => \high_reg[0]_54\(25),
      R => '0'
    );
\high_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      Q => \high_reg[0]_54\(26),
      R => '0'
    );
\high_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      Q => \high_reg[0]_54\(27),
      R => '0'
    );
\high_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      Q => \high_reg[0]_54\(28),
      R => '0'
    );
\high_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      Q => \high_reg[0]_54\(29),
      R => '0'
    );
\high_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(0),
      Q => \high_reg[0]_54\(2),
      R => '0'
    );
\high_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      Q => \high_reg[0]_54\(30),
      R => '0'
    );
\high_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      Q => \high_reg[0]_54\(31),
      R => '0'
    );
\high_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(0),
      Q => \high_reg[0]_54\(3),
      R => '0'
    );
\high_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(0),
      Q => \high_reg[0]_54\(4),
      R => '0'
    );
\high_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(0),
      Q => \high_reg[0]_54\(5),
      R => '0'
    );
\high_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(0),
      Q => \high_reg[0]_54\(6),
      R => '0'
    );
\high_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(0),
      Q => \high_reg[0]_54\(7),
      R => '0'
    );
\high_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(0),
      Q => \high_reg[0]_54\(8),
      R => '0'
    );
\high_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(0),
      Q => \high_reg[0]_54\(9),
      R => '0'
    );
\high_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0124_out(1),
      Q => \high_reg[1]_53\(0),
      R => '0'
    );
\high_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(1),
      Q => \high_reg[1]_53\(10),
      R => '0'
    );
\high_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(1),
      Q => \high_reg[1]_53\(11),
      R => '0'
    );
\high_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(1),
      Q => \high_reg[1]_53\(12),
      R => '0'
    );
\high_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(1),
      Q => \high_reg[1]_53\(13),
      R => '0'
    );
\high_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(1),
      Q => \high_reg[1]_53\(14),
      R => '0'
    );
\high_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(1),
      Q => \high_reg[1]_53\(15),
      R => '0'
    );
\high_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(1),
      Q => \high_reg[1]_53\(16),
      R => '0'
    );
\high_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(1),
      Q => \high_reg[1]_53\(17),
      R => '0'
    );
\high_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(1),
      Q => \high_reg[1]_53\(18),
      R => '0'
    );
\high_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(1),
      Q => \high_reg[1]_53\(19),
      R => '0'
    );
\high_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(1),
      Q => \high_reg[1]_53\(1),
      R => '0'
    );
\high_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(1),
      Q => \high_reg[1]_53\(20),
      R => '0'
    );
\high_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(1),
      Q => \high_reg[1]_53\(21),
      R => '0'
    );
\high_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(1),
      Q => \high_reg[1]_53\(22),
      R => '0'
    );
\high_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(1),
      Q => \high_reg[1]_53\(23),
      R => '0'
    );
\high_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(1),
      Q => \high_reg[1]_53\(24),
      R => '0'
    );
\high_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(1),
      Q => \high_reg[1]_53\(25),
      R => '0'
    );
\high_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(1),
      Q => \high_reg[1]_53\(2),
      R => '0'
    );
\high_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(1),
      Q => \high_reg[1]_53\(3),
      R => '0'
    );
\high_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(1),
      Q => \high_reg[1]_53\(4),
      R => '0'
    );
\high_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(1),
      Q => \high_reg[1]_53\(5),
      R => '0'
    );
\high_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(1),
      Q => \high_reg[1]_53\(6),
      R => '0'
    );
\high_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(1),
      Q => \high_reg[1]_53\(7),
      R => '0'
    );
\high_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(1),
      Q => \high_reg[1]_53\(8),
      R => '0'
    );
\high_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(1),
      Q => \high_reg[1]_53\(9),
      R => '0'
    );
\low_add[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in78_in,
      I1 => p_0_in77_in,
      O => c080_out(0)
    );
\low_add[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in74_in,
      I1 => p_0_in73_in,
      O => c076_out(0)
    );
\low_add[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in70_in,
      I1 => p_0_in69_in,
      O => c072_out(0)
    );
\low_add[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in77_in,
      I1 => p_0_in78_in,
      I2 => p_0_in74_in,
      I3 => p_0_in73_in,
      O => \low_add[20]_i_5_n_0\
    );
\low_add[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in73_in,
      I1 => p_0_in74_in,
      I2 => p_0_in70_in,
      I3 => p_0_in69_in,
      O => \low_add[20]_i_6_n_0\
    );
\low_add[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in69_in,
      I1 => p_0_in70_in,
      I2 => p_0_in66_in,
      I3 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => \low_add[20]_i_7_n_0\
    );
\low_add[20]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in66_in,
      I1 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => c068_out(0)
    );
\low_add[24]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      O => c096_out(0)
    );
\low_add[24]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in90_in,
      I1 => p_0_in89_in,
      O => c092_out(0)
    );
\low_add[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in86_in,
      I1 => p_0_in85_in,
      O => c088_out(0)
    );
\low_add[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in82_in,
      I1 => p_0_in81_in,
      O => c084_out(0)
    );
\low_add[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I3 => p_0_in90_in,
      I4 => p_0_in89_in,
      O => \low_add[24]_i_6_n_0\
    );
\low_add[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in89_in,
      I1 => p_0_in90_in,
      I2 => p_0_in86_in,
      I3 => p_0_in85_in,
      O => \low_add[24]_i_7_n_0\
    );
\low_add[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in85_in,
      I1 => p_0_in86_in,
      I2 => p_0_in82_in,
      I3 => p_0_in81_in,
      O => \low_add[24]_i_8_n_0\
    );
\low_add[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in81_in,
      I1 => p_0_in82_in,
      I2 => p_0_in78_in,
      I3 => p_0_in77_in,
      O => \low_add[24]_i_9_n_0\
    );
\low_add[28]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in106_in,
      I1 => p_0_in105_in,
      I2 => p_0_in110_in,
      I3 => p_0_in109_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      O => c0112_out(0)
    );
\low_add[28]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in102_in,
      I1 => p_0_in101_in,
      I2 => p_0_in106_in,
      I3 => p_0_in105_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      O => c0108_out(0)
    );
\low_add[28]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in98_in,
      I1 => p_0_in97_in,
      I2 => p_0_in102_in,
      I3 => p_0_in101_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      O => c0104_out(0)
    );
\low_add[28]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in98_in,
      I3 => p_0_in97_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      O => c0100_out(0)
    );
\low_add[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0112_out(0),
      I1 => p_0_in101_in,
      I2 => p_0_in102_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      I4 => p_0_in106_in,
      I5 => p_0_in105_in,
      O => \low_add[28]_i_6_n_0\
    );
\low_add[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0108_out(0),
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      I4 => p_0_in102_in,
      I5 => p_0_in101_in,
      O => \low_add[28]_i_7_n_0\
    );
\low_add[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0104_out(0),
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I4 => p_0_in98_in,
      I5 => p_0_in97_in,
      O => \low_add[28]_i_8_n_0\
    );
\low_add[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I4 => p_0_in94_in,
      I5 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      O => \low_add[28]_i_9_n_0\
    );
\low_add[32]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in118_in,
      I1 => p_0_in117_in,
      I2 => p_0_in122_in,
      I3 => p_0_in121_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      O => \c0124_out__0\(0)
    );
\low_add[32]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in114_in,
      I1 => p_0_in113_in,
      I2 => p_0_in118_in,
      I3 => p_0_in117_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      O => c0120_out(0)
    );
\low_add[32]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in110_in,
      I1 => p_0_in109_in,
      I2 => p_0_in114_in,
      I3 => p_0_in113_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      O => c0116_out(0)
    );
\low_add[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => \c0124_out__0\(0),
      I1 => p_0_in113_in,
      I2 => p_0_in114_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      I4 => p_0_in118_in,
      I5 => p_0_in117_in,
      O => \low_add[32]_i_5_n_0\
    );
\low_add[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0120_out(0),
      I1 => p_0_in109_in,
      I2 => p_0_in110_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      I4 => p_0_in114_in,
      I5 => p_0_in113_in,
      O => \low_add[32]_i_6_n_0\
    );
\low_add[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0116_out(0),
      I1 => p_0_in105_in,
      I2 => p_0_in106_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      I4 => p_0_in110_in,
      I5 => p_0_in109_in,
      O => \low_add[32]_i_7_n_0\
    );
\low_add_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      Q => low_add(0),
      R => '0'
    );
\low_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(17),
      Q => \low_add_reg[17]_0\,
      R => '0'
    );
\low_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(18),
      Q => \low_add_reg[18]_0\,
      R => '0'
    );
\low_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(19),
      Q => \low_add_reg[19]_0\,
      R => '0'
    );
\low_add_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      Q => low_add(1),
      R => '0'
    );
\low_add_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(20),
      Q => \low_add_reg[20]_0\,
      R => '0'
    );
\low_add_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \low_add_reg[20]_i_1__2_n_0\,
      CO(2) => \low_add_reg[20]_i_1__2_n_1\,
      CO(1) => \low_add_reg[20]_i_1__2_n_2\,
      CO(0) => \low_add_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => c080_out(0),
      DI(2) => c076_out(0),
      DI(1) => c072_out(0),
      DI(0) => '0',
      O(3 downto 0) => low_add0(20 downto 17),
      S(3) => \low_add[20]_i_5_n_0\,
      S(2) => \low_add[20]_i_6_n_0\,
      S(1) => \low_add[20]_i_7_n_0\,
      S(0) => c068_out(0)
    );
\low_add_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(21),
      Q => \low_add_reg[21]_0\,
      R => '0'
    );
\low_add_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(22),
      Q => \low_add_reg[22]_0\,
      R => '0'
    );
\low_add_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(23),
      Q => \low_add_reg[23]_0\,
      R => '0'
    );
\low_add_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(24),
      Q => \low_add_reg[24]_0\,
      R => '0'
    );
\low_add_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[20]_i_1__2_n_0\,
      CO(3) => \low_add_reg[24]_i_1__2_n_0\,
      CO(2) => \low_add_reg[24]_i_1__2_n_1\,
      CO(1) => \low_add_reg[24]_i_1__2_n_2\,
      CO(0) => \low_add_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => c096_out(0),
      DI(2) => c092_out(0),
      DI(1) => c088_out(0),
      DI(0) => c084_out(0),
      O(3 downto 0) => low_add0(24 downto 21),
      S(3) => \low_add[24]_i_6_n_0\,
      S(2) => \low_add[24]_i_7_n_0\,
      S(1) => \low_add[24]_i_8_n_0\,
      S(0) => \low_add[24]_i_9_n_0\
    );
\low_add_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(25),
      Q => \low_add_reg[25]_0\,
      R => '0'
    );
\low_add_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(26),
      Q => \low_add_reg[26]_0\,
      R => '0'
    );
\low_add_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(27),
      Q => \low_add_reg[27]_0\,
      R => '0'
    );
\low_add_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(28),
      Q => \low_add_reg[28]_0\,
      R => '0'
    );
\low_add_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[24]_i_1__2_n_0\,
      CO(3) => \low_add_reg[28]_i_1__2_n_0\,
      CO(2) => \low_add_reg[28]_i_1__2_n_1\,
      CO(1) => \low_add_reg[28]_i_1__2_n_2\,
      CO(0) => \low_add_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => c0112_out(0),
      DI(2) => c0108_out(0),
      DI(1) => c0104_out(0),
      DI(0) => c0100_out(0),
      O(3 downto 0) => low_add0(28 downto 25),
      S(3) => \low_add[28]_i_6_n_0\,
      S(2) => \low_add[28]_i_7_n_0\,
      S(1) => \low_add[28]_i_8_n_0\,
      S(0) => \low_add[28]_i_9_n_0\
    );
\low_add_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(29),
      Q => \low_add_reg[29]_0\,
      R => '0'
    );
\low_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      Q => low_add(2),
      R => '0'
    );
\low_add_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(30),
      Q => \low_add_reg[30]_0\,
      R => '0'
    );
\low_add_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(31),
      Q => low_add(31),
      R => '0'
    );
\low_add_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(32),
      Q => low_add(32),
      R => '0'
    );
\low_add_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[28]_i_1__2_n_0\,
      CO(3) => low_add0(32),
      CO(2) => \NLW_low_add_reg[32]_i_1__2_CO_UNCONNECTED\(2),
      CO(1) => \low_add_reg[32]_i_1__2_n_2\,
      CO(0) => \low_add_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \c0124_out__0\(0),
      DI(1) => c0120_out(0),
      DI(0) => c0116_out(0),
      O(3) => \NLW_low_add_reg[32]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => low_add0(31 downto 29),
      S(3) => '1',
      S(2) => \low_add[32]_i_5_n_0\,
      S(1) => \low_add[32]_i_6_n_0\,
      S(0) => \low_add[32]_i_7_n_0\
    );
\low_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      Q => low_add(3),
      R => '0'
    );
\low_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      Q => low_add(4),
      R => '0'
    );
\low_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      Q => low_add(5),
      R => '0'
    );
\low_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      Q => low_add(6),
      R => '0'
    );
\low_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      Q => low_add(7),
      R => '0'
    );
\low_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      Q => low_add(8),
      R => '0'
    );
\m_delay_reg[0]_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \genblk1[1].imul\(4),
      I1 => \genblk1[1].imul\(2),
      I2 => \^c\(0),
      I3 => \genblk1[1].imul\(1),
      I4 => \genblk1[1].imul\(3),
      I5 => \genblk1[1].imul\(5),
      O => \m_delay_reg[0]_i_10__11_n_0\
    );
\m_delay_reg[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \genblk1[1].imul\(8),
      I1 => \genblk1[1].imul\(6),
      I2 => \m_delay_reg[0]_i_10__11_n_0\,
      I3 => \genblk1[1].imul\(7),
      O => \D_reg[8]_0\
    );
\m_delay_reg[0]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \genblk1[1].imul\(8),
      I1 => \genblk1[1].imul\(6),
      I2 => \m_delay_reg[0]_i_10__11_n_0\,
      I3 => \genblk1[1].imul\(7),
      O => B(7)
    );
\m_delay_reg[0]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \genblk1[1].imul\(6),
      I1 => \m_delay_reg[0]_i_10__11_n_0\,
      I2 => \genblk1[1].imul\(7),
      O => B(6)
    );
\m_delay_reg[0]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10__11_n_0\,
      I1 => \genblk1[1].imul\(6),
      O => B(5)
    );
\m_delay_reg[0]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \genblk1[1].imul\(4),
      I1 => \genblk1[1].imul\(2),
      I2 => \^c\(0),
      I3 => \genblk1[1].imul\(1),
      I4 => \genblk1[1].imul\(3),
      I5 => \genblk1[1].imul\(5),
      O => B(4)
    );
\m_delay_reg[0]_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \genblk1[1].imul\(3),
      I1 => \genblk1[1].imul\(1),
      I2 => \^c\(0),
      I3 => \genblk1[1].imul\(2),
      I4 => \genblk1[1].imul\(4),
      O => B(3)
    );
\m_delay_reg[0]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \genblk1[1].imul\(2),
      I1 => \^c\(0),
      I2 => \genblk1[1].imul\(1),
      I3 => \genblk1[1].imul\(3),
      O => B(2)
    );
\m_delay_reg[0]_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \genblk1[1].imul\(1),
      I1 => \^c\(0),
      I2 => \genblk1[1].imul\(2),
      O => B(1)
    );
\m_delay_reg[0]_i_9__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^c\(0),
      I1 => \genblk1[1].imul\(1),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48 is
  port (
    \low_add_reg[30]_0\ : out STD_LOGIC;
    \low_add_reg[29]_0\ : out STD_LOGIC;
    \low_add_reg[28]_0\ : out STD_LOGIC;
    \low_add_reg[27]_0\ : out STD_LOGIC;
    \low_add_reg[26]_0\ : out STD_LOGIC;
    \low_add_reg[25]_0\ : out STD_LOGIC;
    \low_add_reg[24]_0\ : out STD_LOGIC;
    \low_add_reg[23]_0\ : out STD_LOGIC;
    \low_add_reg[22]_0\ : out STD_LOGIC;
    \low_add_reg[21]_0\ : out STD_LOGIC;
    \low_add_reg[20]_0\ : out STD_LOGIC;
    \low_add_reg[19]_0\ : out STD_LOGIC;
    \low_add_reg[18]_0\ : out STD_LOGIC;
    \low_add_reg[17]_0\ : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \D_reg[8]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \^b\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48 : entity is "intmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48 is
  signal \^b_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \D[34]_i_2_n_0\ : STD_LOGIC;
  signal \D[38]_i_3_n_0\ : STD_LOGIC;
  signal \D[38]_i_4_n_0\ : STD_LOGIC;
  signal \D[38]_i_5_n_0\ : STD_LOGIC;
  signal \D[38]_i_6_n_0\ : STD_LOGIC;
  signal \D[42]_i_3_n_0\ : STD_LOGIC;
  signal \D[42]_i_4_n_0\ : STD_LOGIC;
  signal \D[42]_i_5_n_0\ : STD_LOGIC;
  signal \D[42]_i_6_n_0\ : STD_LOGIC;
  signal \D[46]_i_3_n_0\ : STD_LOGIC;
  signal \D[46]_i_4_n_0\ : STD_LOGIC;
  signal \D[46]_i_5_n_0\ : STD_LOGIC;
  signal \D[46]_i_6_n_0\ : STD_LOGIC;
  signal \D[50]_i_3_n_0\ : STD_LOGIC;
  signal \D[50]_i_4_n_0\ : STD_LOGIC;
  signal \D[50]_i_5_n_0\ : STD_LOGIC;
  signal \D[50]_i_6_n_0\ : STD_LOGIC;
  signal \D[54]_i_3_n_0\ : STD_LOGIC;
  signal \D[54]_i_4_n_0\ : STD_LOGIC;
  signal \D[54]_i_5_n_0\ : STD_LOGIC;
  signal \D[54]_i_6_n_0\ : STD_LOGIC;
  signal \D[58]_i_3_n_0\ : STD_LOGIC;
  signal \D[58]_i_4_n_0\ : STD_LOGIC;
  signal \D[58]_i_5_n_0\ : STD_LOGIC;
  signal \D[58]_i_6_n_0\ : STD_LOGIC;
  signal \D[62]_i_3_n_0\ : STD_LOGIC;
  signal \D[62]_i_4_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[38]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[38]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[38]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[42]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[42]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[42]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[46]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[46]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[46]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[46]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[50]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[50]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[50]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[54]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[54]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[54]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[54]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[58]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[58]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[58]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[58]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_4\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_5\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_6\ : STD_LOGIC;
  signal \D_reg[62]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \D_reg[62]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[62]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[62]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \D_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \D_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \D_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \D_reg_n_0_[1]\ : STD_LOGIC;
  signal \D_reg_n_0_[2]\ : STD_LOGIC;
  signal \D_reg_n_0_[3]\ : STD_LOGIC;
  signal \D_reg_n_0_[4]\ : STD_LOGIC;
  signal \D_reg_n_0_[5]\ : STD_LOGIC;
  signal \D_reg_n_0_[6]\ : STD_LOGIC;
  signal \D_reg_n_0_[7]\ : STD_LOGIC;
  signal c0100_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0104_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0108_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0112_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0116_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0120_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0124_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \c0124_out__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c0128_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0132_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0136_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0140_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0144_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0148_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0152_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0156_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0160_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0164_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0168_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0172_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0176_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0180_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0184_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0188_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0192_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0196_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0200_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0204_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0208_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0212_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0216_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0220_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c0224_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal c068_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c072_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c076_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c080_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c084_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c088_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c092_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c096_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\ : STD_LOGIC;
  signal \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\ : STD_LOGIC;
  signal \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\ : STD_LOGIC;
  signal \high_reg[0]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \high_reg[1]_22\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal imul : STD_LOGIC_VECTOR ( 8 to 8 );
  signal low_add : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal low_add0 : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal \low_add[20]_i_5_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[20]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_8_n_0\ : STD_LOGIC;
  signal \low_add[24]_i_9_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_7_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_8_n_0\ : STD_LOGIC;
  signal \low_add[28]_i_9_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_5_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_6_n_0\ : STD_LOGIC;
  signal \low_add[32]_i_7_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \low_add_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \low_add_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \low_add_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \low_add_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \m_delay_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal p_0_in101_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in106_in : STD_LOGIC;
  signal p_0_in109_in : STD_LOGIC;
  signal p_0_in110_in : STD_LOGIC;
  signal p_0_in113_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in118_in : STD_LOGIC;
  signal p_0_in121_in : STD_LOGIC;
  signal p_0_in122_in : STD_LOGIC;
  signal p_0_in125_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in129_in : STD_LOGIC;
  signal p_0_in130_in : STD_LOGIC;
  signal p_0_in133_in : STD_LOGIC;
  signal p_0_in134_in : STD_LOGIC;
  signal p_0_in137_in : STD_LOGIC;
  signal p_0_in138_in : STD_LOGIC;
  signal p_0_in141_in : STD_LOGIC;
  signal p_0_in142_in : STD_LOGIC;
  signal p_0_in145_in : STD_LOGIC;
  signal p_0_in146_in : STD_LOGIC;
  signal p_0_in149_in : STD_LOGIC;
  signal p_0_in150_in : STD_LOGIC;
  signal p_0_in153_in : STD_LOGIC;
  signal p_0_in154_in : STD_LOGIC;
  signal p_0_in157_in : STD_LOGIC;
  signal p_0_in158_in : STD_LOGIC;
  signal p_0_in161_in : STD_LOGIC;
  signal p_0_in162_in : STD_LOGIC;
  signal p_0_in165_in : STD_LOGIC;
  signal p_0_in166_in : STD_LOGIC;
  signal p_0_in169_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in173_in : STD_LOGIC;
  signal p_0_in174_in : STD_LOGIC;
  signal p_0_in177_in : STD_LOGIC;
  signal p_0_in178_in : STD_LOGIC;
  signal p_0_in181_in : STD_LOGIC;
  signal p_0_in182_in : STD_LOGIC;
  signal p_0_in185_in : STD_LOGIC;
  signal p_0_in186_in : STD_LOGIC;
  signal p_0_in189_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in194_in : STD_LOGIC;
  signal p_0_in198_in : STD_LOGIC;
  signal p_0_in202_in : STD_LOGIC;
  signal p_0_in206_in : STD_LOGIC;
  signal p_0_in210_in : STD_LOGIC;
  signal p_0_in214_in : STD_LOGIC;
  signal p_0_in218_in : STD_LOGIC;
  signal p_0_in221_in : STD_LOGIC;
  signal p_0_in66_in : STD_LOGIC;
  signal p_0_in69_in : STD_LOGIC;
  signal p_0_in70_in : STD_LOGIC;
  signal p_0_in73_in : STD_LOGIC;
  signal p_0_in74_in : STD_LOGIC;
  signal p_0_in77_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_0_in85_in : STD_LOGIC;
  signal p_0_in86_in : STD_LOGIC;
  signal p_0_in89_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in97_in : STD_LOGIC;
  signal p_0_in98_in : STD_LOGIC;
  signal p_1_in167_in : STD_LOGIC;
  signal p_1_in171_in : STD_LOGIC;
  signal p_1_in175_in : STD_LOGIC;
  signal p_1_in179_in : STD_LOGIC;
  signal p_1_in183_in : STD_LOGIC;
  signal p_1_in187_in : STD_LOGIC;
  signal p_1_in191_in : STD_LOGIC;
  signal p_1_in195_in : STD_LOGIC;
  signal p_1_in199_in : STD_LOGIC;
  signal p_1_in203_in : STD_LOGIC;
  signal p_1_in207_in : STD_LOGIC;
  signal p_1_in211_in : STD_LOGIC;
  signal p_1_in215_in : STD_LOGIC;
  signal p_1_in219_in : STD_LOGIC;
  signal \NLW_D_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_D_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_D_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 39 );
  signal \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low_add_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_low_add_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \D_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[38]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[42]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[46]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[50]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[54]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[58]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[62]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \D_reg[63]_i_2\ : label is 35;
begin
  B(8 downto 0) <= \^b_1\(8 downto 0);
\D[34]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D2(0),
      I1 => low_add(32),
      O => \D[34]_i_2_n_0\
    );
\D[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(3),
      I1 => \high_reg[1]_22\(3),
      O => \D[38]_i_3_n_0\
    );
\D[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(2),
      I1 => \high_reg[1]_22\(2),
      O => \D[38]_i_4_n_0\
    );
\D[38]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(1),
      I1 => \high_reg[1]_22\(1),
      O => \D[38]_i_5_n_0\
    );
\D[38]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(0),
      I1 => \high_reg[1]_22\(0),
      O => \D[38]_i_6_n_0\
    );
\D[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(7),
      I1 => \high_reg[1]_22\(7),
      O => \D[42]_i_3_n_0\
    );
\D[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(6),
      I1 => \high_reg[1]_22\(6),
      O => \D[42]_i_4_n_0\
    );
\D[42]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(5),
      I1 => \high_reg[1]_22\(5),
      O => \D[42]_i_5_n_0\
    );
\D[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(4),
      I1 => \high_reg[1]_22\(4),
      O => \D[42]_i_6_n_0\
    );
\D[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(11),
      I1 => \high_reg[1]_22\(11),
      O => \D[46]_i_3_n_0\
    );
\D[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(10),
      I1 => \high_reg[1]_22\(10),
      O => \D[46]_i_4_n_0\
    );
\D[46]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(9),
      I1 => \high_reg[1]_22\(9),
      O => \D[46]_i_5_n_0\
    );
\D[46]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(8),
      I1 => \high_reg[1]_22\(8),
      O => \D[46]_i_6_n_0\
    );
\D[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(15),
      I1 => \high_reg[1]_22\(15),
      O => \D[50]_i_3_n_0\
    );
\D[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(14),
      I1 => \high_reg[1]_22\(14),
      O => \D[50]_i_4_n_0\
    );
\D[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(13),
      I1 => \high_reg[1]_22\(13),
      O => \D[50]_i_5_n_0\
    );
\D[50]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(12),
      I1 => \high_reg[1]_22\(12),
      O => \D[50]_i_6_n_0\
    );
\D[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(19),
      I1 => \high_reg[1]_22\(19),
      O => \D[54]_i_3_n_0\
    );
\D[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(18),
      I1 => \high_reg[1]_22\(18),
      O => \D[54]_i_4_n_0\
    );
\D[54]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(17),
      I1 => \high_reg[1]_22\(17),
      O => \D[54]_i_5_n_0\
    );
\D[54]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(16),
      I1 => \high_reg[1]_22\(16),
      O => \D[54]_i_6_n_0\
    );
\D[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(23),
      I1 => \high_reg[1]_22\(23),
      O => \D[58]_i_3_n_0\
    );
\D[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(22),
      I1 => \high_reg[1]_22\(22),
      O => \D[58]_i_4_n_0\
    );
\D[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(21),
      I1 => \high_reg[1]_22\(21),
      O => \D[58]_i_5_n_0\
    );
\D[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(20),
      I1 => \high_reg[1]_22\(20),
      O => \D[58]_i_6_n_0\
    );
\D[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(25),
      I1 => \high_reg[1]_22\(25),
      O => \D[62]_i_3_n_0\
    );
\D[62]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \high_reg[0]_23\(24),
      I1 => \high_reg[1]_22\(24),
      O => \D[62]_i_4_n_0\
    );
\D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(0),
      Q => \^b_1\(0),
      R => '0'
    );
\D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(1),
      Q => \D_reg_n_0_[1]\,
      R => '0'
    );
\D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(2),
      Q => \D_reg_n_0_[2]\,
      R => '0'
    );
\D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1_n_7\,
      Q => Q(0),
      R => '0'
    );
\D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1_n_6\,
      Q => Q(1),
      R => '0'
    );
\D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1_n_5\,
      Q => Q(2),
      R => '0'
    );
\D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[34]_i_1_n_4\,
      Q => Q(3),
      R => '0'
    );
\D_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[34]_i_1_n_0\,
      CO(2) => \D_reg[34]_i_1_n_1\,
      CO(1) => \D_reg[34]_i_1_n_2\,
      CO(0) => \D_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => D2(0),
      DI(0) => '0',
      O(3) => \D_reg[34]_i_1_n_4\,
      O(2) => \D_reg[34]_i_1_n_5\,
      O(1) => \D_reg[34]_i_1_n_6\,
      O(0) => \D_reg[34]_i_1_n_7\,
      S(3 downto 2) => D2(2 downto 1),
      S(1) => \D[34]_i_2_n_0\,
      S(0) => low_add(31)
    );
\D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1_n_7\,
      Q => Q(4),
      R => '0'
    );
\D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1_n_6\,
      Q => Q(5),
      R => '0'
    );
\D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1_n_5\,
      Q => Q(6),
      R => '0'
    );
\D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[38]_i_1_n_4\,
      Q => Q(7),
      R => '0'
    );
\D_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[34]_i_1_n_0\,
      CO(3) => \D_reg[38]_i_1_n_0\,
      CO(2) => \D_reg[38]_i_1_n_1\,
      CO(1) => \D_reg[38]_i_1_n_2\,
      CO(0) => \D_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[38]_i_1_n_4\,
      O(2) => \D_reg[38]_i_1_n_5\,
      O(1) => \D_reg[38]_i_1_n_6\,
      O(0) => \D_reg[38]_i_1_n_7\,
      S(3 downto 0) => D2(6 downto 3)
    );
\D_reg[38]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \D_reg[38]_i_2_n_0\,
      CO(2) => \D_reg[38]_i_2_n_1\,
      CO(1) => \D_reg[38]_i_2_n_2\,
      CO(0) => \D_reg[38]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(3 downto 0),
      O(3 downto 0) => D2(3 downto 0),
      S(3) => \D[38]_i_3_n_0\,
      S(2) => \D[38]_i_4_n_0\,
      S(1) => \D[38]_i_5_n_0\,
      S(0) => \D[38]_i_6_n_0\
    );
\D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1_n_7\,
      Q => Q(8),
      R => '0'
    );
\D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(3),
      Q => \D_reg_n_0_[3]\,
      R => '0'
    );
\D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1_n_6\,
      Q => Q(9),
      R => '0'
    );
\D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1_n_5\,
      Q => Q(10),
      R => '0'
    );
\D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[42]_i_1_n_4\,
      Q => Q(11),
      R => '0'
    );
\D_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_1_n_0\,
      CO(3) => \D_reg[42]_i_1_n_0\,
      CO(2) => \D_reg[42]_i_1_n_1\,
      CO(1) => \D_reg[42]_i_1_n_2\,
      CO(0) => \D_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[42]_i_1_n_4\,
      O(2) => \D_reg[42]_i_1_n_5\,
      O(1) => \D_reg[42]_i_1_n_6\,
      O(0) => \D_reg[42]_i_1_n_7\,
      S(3 downto 0) => D2(10 downto 7)
    );
\D_reg[42]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[38]_i_2_n_0\,
      CO(3) => \D_reg[42]_i_2_n_0\,
      CO(2) => \D_reg[42]_i_2_n_1\,
      CO(1) => \D_reg[42]_i_2_n_2\,
      CO(0) => \D_reg[42]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(7 downto 4),
      O(3 downto 0) => D2(7 downto 4),
      S(3) => \D[42]_i_3_n_0\,
      S(2) => \D[42]_i_4_n_0\,
      S(1) => \D[42]_i_5_n_0\,
      S(0) => \D[42]_i_6_n_0\
    );
\D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1_n_7\,
      Q => Q(12),
      R => '0'
    );
\D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1_n_6\,
      Q => Q(13),
      R => '0'
    );
\D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1_n_5\,
      Q => Q(14),
      R => '0'
    );
\D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[46]_i_1_n_4\,
      Q => Q(15),
      R => '0'
    );
\D_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_1_n_0\,
      CO(3) => \D_reg[46]_i_1_n_0\,
      CO(2) => \D_reg[46]_i_1_n_1\,
      CO(1) => \D_reg[46]_i_1_n_2\,
      CO(0) => \D_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[46]_i_1_n_4\,
      O(2) => \D_reg[46]_i_1_n_5\,
      O(1) => \D_reg[46]_i_1_n_6\,
      O(0) => \D_reg[46]_i_1_n_7\,
      S(3 downto 0) => D2(14 downto 11)
    );
\D_reg[46]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[42]_i_2_n_0\,
      CO(3) => \D_reg[46]_i_2_n_0\,
      CO(2) => \D_reg[46]_i_2_n_1\,
      CO(1) => \D_reg[46]_i_2_n_2\,
      CO(0) => \D_reg[46]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(11 downto 8),
      O(3 downto 0) => D2(11 downto 8),
      S(3) => \D[46]_i_3_n_0\,
      S(2) => \D[46]_i_4_n_0\,
      S(1) => \D[46]_i_5_n_0\,
      S(0) => \D[46]_i_6_n_0\
    );
\D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1_n_7\,
      Q => Q(16),
      R => '0'
    );
\D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1_n_6\,
      Q => Q(17),
      R => '0'
    );
\D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1_n_5\,
      Q => Q(18),
      R => '0'
    );
\D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(4),
      Q => \D_reg_n_0_[4]\,
      R => '0'
    );
\D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[50]_i_1_n_4\,
      Q => Q(19),
      R => '0'
    );
\D_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_1_n_0\,
      CO(3) => \D_reg[50]_i_1_n_0\,
      CO(2) => \D_reg[50]_i_1_n_1\,
      CO(1) => \D_reg[50]_i_1_n_2\,
      CO(0) => \D_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[50]_i_1_n_4\,
      O(2) => \D_reg[50]_i_1_n_5\,
      O(1) => \D_reg[50]_i_1_n_6\,
      O(0) => \D_reg[50]_i_1_n_7\,
      S(3 downto 0) => D2(18 downto 15)
    );
\D_reg[50]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[46]_i_2_n_0\,
      CO(3) => \D_reg[50]_i_2_n_0\,
      CO(2) => \D_reg[50]_i_2_n_1\,
      CO(1) => \D_reg[50]_i_2_n_2\,
      CO(0) => \D_reg[50]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(15 downto 12),
      O(3 downto 0) => D2(15 downto 12),
      S(3) => \D[50]_i_3_n_0\,
      S(2) => \D[50]_i_4_n_0\,
      S(1) => \D[50]_i_5_n_0\,
      S(0) => \D[50]_i_6_n_0\
    );
\D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1_n_7\,
      Q => Q(20),
      R => '0'
    );
\D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1_n_6\,
      Q => Q(21),
      R => '0'
    );
\D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1_n_5\,
      Q => Q(22),
      R => '0'
    );
\D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[54]_i_1_n_4\,
      Q => Q(23),
      R => '0'
    );
\D_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_1_n_0\,
      CO(3) => \D_reg[54]_i_1_n_0\,
      CO(2) => \D_reg[54]_i_1_n_1\,
      CO(1) => \D_reg[54]_i_1_n_2\,
      CO(0) => \D_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[54]_i_1_n_4\,
      O(2) => \D_reg[54]_i_1_n_5\,
      O(1) => \D_reg[54]_i_1_n_6\,
      O(0) => \D_reg[54]_i_1_n_7\,
      S(3 downto 0) => D2(22 downto 19)
    );
\D_reg[54]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[50]_i_2_n_0\,
      CO(3) => \D_reg[54]_i_2_n_0\,
      CO(2) => \D_reg[54]_i_2_n_1\,
      CO(1) => \D_reg[54]_i_2_n_2\,
      CO(0) => \D_reg[54]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(19 downto 16),
      O(3 downto 0) => D2(19 downto 16),
      S(3) => \D[54]_i_3_n_0\,
      S(2) => \D[54]_i_4_n_0\,
      S(1) => \D[54]_i_5_n_0\,
      S(0) => \D[54]_i_6_n_0\
    );
\D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1_n_7\,
      Q => Q(24),
      R => '0'
    );
\D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1_n_6\,
      Q => Q(25),
      R => '0'
    );
\D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1_n_5\,
      Q => Q(26),
      R => '0'
    );
\D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[58]_i_1_n_4\,
      Q => Q(27),
      R => '0'
    );
\D_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_1_n_0\,
      CO(3) => \D_reg[58]_i_1_n_0\,
      CO(2) => \D_reg[58]_i_1_n_1\,
      CO(1) => \D_reg[58]_i_1_n_2\,
      CO(0) => \D_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[58]_i_1_n_4\,
      O(2) => \D_reg[58]_i_1_n_5\,
      O(1) => \D_reg[58]_i_1_n_6\,
      O(0) => \D_reg[58]_i_1_n_7\,
      S(3 downto 0) => D2(26 downto 23)
    );
\D_reg[58]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[54]_i_2_n_0\,
      CO(3) => \D_reg[58]_i_2_n_0\,
      CO(2) => \D_reg[58]_i_2_n_1\,
      CO(1) => \D_reg[58]_i_2_n_2\,
      CO(0) => \D_reg[58]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(23 downto 20),
      O(3 downto 0) => D2(23 downto 20),
      S(3) => \D[58]_i_3_n_0\,
      S(2) => \D[58]_i_4_n_0\,
      S(1) => \D[58]_i_5_n_0\,
      S(0) => \D[58]_i_6_n_0\
    );
\D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1_n_7\,
      Q => Q(28),
      R => '0'
    );
\D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(5),
      Q => \D_reg_n_0_[5]\,
      R => '0'
    );
\D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1_n_6\,
      Q => Q(29),
      R => '0'
    );
\D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1_n_5\,
      Q => Q(30),
      R => '0'
    );
\D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[62]_i_1_n_4\,
      Q => Q(31),
      R => '0'
    );
\D_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_1_n_0\,
      CO(3) => \D_reg[62]_i_1_n_0\,
      CO(2) => \D_reg[62]_i_1_n_1\,
      CO(1) => \D_reg[62]_i_1_n_2\,
      CO(0) => \D_reg[62]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \D_reg[62]_i_1_n_4\,
      O(2) => \D_reg[62]_i_1_n_5\,
      O(1) => \D_reg[62]_i_1_n_6\,
      O(0) => \D_reg[62]_i_1_n_7\,
      S(3 downto 0) => D2(30 downto 27)
    );
\D_reg[62]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[58]_i_2_n_0\,
      CO(3) => \D_reg[62]_i_2_n_0\,
      CO(2) => \D_reg[62]_i_2_n_1\,
      CO(1) => \D_reg[62]_i_2_n_2\,
      CO(0) => \D_reg[62]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \high_reg[0]_23\(27 downto 24),
      O(3 downto 0) => D2(27 downto 24),
      S(3 downto 2) => \high_reg[0]_23\(27 downto 26),
      S(1) => \D[62]_i_3_n_0\,
      S(0) => \D[62]_i_4_n_0\
    );
\D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \D_reg[63]_i_1_n_7\,
      Q => Q(32),
      R => '0'
    );
\D_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_1_n_0\,
      CO(3 downto 0) => \NLW_D_reg[63]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_D_reg[63]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \D_reg[63]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => D2(31)
    );
\D_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \D_reg[62]_i_2_n_0\,
      CO(3) => \NLW_D_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \D_reg[63]_i_2_n_1\,
      CO(1) => \D_reg[63]_i_2_n_2\,
      CO(0) => \D_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \high_reg[0]_23\(30 downto 28),
      O(3 downto 0) => D2(31 downto 28),
      S(3 downto 0) => \high_reg[0]_23\(31 downto 28)
    );
\D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(6),
      Q => \D_reg_n_0_[6]\,
      R => '0'
    );
\D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(7),
      Q => \D_reg_n_0_[7]\,
      R => '0'
    );
\D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add(8),
      Q => imul(8),
      R => '0'
    );
cs0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59
     port map (
      D(24) => c0224_out(0),
      D(23) => c0220_out(0),
      D(22) => c0216_out(0),
      D(21) => c0212_out(0),
      D(20) => c0208_out(0),
      D(19) => c0204_out(0),
      D(18) => c0200_out(0),
      D(17) => c0196_out(0),
      D(16) => c0192_out(0),
      D(15) => c0188_out(0),
      D(14) => c0184_out(0),
      D(13) => c0180_out(0),
      D(12) => c0176_out(0),
      D(11) => c0172_out(0),
      D(10) => c0168_out(0),
      D(9) => c0164_out(0),
      D(8) => c0160_out(0),
      D(7) => c0156_out(0),
      D(6) => c0152_out(0),
      D(5) => c0148_out(0),
      D(4) => c0144_out(0),
      D(3) => c0140_out(0),
      D(2) => c0136_out(0),
      D(1) => c0132_out(0),
      D(0) => c0128_out(0),
      P(24) => p_0_in218_in,
      P(23) => p_0_in214_in,
      P(22) => p_0_in210_in,
      P(21) => p_0_in206_in,
      P(20) => p_0_in202_in,
      P(19) => p_0_in198_in,
      P(18) => p_0_in194_in,
      P(17) => p_0_in190_in,
      P(16) => p_0_in186_in,
      P(15) => p_0_in182_in,
      P(14) => p_0_in178_in,
      P(13) => p_0_in174_in,
      P(12) => p_0_in170_in,
      P(11) => p_0_in166_in,
      P(10) => p_0_in162_in,
      P(9) => p_0_in158_in,
      P(8) => p_0_in154_in,
      P(7) => p_0_in150_in,
      P(6) => p_0_in146_in,
      P(5) => p_0_in142_in,
      P(4) => p_0_in138_in,
      P(3) => p_0_in134_in,
      P(2) => p_0_in130_in,
      P(1) => p_0_in126_in,
      P(0) => p_0_in122_in,
      \genblk3[1].genblk1[1].p_product_reg[3]\(24) => c0224_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(23) => c0220_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(22) => c0216_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(21) => c0212_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(20) => c0208_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(19) => c0204_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(18) => c0200_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(17) => c0196_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(16) => c0192_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(15) => c0188_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(14) => c0184_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(13) => c0180_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(12) => c0176_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(11) => c0172_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(10) => c0168_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(9) => c0164_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(8) => c0160_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(7) => c0156_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(6) => c0152_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(5) => c0148_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(4) => c0144_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(3) => c0140_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(2) => c0136_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(1) => c0132_out(1),
      \genblk3[1].genblk1[1].p_product_reg[3]\(0) => c0128_out(1),
      \high_reg[0][17]\(17) => p_0_in189_in,
      \high_reg[0][17]\(16) => p_0_in185_in,
      \high_reg[0][17]\(15) => p_0_in181_in,
      \high_reg[0][17]\(14) => p_0_in177_in,
      \high_reg[0][17]\(13) => p_0_in173_in,
      \high_reg[0][17]\(12) => p_0_in169_in,
      \high_reg[0][17]\(11) => p_0_in165_in,
      \high_reg[0][17]\(10) => p_0_in161_in,
      \high_reg[0][17]\(9) => p_0_in157_in,
      \high_reg[0][17]\(8) => p_0_in153_in,
      \high_reg[0][17]\(7) => p_0_in149_in,
      \high_reg[0][17]\(6) => p_0_in145_in,
      \high_reg[0][17]\(5) => p_0_in141_in,
      \high_reg[0][17]\(4) => p_0_in137_in,
      \high_reg[0][17]\(3) => p_0_in133_in,
      \high_reg[0][17]\(2) => p_0_in129_in,
      \high_reg[0][17]\(1) => p_0_in125_in,
      \high_reg[0][17]\(0) => p_0_in121_in,
      \high_reg[1][25]\(15) => p_0_in221_in,
      \high_reg[1][25]\(14) => p_1_in219_in,
      \high_reg[1][25]\(13) => p_1_in215_in,
      \high_reg[1][25]\(12) => p_1_in211_in,
      \high_reg[1][25]\(11) => p_1_in207_in,
      \high_reg[1][25]\(10) => p_1_in203_in,
      \high_reg[1][25]\(9) => p_1_in199_in,
      \high_reg[1][25]\(8) => p_1_in195_in,
      \high_reg[1][25]\(7) => p_1_in191_in,
      \high_reg[1][25]\(6) => p_1_in187_in,
      \high_reg[1][25]\(5) => p_1_in183_in,
      \high_reg[1][25]\(4) => p_1_in179_in,
      \high_reg[1][25]\(3) => p_1_in175_in,
      \high_reg[1][25]\(2) => p_1_in171_in,
      \high_reg[1][25]\(1) => p_1_in167_in,
      \high_reg[1][25]\(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      \high_reg[1][9]\(8) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      \high_reg[1][9]\(7) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      \high_reg[1][9]\(6) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      \high_reg[1][9]\(5) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      \high_reg[1][9]\(4) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      \high_reg[1][9]\(3) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      \high_reg[1][9]\(2) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      \high_reg[1][9]\(1) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      \high_reg[1][9]\(0) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\
    );
\genblk3[0].genblk1[0].p_product_reg[0]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => \^b\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => w(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED\,
      P(47 downto 41) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED\(47 downto 41),
      P(40) => \genblk3[0].genblk1[0].p_product_reg_n_65_[0]\,
      P(39) => \genblk3[0].genblk1[0].p_product_reg_n_66_[0]\,
      P(38) => \genblk3[0].genblk1[0].p_product_reg_n_67_[0]\,
      P(37) => \genblk3[0].genblk1[0].p_product_reg_n_68_[0]\,
      P(36) => \genblk3[0].genblk1[0].p_product_reg_n_69_[0]\,
      P(35) => \genblk3[0].genblk1[0].p_product_reg_n_70_[0]\,
      P(34) => \genblk3[0].genblk1[0].p_product_reg_n_71_[0]\,
      P(33) => \genblk3[0].genblk1[0].p_product_reg_n_72_[0]\,
      P(32) => \genblk3[0].genblk1[0].p_product_reg_n_73_[0]\,
      P(31) => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      P(30) => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      P(29) => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      P(28) => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      P(27) => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      P(26) => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      P(25) => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      P(24) => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      P(23) => p_0_in90_in,
      P(22) => p_0_in86_in,
      P(21) => p_0_in82_in,
      P(20) => p_0_in78_in,
      P(19) => p_0_in74_in,
      P(18) => p_0_in70_in,
      P(17) => p_0_in66_in,
      P(16 downto 9) => P(7 downto 0),
      P(8) => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      P(7) => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      P(6) => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      P(5) => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      P(4) => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      P(3) => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      P(2) => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      P(1) => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      P(0) => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[0].genblk1[1].p_product_reg[1]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => \^b\(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => w(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED\,
      P(47 downto 39) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED\(47 downto 39),
      P(38) => p_0_in218_in,
      P(37) => p_0_in214_in,
      P(36) => p_0_in210_in,
      P(35) => p_0_in206_in,
      P(34) => p_0_in202_in,
      P(33) => p_0_in198_in,
      P(32) => p_0_in194_in,
      P(31) => p_0_in190_in,
      P(30) => p_0_in186_in,
      P(29) => p_0_in182_in,
      P(28) => p_0_in178_in,
      P(27) => p_0_in174_in,
      P(26) => p_0_in170_in,
      P(25) => p_0_in166_in,
      P(24) => p_0_in162_in,
      P(23) => p_0_in158_in,
      P(22) => p_0_in154_in,
      P(21) => p_0_in150_in,
      P(20) => p_0_in146_in,
      P(19) => p_0_in142_in,
      P(18) => p_0_in138_in,
      P(17) => p_0_in134_in,
      P(16) => p_0_in130_in,
      P(15) => p_0_in126_in,
      P(14) => p_0_in122_in,
      P(13) => p_0_in118_in,
      P(12) => p_0_in114_in,
      P(11) => p_0_in110_in,
      P(10) => p_0_in106_in,
      P(9) => p_0_in102_in,
      P(8) => p_0_in98_in,
      P(7) => p_0_in94_in,
      P(6) => p_0_in89_in,
      P(5) => p_0_in85_in,
      P(4) => p_0_in81_in,
      P(3) => p_0_in77_in,
      P(2) => p_0_in73_in,
      P(1) => p_0_in69_in,
      P(0) => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      PATTERNBDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[0].p_product_reg[2]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => w(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \^b\(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED\,
      P(47 downto 25) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED\(47 downto 25),
      P(24) => p_0_in189_in,
      P(23) => p_0_in185_in,
      P(22) => p_0_in181_in,
      P(21) => p_0_in177_in,
      P(20) => p_0_in173_in,
      P(19) => p_0_in169_in,
      P(18) => p_0_in165_in,
      P(17) => p_0_in161_in,
      P(16) => p_0_in157_in,
      P(15) => p_0_in153_in,
      P(14) => p_0_in149_in,
      P(13) => p_0_in145_in,
      P(12) => p_0_in141_in,
      P(11) => p_0_in137_in,
      P(10) => p_0_in133_in,
      P(9) => p_0_in129_in,
      P(8) => p_0_in125_in,
      P(7) => p_0_in121_in,
      P(6) => p_0_in117_in,
      P(5) => p_0_in113_in,
      P(4) => p_0_in109_in,
      P(3) => p_0_in105_in,
      P(2) => p_0_in101_in,
      P(1) => p_0_in97_in,
      P(0) => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED\
    );
\genblk3[1].genblk1[1].p_product_reg[3]\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => w(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \^b\(31 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED\,
      P(47 downto 23) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED\(47 downto 23),
      P(22) => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      P(21) => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      P(20) => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      P(19) => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      P(18) => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      P(17) => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      P(16) => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      P(15) => p_0_in221_in,
      P(14) => p_1_in219_in,
      P(13) => p_1_in215_in,
      P(12) => p_1_in211_in,
      P(11) => p_1_in207_in,
      P(10) => p_1_in203_in,
      P(9) => p_1_in199_in,
      P(8) => p_1_in195_in,
      P(7) => p_1_in191_in,
      P(6) => p_1_in187_in,
      P(5) => p_1_in183_in,
      P(4) => p_1_in179_in,
      P(3) => p_1_in175_in,
      P(2) => p_1_in171_in,
      P(1) => p_1_in167_in,
      P(0) => \genblk3[1].genblk1[1].p_product_reg_n_105_[3]\,
      PATTERNBDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED\
    );
\high[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6606060"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => p_0_in122_in,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      I3 => p_0_in118_in,
      I4 => p_0_in117_in,
      O => c0124_out(1)
    );
\high_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(0),
      Q => \high_reg[0]_23\(0),
      R => '0'
    );
\high_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(0),
      Q => \high_reg[0]_23\(10),
      R => '0'
    );
\high_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(0),
      Q => \high_reg[0]_23\(11),
      R => '0'
    );
\high_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(0),
      Q => \high_reg[0]_23\(12),
      R => '0'
    );
\high_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(0),
      Q => \high_reg[0]_23\(13),
      R => '0'
    );
\high_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(0),
      Q => \high_reg[0]_23\(14),
      R => '0'
    );
\high_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(0),
      Q => \high_reg[0]_23\(15),
      R => '0'
    );
\high_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(0),
      Q => \high_reg[0]_23\(16),
      R => '0'
    );
\high_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(0),
      Q => \high_reg[0]_23\(17),
      R => '0'
    );
\high_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(0),
      Q => \high_reg[0]_23\(18),
      R => '0'
    );
\high_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(0),
      Q => \high_reg[0]_23\(19),
      R => '0'
    );
\high_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(0),
      Q => \high_reg[0]_23\(1),
      R => '0'
    );
\high_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(0),
      Q => \high_reg[0]_23\(20),
      R => '0'
    );
\high_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(0),
      Q => \high_reg[0]_23\(21),
      R => '0'
    );
\high_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(0),
      Q => \high_reg[0]_23\(22),
      R => '0'
    );
\high_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(0),
      Q => \high_reg[0]_23\(23),
      R => '0'
    );
\high_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(0),
      Q => \high_reg[0]_23\(24),
      R => '0'
    );
\high_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_89_[3]\,
      Q => \high_reg[0]_23\(25),
      R => '0'
    );
\high_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_88_[3]\,
      Q => \high_reg[0]_23\(26),
      R => '0'
    );
\high_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_87_[3]\,
      Q => \high_reg[0]_23\(27),
      R => '0'
    );
\high_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_86_[3]\,
      Q => \high_reg[0]_23\(28),
      R => '0'
    );
\high_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_85_[3]\,
      Q => \high_reg[0]_23\(29),
      R => '0'
    );
\high_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(0),
      Q => \high_reg[0]_23\(2),
      R => '0'
    );
\high_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_84_[3]\,
      Q => \high_reg[0]_23\(30),
      R => '0'
    );
\high_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[1].genblk1[1].p_product_reg_n_83_[3]\,
      Q => \high_reg[0]_23\(31),
      R => '0'
    );
\high_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(0),
      Q => \high_reg[0]_23\(3),
      R => '0'
    );
\high_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(0),
      Q => \high_reg[0]_23\(4),
      R => '0'
    );
\high_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(0),
      Q => \high_reg[0]_23\(5),
      R => '0'
    );
\high_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(0),
      Q => \high_reg[0]_23\(6),
      R => '0'
    );
\high_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(0),
      Q => \high_reg[0]_23\(7),
      R => '0'
    );
\high_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(0),
      Q => \high_reg[0]_23\(8),
      R => '0'
    );
\high_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(0),
      Q => \high_reg[0]_23\(9),
      R => '0'
    );
\high_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0124_out(1),
      Q => \high_reg[1]_22\(0),
      R => '0'
    );
\high_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0164_out(1),
      Q => \high_reg[1]_22\(10),
      R => '0'
    );
\high_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0168_out(1),
      Q => \high_reg[1]_22\(11),
      R => '0'
    );
\high_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0172_out(1),
      Q => \high_reg[1]_22\(12),
      R => '0'
    );
\high_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0176_out(1),
      Q => \high_reg[1]_22\(13),
      R => '0'
    );
\high_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0180_out(1),
      Q => \high_reg[1]_22\(14),
      R => '0'
    );
\high_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0184_out(1),
      Q => \high_reg[1]_22\(15),
      R => '0'
    );
\high_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0188_out(1),
      Q => \high_reg[1]_22\(16),
      R => '0'
    );
\high_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0192_out(1),
      Q => \high_reg[1]_22\(17),
      R => '0'
    );
\high_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0196_out(1),
      Q => \high_reg[1]_22\(18),
      R => '0'
    );
\high_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0200_out(1),
      Q => \high_reg[1]_22\(19),
      R => '0'
    );
\high_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0128_out(1),
      Q => \high_reg[1]_22\(1),
      R => '0'
    );
\high_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0204_out(1),
      Q => \high_reg[1]_22\(20),
      R => '0'
    );
\high_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0208_out(1),
      Q => \high_reg[1]_22\(21),
      R => '0'
    );
\high_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0212_out(1),
      Q => \high_reg[1]_22\(22),
      R => '0'
    );
\high_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0216_out(1),
      Q => \high_reg[1]_22\(23),
      R => '0'
    );
\high_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0220_out(1),
      Q => \high_reg[1]_22\(24),
      R => '0'
    );
\high_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0224_out(1),
      Q => \high_reg[1]_22\(25),
      R => '0'
    );
\high_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0132_out(1),
      Q => \high_reg[1]_22\(2),
      R => '0'
    );
\high_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0136_out(1),
      Q => \high_reg[1]_22\(3),
      R => '0'
    );
\high_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0140_out(1),
      Q => \high_reg[1]_22\(4),
      R => '0'
    );
\high_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0144_out(1),
      Q => \high_reg[1]_22\(5),
      R => '0'
    );
\high_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0148_out(1),
      Q => \high_reg[1]_22\(6),
      R => '0'
    );
\high_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0152_out(1),
      Q => \high_reg[1]_22\(7),
      R => '0'
    );
\high_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0156_out(1),
      Q => \high_reg[1]_22\(8),
      R => '0'
    );
\high_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => c0160_out(1),
      Q => \high_reg[1]_22\(9),
      R => '0'
    );
\low_add[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in78_in,
      I1 => p_0_in77_in,
      O => c080_out(0)
    );
\low_add[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in74_in,
      I1 => p_0_in73_in,
      O => c076_out(0)
    );
\low_add[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in70_in,
      I1 => p_0_in69_in,
      O => c072_out(0)
    );
\low_add[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in77_in,
      I1 => p_0_in78_in,
      I2 => p_0_in74_in,
      I3 => p_0_in73_in,
      O => \low_add[20]_i_5_n_0\
    );
\low_add[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in73_in,
      I1 => p_0_in74_in,
      I2 => p_0_in70_in,
      I3 => p_0_in69_in,
      O => \low_add[20]_i_6_n_0\
    );
\low_add[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in69_in,
      I1 => p_0_in70_in,
      I2 => p_0_in66_in,
      I3 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => \low_add[20]_i_7_n_0\
    );
\low_add[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in66_in,
      I1 => \genblk3[0].genblk1[1].p_product_reg_n_105_[1]\,
      O => c068_out(0)
    );
\low_add[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      O => c096_out(0)
    );
\low_add[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in90_in,
      I1 => p_0_in89_in,
      O => c092_out(0)
    );
\low_add[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in86_in,
      I1 => p_0_in85_in,
      O => c088_out(0)
    );
\low_add[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in82_in,
      I1 => p_0_in81_in,
      O => c084_out(0)
    );
\low_add[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I3 => p_0_in90_in,
      I4 => p_0_in89_in,
      O => \low_add[24]_i_6_n_0\
    );
\low_add[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in89_in,
      I1 => p_0_in90_in,
      I2 => p_0_in86_in,
      I3 => p_0_in85_in,
      O => \low_add[24]_i_7_n_0\
    );
\low_add[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in85_in,
      I1 => p_0_in86_in,
      I2 => p_0_in82_in,
      I3 => p_0_in81_in,
      O => \low_add[24]_i_8_n_0\
    );
\low_add[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_0_in81_in,
      I1 => p_0_in82_in,
      I2 => p_0_in78_in,
      I3 => p_0_in77_in,
      O => \low_add[24]_i_9_n_0\
    );
\low_add[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in106_in,
      I1 => p_0_in105_in,
      I2 => p_0_in110_in,
      I3 => p_0_in109_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      O => c0112_out(0)
    );
\low_add[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in102_in,
      I1 => p_0_in101_in,
      I2 => p_0_in106_in,
      I3 => p_0_in105_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      O => c0108_out(0)
    );
\low_add[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in98_in,
      I1 => p_0_in97_in,
      I2 => p_0_in102_in,
      I3 => p_0_in101_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      O => c0104_out(0)
    );
\low_add[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in98_in,
      I3 => p_0_in97_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      O => c0100_out(0)
    );
\low_add[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0112_out(0),
      I1 => p_0_in101_in,
      I2 => p_0_in102_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_78_[0]\,
      I4 => p_0_in106_in,
      I5 => p_0_in105_in,
      O => \low_add[28]_i_6_n_0\
    );
\low_add[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0108_out(0),
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_79_[0]\,
      I4 => p_0_in102_in,
      I5 => p_0_in101_in,
      O => \low_add[28]_i_7_n_0\
    );
\low_add[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0104_out(0),
      I1 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      I2 => p_0_in94_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I4 => p_0_in98_in,
      I5 => p_0_in97_in,
      O => \low_add[28]_i_8_n_0\
    );
\low_add[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \genblk3[0].genblk1[0].p_product_reg_n_80_[0]\,
      I1 => p_0_in97_in,
      I2 => p_0_in98_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_81_[0]\,
      I4 => p_0_in94_in,
      I5 => \genblk3[1].genblk1[0].p_product_reg_n_105_[2]\,
      O => \low_add[28]_i_9_n_0\
    );
\low_add[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in118_in,
      I1 => p_0_in117_in,
      I2 => p_0_in122_in,
      I3 => p_0_in121_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_74_[0]\,
      O => \c0124_out__0\(0)
    );
\low_add[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in114_in,
      I1 => p_0_in113_in,
      I2 => p_0_in118_in,
      I3 => p_0_in117_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      O => c0120_out(0)
    );
\low_add[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => p_0_in110_in,
      I1 => p_0_in109_in,
      I2 => p_0_in114_in,
      I3 => p_0_in113_in,
      I4 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      O => c0116_out(0)
    );
\low_add[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => \c0124_out__0\(0),
      I1 => p_0_in113_in,
      I2 => p_0_in114_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_75_[0]\,
      I4 => p_0_in118_in,
      I5 => p_0_in117_in,
      O => \low_add[32]_i_5_n_0\
    );
\low_add[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0120_out(0),
      I1 => p_0_in109_in,
      I2 => p_0_in110_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_76_[0]\,
      I4 => p_0_in114_in,
      I5 => p_0_in113_in,
      O => \low_add[32]_i_6_n_0\
    );
\low_add[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA556A556A6AAA"
    )
        port map (
      I0 => c0116_out(0),
      I1 => p_0_in105_in,
      I2 => p_0_in106_in,
      I3 => \genblk3[0].genblk1[0].p_product_reg_n_77_[0]\,
      I4 => p_0_in110_in,
      I5 => p_0_in109_in,
      O => \low_add[32]_i_7_n_0\
    );
\low_add_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_105_[0]\,
      Q => low_add(0),
      R => '0'
    );
\low_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(17),
      Q => \low_add_reg[17]_0\,
      R => '0'
    );
\low_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(18),
      Q => \low_add_reg[18]_0\,
      R => '0'
    );
\low_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(19),
      Q => \low_add_reg[19]_0\,
      R => '0'
    );
\low_add_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_104_[0]\,
      Q => low_add(1),
      R => '0'
    );
\low_add_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(20),
      Q => \low_add_reg[20]_0\,
      R => '0'
    );
\low_add_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \low_add_reg[20]_i_1_n_0\,
      CO(2) => \low_add_reg[20]_i_1_n_1\,
      CO(1) => \low_add_reg[20]_i_1_n_2\,
      CO(0) => \low_add_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => c080_out(0),
      DI(2) => c076_out(0),
      DI(1) => c072_out(0),
      DI(0) => '0',
      O(3 downto 0) => low_add0(20 downto 17),
      S(3) => \low_add[20]_i_5_n_0\,
      S(2) => \low_add[20]_i_6_n_0\,
      S(1) => \low_add[20]_i_7_n_0\,
      S(0) => c068_out(0)
    );
\low_add_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(21),
      Q => \low_add_reg[21]_0\,
      R => '0'
    );
\low_add_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(22),
      Q => \low_add_reg[22]_0\,
      R => '0'
    );
\low_add_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(23),
      Q => \low_add_reg[23]_0\,
      R => '0'
    );
\low_add_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(24),
      Q => \low_add_reg[24]_0\,
      R => '0'
    );
\low_add_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[20]_i_1_n_0\,
      CO(3) => \low_add_reg[24]_i_1_n_0\,
      CO(2) => \low_add_reg[24]_i_1_n_1\,
      CO(1) => \low_add_reg[24]_i_1_n_2\,
      CO(0) => \low_add_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => c096_out(0),
      DI(2) => c092_out(0),
      DI(1) => c088_out(0),
      DI(0) => c084_out(0),
      O(3 downto 0) => low_add0(24 downto 21),
      S(3) => \low_add[24]_i_6_n_0\,
      S(2) => \low_add[24]_i_7_n_0\,
      S(1) => \low_add[24]_i_8_n_0\,
      S(0) => \low_add[24]_i_9_n_0\
    );
\low_add_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(25),
      Q => \low_add_reg[25]_0\,
      R => '0'
    );
\low_add_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(26),
      Q => \low_add_reg[26]_0\,
      R => '0'
    );
\low_add_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(27),
      Q => \low_add_reg[27]_0\,
      R => '0'
    );
\low_add_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(28),
      Q => \low_add_reg[28]_0\,
      R => '0'
    );
\low_add_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[24]_i_1_n_0\,
      CO(3) => \low_add_reg[28]_i_1_n_0\,
      CO(2) => \low_add_reg[28]_i_1_n_1\,
      CO(1) => \low_add_reg[28]_i_1_n_2\,
      CO(0) => \low_add_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => c0112_out(0),
      DI(2) => c0108_out(0),
      DI(1) => c0104_out(0),
      DI(0) => c0100_out(0),
      O(3 downto 0) => low_add0(28 downto 25),
      S(3) => \low_add[28]_i_6_n_0\,
      S(2) => \low_add[28]_i_7_n_0\,
      S(1) => \low_add[28]_i_8_n_0\,
      S(0) => \low_add[28]_i_9_n_0\
    );
\low_add_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(29),
      Q => \low_add_reg[29]_0\,
      R => '0'
    );
\low_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_103_[0]\,
      Q => low_add(2),
      R => '0'
    );
\low_add_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(30),
      Q => \low_add_reg[30]_0\,
      R => '0'
    );
\low_add_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(31),
      Q => low_add(31),
      R => '0'
    );
\low_add_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => low_add0(32),
      Q => low_add(32),
      R => '0'
    );
\low_add_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_add_reg[28]_i_1_n_0\,
      CO(3) => low_add0(32),
      CO(2) => \NLW_low_add_reg[32]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \low_add_reg[32]_i_1_n_2\,
      CO(0) => \low_add_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \c0124_out__0\(0),
      DI(1) => c0120_out(0),
      DI(0) => c0116_out(0),
      O(3) => \NLW_low_add_reg[32]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => low_add0(31 downto 29),
      S(3) => '1',
      S(2) => \low_add[32]_i_5_n_0\,
      S(1) => \low_add[32]_i_6_n_0\,
      S(0) => \low_add[32]_i_7_n_0\
    );
\low_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_102_[0]\,
      Q => low_add(3),
      R => '0'
    );
\low_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_101_[0]\,
      Q => low_add(4),
      R => '0'
    );
\low_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_100_[0]\,
      Q => low_add(5),
      R => '0'
    );
\low_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_99_[0]\,
      Q => low_add(6),
      R => '0'
    );
\low_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_98_[0]\,
      Q => low_add(7),
      R => '0'
    );
\low_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk3[0].genblk1[0].p_product_reg_n_97_[0]\,
      Q => low_add(8),
      R => '0'
    );
\m_delay_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => imul(8),
      I1 => \D_reg_n_0_[6]\,
      I2 => \m_delay_reg[0]_i_10_n_0\,
      I3 => \D_reg_n_0_[7]\,
      O => \D_reg[8]_0\
    );
\m_delay_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \D_reg_n_0_[4]\,
      I1 => \D_reg_n_0_[2]\,
      I2 => \^b_1\(0),
      I3 => \D_reg_n_0_[1]\,
      I4 => \D_reg_n_0_[3]\,
      I5 => \D_reg_n_0_[5]\,
      O => \m_delay_reg[0]_i_10_n_0\
    );
\m_delay_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => imul(8),
      I1 => \D_reg_n_0_[6]\,
      I2 => \m_delay_reg[0]_i_10_n_0\,
      I3 => \D_reg_n_0_[7]\,
      O => \^b_1\(8)
    );
\m_delay_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \D_reg_n_0_[6]\,
      I1 => \m_delay_reg[0]_i_10_n_0\,
      I2 => \D_reg_n_0_[7]\,
      O => \^b_1\(7)
    );
\m_delay_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_delay_reg[0]_i_10_n_0\,
      I1 => \D_reg_n_0_[6]\,
      O => \^b_1\(6)
    );
\m_delay_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \D_reg_n_0_[4]\,
      I1 => \D_reg_n_0_[2]\,
      I2 => \^b_1\(0),
      I3 => \D_reg_n_0_[1]\,
      I4 => \D_reg_n_0_[3]\,
      I5 => \D_reg_n_0_[5]\,
      O => \^b_1\(5)
    );
\m_delay_reg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \D_reg_n_0_[3]\,
      I1 => \D_reg_n_0_[1]\,
      I2 => \^b_1\(0),
      I3 => \D_reg_n_0_[2]\,
      I4 => \D_reg_n_0_[4]\,
      O => \^b_1\(4)
    );
\m_delay_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \D_reg_n_0_[2]\,
      I1 => \^b_1\(0),
      I2 => \D_reg_n_0_[1]\,
      I3 => \D_reg_n_0_[3]\,
      O => \^b_1\(3)
    );
\m_delay_reg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \D_reg_n_0_[1]\,
      I1 => \^b_1\(0),
      I2 => \D_reg_n_0_[2]\,
      O => \^b_1\(2)
    );
\m_delay_reg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_1\(0),
      I1 => \D_reg_n_0_[1]\,
      O => \^b_1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen is
  port (
    \genblk1[0].q_reg\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    w : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tw_out_internal_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][20]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][21]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][22]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][23]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][24]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][25]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][26]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][27]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][28]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][29]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][30]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][31]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][9]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][10]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][11]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][12]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][13]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][14]\ : in STD_LOGIC;
    \DELAY_BLOCK[0].shift_array_reg[1][15]\ : in STD_LOGIC;
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \tmp_i_reg[0]\ : in STD_LOGIC;
    ntt_opcode : in STD_LOGIC;
    \bf_c[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3[0].genblk1[1].p_product_reg[1]\ : in STD_LOGIC;
    \bf_c[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    forward_internal : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen is
  signal dit_nr_n_100 : STD_LOGIC;
  signal dit_nr_n_101 : STD_LOGIC;
  signal dit_nr_n_102 : STD_LOGIC;
  signal dit_nr_n_103 : STD_LOGIC;
  signal dit_nr_n_104 : STD_LOGIC;
  signal dit_nr_n_105 : STD_LOGIC;
  signal dit_nr_n_106 : STD_LOGIC;
  signal dit_nr_n_107 : STD_LOGIC;
  signal dit_nr_n_108 : STD_LOGIC;
  signal dit_nr_n_109 : STD_LOGIC;
  signal dit_nr_n_110 : STD_LOGIC;
  signal dit_nr_n_111 : STD_LOGIC;
  signal dit_nr_n_112 : STD_LOGIC;
  signal dit_nr_n_113 : STD_LOGIC;
  signal dit_nr_n_114 : STD_LOGIC;
  signal dit_nr_n_115 : STD_LOGIC;
  signal dit_nr_n_116 : STD_LOGIC;
  signal dit_nr_n_117 : STD_LOGIC;
  signal dit_nr_n_118 : STD_LOGIC;
  signal dit_nr_n_119 : STD_LOGIC;
  signal dit_nr_n_120 : STD_LOGIC;
  signal dit_nr_n_121 : STD_LOGIC;
  signal dit_nr_n_122 : STD_LOGIC;
  signal dit_nr_n_123 : STD_LOGIC;
  signal dit_nr_n_124 : STD_LOGIC;
  signal dit_nr_n_125 : STD_LOGIC;
  signal dit_nr_n_126 : STD_LOGIC;
  signal dit_nr_n_127 : STD_LOGIC;
  signal dit_nr_n_128 : STD_LOGIC;
  signal dit_nr_n_129 : STD_LOGIC;
  signal dit_nr_n_130 : STD_LOGIC;
  signal dit_nr_n_131 : STD_LOGIC;
  signal dit_nr_n_132 : STD_LOGIC;
  signal dit_nr_n_133 : STD_LOGIC;
  signal dit_nr_n_134 : STD_LOGIC;
  signal dit_nr_n_135 : STD_LOGIC;
  signal dit_nr_n_136 : STD_LOGIC;
  signal dit_nr_n_137 : STD_LOGIC;
  signal dit_nr_n_138 : STD_LOGIC;
  signal dit_nr_n_139 : STD_LOGIC;
  signal dit_nr_n_140 : STD_LOGIC;
  signal dit_nr_n_141 : STD_LOGIC;
  signal dit_nr_n_142 : STD_LOGIC;
  signal dit_nr_n_143 : STD_LOGIC;
  signal dit_nr_n_144 : STD_LOGIC;
  signal dit_nr_n_145 : STD_LOGIC;
  signal dit_nr_n_146 : STD_LOGIC;
  signal dit_nr_n_147 : STD_LOGIC;
  signal dit_nr_n_148 : STD_LOGIC;
  signal dit_nr_n_149 : STD_LOGIC;
  signal dit_nr_n_150 : STD_LOGIC;
  signal dit_nr_n_151 : STD_LOGIC;
  signal dit_nr_n_152 : STD_LOGIC;
  signal dit_nr_n_153 : STD_LOGIC;
  signal dit_nr_n_154 : STD_LOGIC;
  signal dit_nr_n_155 : STD_LOGIC;
  signal dit_nr_n_156 : STD_LOGIC;
  signal dit_nr_n_157 : STD_LOGIC;
  signal dit_nr_n_158 : STD_LOGIC;
  signal dit_nr_n_159 : STD_LOGIC;
  signal dit_nr_n_160 : STD_LOGIC;
  signal dit_nr_n_161 : STD_LOGIC;
  signal dit_nr_n_162 : STD_LOGIC;
  signal dit_nr_n_163 : STD_LOGIC;
  signal dit_nr_n_164 : STD_LOGIC;
  signal dit_nr_n_165 : STD_LOGIC;
  signal dit_nr_n_166 : STD_LOGIC;
  signal dit_nr_n_167 : STD_LOGIC;
  signal dit_nr_n_168 : STD_LOGIC;
  signal dit_nr_n_169 : STD_LOGIC;
  signal dit_nr_n_170 : STD_LOGIC;
  signal dit_nr_n_171 : STD_LOGIC;
  signal dit_nr_n_172 : STD_LOGIC;
  signal dit_nr_n_173 : STD_LOGIC;
  signal dit_nr_n_174 : STD_LOGIC;
  signal dit_nr_n_175 : STD_LOGIC;
  signal dit_nr_n_176 : STD_LOGIC;
  signal dit_nr_n_177 : STD_LOGIC;
  signal dit_nr_n_178 : STD_LOGIC;
  signal dit_nr_n_179 : STD_LOGIC;
  signal dit_nr_n_180 : STD_LOGIC;
  signal dit_nr_n_181 : STD_LOGIC;
  signal dit_nr_n_182 : STD_LOGIC;
  signal dit_nr_n_183 : STD_LOGIC;
  signal dit_nr_n_184 : STD_LOGIC;
  signal dit_nr_n_185 : STD_LOGIC;
  signal dit_nr_n_186 : STD_LOGIC;
  signal dit_nr_n_187 : STD_LOGIC;
  signal dit_nr_n_188 : STD_LOGIC;
  signal dit_nr_n_189 : STD_LOGIC;
  signal dit_nr_n_190 : STD_LOGIC;
  signal dit_nr_n_191 : STD_LOGIC;
  signal dit_nr_n_192 : STD_LOGIC;
  signal dit_nr_n_65 : STD_LOGIC;
  signal dit_nr_n_66 : STD_LOGIC;
  signal dit_nr_n_67 : STD_LOGIC;
  signal dit_nr_n_68 : STD_LOGIC;
  signal dit_nr_n_69 : STD_LOGIC;
  signal dit_nr_n_70 : STD_LOGIC;
  signal dit_nr_n_71 : STD_LOGIC;
  signal dit_nr_n_72 : STD_LOGIC;
  signal dit_nr_n_73 : STD_LOGIC;
  signal dit_nr_n_74 : STD_LOGIC;
  signal dit_nr_n_75 : STD_LOGIC;
  signal dit_nr_n_76 : STD_LOGIC;
  signal dit_nr_n_77 : STD_LOGIC;
  signal dit_nr_n_78 : STD_LOGIC;
  signal dit_nr_n_79 : STD_LOGIC;
  signal dit_nr_n_80 : STD_LOGIC;
  signal dit_nr_n_81 : STD_LOGIC;
  signal dit_nr_n_82 : STD_LOGIC;
  signal dit_nr_n_83 : STD_LOGIC;
  signal dit_nr_n_84 : STD_LOGIC;
  signal dit_nr_n_85 : STD_LOGIC;
  signal dit_nr_n_86 : STD_LOGIC;
  signal dit_nr_n_87 : STD_LOGIC;
  signal dit_nr_n_88 : STD_LOGIC;
  signal dit_nr_n_89 : STD_LOGIC;
  signal dit_nr_n_90 : STD_LOGIC;
  signal dit_nr_n_91 : STD_LOGIC;
  signal dit_nr_n_92 : STD_LOGIC;
  signal dit_nr_n_93 : STD_LOGIC;
  signal dit_nr_n_94 : STD_LOGIC;
  signal dit_nr_n_95 : STD_LOGIC;
  signal dit_nr_n_96 : STD_LOGIC;
  signal dit_nr_n_97 : STD_LOGIC;
  signal dit_nr_n_98 : STD_LOGIC;
  signal dit_nr_n_99 : STD_LOGIC;
  signal dit_rn_n_7 : STD_LOGIC;
  signal forward_reg : STD_LOGIC;
  signal \forward_reg_reg_rep__0_n_0\ : STD_LOGIC;
  signal forward_reg_reg_rep_n_0 : STD_LOGIC;
  signal \genblk1[0].imul\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \genblk1[0].intmul_i_n_0\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_1\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_10\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_11\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_12\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_13\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_14\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_2\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_3\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_4\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_5\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_50\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_51\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_52\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_53\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_54\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_55\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_56\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_57\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_58\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_59\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_6\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_60\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_61\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_62\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_63\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_64\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_7\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_8\ : STD_LOGIC;
  signal \genblk1[0].intmul_i_n_9\ : STD_LOGIC;
  signal \^genblk1[0].q_reg\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \genblk1[1].imul\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \genblk1[1].intmul_i_n_0\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_1\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_10\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_11\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_12\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_13\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_14\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_2\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_3\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_4\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_5\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_50\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_51\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_52\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_53\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_54\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_55\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_56\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_57\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_58\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_59\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_6\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_60\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_61\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_62\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_63\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_64\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_7\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_8\ : STD_LOGIC;
  signal \genblk1[1].intmul_i_n_9\ : STD_LOGIC;
  signal \genblk1[1].tw_gen_pe/tw_rom_addr_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \modmult_a_inv[0]_63\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_a_inv[1]_62\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_b_inv[0]_43\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_b_inv[1]_45\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_c[0]_52\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \modmult_c[1]_59\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mr/genblk1[0].wsu/T2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \mr/genblk1[0].wsu/T2_0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rom_base_addr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tw_out_tmp[0]_42\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tw_out_tmp[1]_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of forward_reg_reg : label is "forward_reg_reg";
  attribute ORIG_CELL_NAME of forward_reg_reg_rep : label is "forward_reg_reg";
  attribute ORIG_CELL_NAME of \forward_reg_reg_rep__0\ : label is "forward_reg_reg";
begin
  \genblk1[0].q_reg\(18 downto 0) <= \^genblk1[0].q_reg\(18 downto 0);
dit_nr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR
     port map (
      A(31) => dit_nr_n_65,
      A(30) => dit_nr_n_66,
      A(29) => dit_nr_n_67,
      A(28) => dit_nr_n_68,
      A(27) => dit_nr_n_69,
      A(26) => dit_nr_n_70,
      A(25) => dit_nr_n_71,
      A(24) => dit_nr_n_72,
      A(23) => dit_nr_n_73,
      A(22) => dit_nr_n_74,
      A(21) => dit_nr_n_75,
      A(20) => dit_nr_n_76,
      A(19) => dit_nr_n_77,
      A(18) => dit_nr_n_78,
      A(17) => dit_nr_n_79,
      A(16) => dit_nr_n_80,
      A(15) => dit_nr_n_81,
      A(14) => dit_nr_n_82,
      A(13) => dit_nr_n_83,
      A(12) => dit_nr_n_84,
      A(11) => dit_nr_n_85,
      A(10) => dit_nr_n_86,
      A(9) => dit_nr_n_87,
      A(8) => dit_nr_n_88,
      A(7) => dit_nr_n_89,
      A(6) => dit_nr_n_90,
      A(5) => dit_nr_n_91,
      A(4) => dit_nr_n_92,
      A(3) => dit_nr_n_93,
      A(2) => dit_nr_n_94,
      A(1) => dit_nr_n_95,
      A(0) => dit_nr_n_96,
      B(31) => dit_nr_n_129,
      B(30) => dit_nr_n_130,
      B(29) => dit_nr_n_131,
      B(28) => dit_nr_n_132,
      B(27) => dit_nr_n_133,
      B(26) => dit_nr_n_134,
      B(25) => dit_nr_n_135,
      B(24) => dit_nr_n_136,
      B(23) => dit_nr_n_137,
      B(22) => dit_nr_n_138,
      B(21) => dit_nr_n_139,
      B(20) => dit_nr_n_140,
      B(19) => dit_nr_n_141,
      B(18) => dit_nr_n_142,
      B(17) => dit_nr_n_143,
      B(16) => dit_nr_n_144,
      B(15) => dit_nr_n_145,
      B(14) => dit_nr_n_146,
      B(13) => dit_nr_n_147,
      B(12) => dit_nr_n_148,
      B(11) => dit_nr_n_149,
      B(10) => dit_nr_n_150,
      B(9) => dit_nr_n_151,
      B(8) => dit_nr_n_152,
      B(7) => dit_nr_n_153,
      B(6) => dit_nr_n_154,
      B(5) => dit_nr_n_155,
      B(4) => dit_nr_n_156,
      B(3) => dit_nr_n_157,
      B(2) => dit_nr_n_158,
      B(1) => dit_nr_n_159,
      B(0) => dit_nr_n_160,
      D(0) => \p_0_in__1\(0),
      Q(0) => \genblk1[1].tw_gen_pe/tw_rom_addr_reg\(0),
      \bf_c[0]\(31 downto 0) => \bf_c[0]\(31 downto 0),
      \bf_c[1]\(31 downto 0) => \bf_c[1]\(31 downto 0),
      clk => clk,
      forward_reg => forward_reg,
      forward_reg_reg_rep(31) => dit_nr_n_97,
      forward_reg_reg_rep(30) => dit_nr_n_98,
      forward_reg_reg_rep(29) => dit_nr_n_99,
      forward_reg_reg_rep(28) => dit_nr_n_100,
      forward_reg_reg_rep(27) => dit_nr_n_101,
      forward_reg_reg_rep(26) => dit_nr_n_102,
      forward_reg_reg_rep(25) => dit_nr_n_103,
      forward_reg_reg_rep(24) => dit_nr_n_104,
      forward_reg_reg_rep(23) => dit_nr_n_105,
      forward_reg_reg_rep(22) => dit_nr_n_106,
      forward_reg_reg_rep(21) => dit_nr_n_107,
      forward_reg_reg_rep(20) => dit_nr_n_108,
      forward_reg_reg_rep(19) => dit_nr_n_109,
      forward_reg_reg_rep(18) => dit_nr_n_110,
      forward_reg_reg_rep(17) => dit_nr_n_111,
      forward_reg_reg_rep(16) => dit_nr_n_112,
      forward_reg_reg_rep(15) => dit_nr_n_113,
      forward_reg_reg_rep(14) => dit_nr_n_114,
      forward_reg_reg_rep(13) => dit_nr_n_115,
      forward_reg_reg_rep(12) => dit_nr_n_116,
      forward_reg_reg_rep(11) => dit_nr_n_117,
      forward_reg_reg_rep(10) => dit_nr_n_118,
      forward_reg_reg_rep(9) => dit_nr_n_119,
      forward_reg_reg_rep(8) => dit_nr_n_120,
      forward_reg_reg_rep(7) => dit_nr_n_121,
      forward_reg_reg_rep(6) => dit_nr_n_122,
      forward_reg_reg_rep(5) => dit_nr_n_123,
      forward_reg_reg_rep(4) => dit_nr_n_124,
      forward_reg_reg_rep(3) => dit_nr_n_125,
      forward_reg_reg_rep(2) => dit_nr_n_126,
      forward_reg_reg_rep(1) => dit_nr_n_127,
      forward_reg_reg_rep(0) => dit_nr_n_128,
      \genblk3[0].genblk1[1].p_product_reg[1]\(31 downto 0) => \tw_out_tmp[0]_42\(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]_0\ => \genblk3[0].genblk1[1].p_product_reg[1]\,
      \genblk3[0].genblk1[1].p_product_reg[1]_1\(31 downto 0) => \tw_out_tmp[1]_44\(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]_2\ => \forward_reg_reg_rep__0_n_0\,
      \genblk3[0].genblk1[1].p_product_reg[1]_3\ => forward_reg_reg_rep_n_0,
      \genblk3[0].genblk1[1].p_product_reg[1]_4\(31 downto 0) => \modmult_b_inv[0]_43\(31 downto 0),
      \genblk3[0].genblk1[1].p_product_reg[1]_5\(31 downto 0) => \modmult_b_inv[1]_45\(31 downto 0),
      \genblk3[1].genblk1[0].p_product_reg[2]\(31 downto 0) => \modmult_a_inv[1]_62\(31 downto 0),
      \genblk3[1].genblk1[0].p_product_reg[2]_0\(31 downto 0) => \modmult_a_inv[0]_63\(31 downto 0),
      ntt_opcode => ntt_opcode,
      \omega_c_reg[31]\(31) => dit_nr_n_161,
      \omega_c_reg[31]\(30) => dit_nr_n_162,
      \omega_c_reg[31]\(29) => dit_nr_n_163,
      \omega_c_reg[31]\(28) => dit_nr_n_164,
      \omega_c_reg[31]\(27) => dit_nr_n_165,
      \omega_c_reg[31]\(26) => dit_nr_n_166,
      \omega_c_reg[31]\(25) => dit_nr_n_167,
      \omega_c_reg[31]\(24) => dit_nr_n_168,
      \omega_c_reg[31]\(23) => dit_nr_n_169,
      \omega_c_reg[31]\(22) => dit_nr_n_170,
      \omega_c_reg[31]\(21) => dit_nr_n_171,
      \omega_c_reg[31]\(20) => dit_nr_n_172,
      \omega_c_reg[31]\(19) => dit_nr_n_173,
      \omega_c_reg[31]\(18) => dit_nr_n_174,
      \omega_c_reg[31]\(17) => dit_nr_n_175,
      \omega_c_reg[31]\(16) => dit_nr_n_176,
      \omega_c_reg[31]\(15) => dit_nr_n_177,
      \omega_c_reg[31]\(14) => dit_nr_n_178,
      \omega_c_reg[31]\(13) => dit_nr_n_179,
      \omega_c_reg[31]\(12) => dit_nr_n_180,
      \omega_c_reg[31]\(11) => dit_nr_n_181,
      \omega_c_reg[31]\(10) => dit_nr_n_182,
      \omega_c_reg[31]\(9) => dit_nr_n_183,
      \omega_c_reg[31]\(8) => dit_nr_n_184,
      \omega_c_reg[31]\(7) => dit_nr_n_185,
      \omega_c_reg[31]\(6) => dit_nr_n_186,
      \omega_c_reg[31]\(5) => dit_nr_n_187,
      \omega_c_reg[31]\(4) => dit_nr_n_188,
      \omega_c_reg[31]\(3) => dit_nr_n_189,
      \omega_c_reg[31]\(2) => dit_nr_n_190,
      \omega_c_reg[31]\(1) => dit_nr_n_191,
      \omega_c_reg[31]\(0) => dit_nr_n_192,
      rom_base_addr_reg(6 downto 0) => rom_base_addr_reg(6 downto 0),
      \s_i_reg[0]\ => dit_rn_n_7,
      \tw_out_internal_DP_reg[31]\(31 downto 0) => \tw_out_internal_DP_reg[31]\(31 downto 0),
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \modmult_c[1]_59\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \modmult_c[0]_52\(31 downto 0),
      w(31 downto 0) => w(31 downto 0)
    );
dit_rn: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN
     port map (
      D(0) => \p_0_in__1\(0),
      Q(6 downto 0) => Q(6 downto 0),
      clk => clk,
      \command_reg_reg[7]\ => dit_rn_n_7,
      dout_rom_reg(31 downto 0) => \modmult_a_inv[1]_62\(31 downto 0),
      dout_rom_reg_0(31 downto 0) => \modmult_a_inv[0]_63\(31 downto 0),
      ntt_opcode => ntt_opcode,
      \omega_c_reg[31]\(31 downto 0) => \modmult_b_inv[0]_43\(31 downto 0),
      \omega_c_reg[31]_0\(31 downto 0) => \modmult_b_inv[1]_45\(31 downto 0),
      rom_base_addr_reg(6 downto 0) => rom_base_addr_reg(6 downto 0),
      \tmp_i_reg[0]\ => \tmp_i_reg[0]\,
      \tw_out_internal_DP_reg[31]\(31 downto 0) => \tw_out_tmp[1]_44\(31 downto 0),
      \tw_out_internal_DP_reg[31]_0\(31 downto 0) => \tw_out_tmp[0]_42\(31 downto 0),
      \tw_out_internal_DP_reg[31]_1\(31 downto 0) => \modmult_c[1]_59\(31 downto 0),
      \tw_out_internal_DP_reg[31]_2\(31 downto 0) => \modmult_c[0]_52\(31 downto 0),
      \tw_rom_addr_reg[0]\(0) => \genblk1[1].tw_gen_pe/tw_rom_addr_reg\(0)
    );
forward_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => forward_internal,
      Q => forward_reg,
      R => '0'
    );
forward_reg_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => forward_internal,
      Q => forward_reg_reg_rep_n_0,
      R => '0'
    );
\forward_reg_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => forward_internal,
      Q => \forward_reg_reg_rep__0_n_0\,
      R => '0'
    );
\genblk1[0].intmul_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul
     port map (
      A(31) => dit_nr_n_97,
      A(30) => dit_nr_n_98,
      A(29) => dit_nr_n_99,
      A(28) => dit_nr_n_100,
      A(27) => dit_nr_n_101,
      A(26) => dit_nr_n_102,
      A(25) => dit_nr_n_103,
      A(24) => dit_nr_n_104,
      A(23) => dit_nr_n_105,
      A(22) => dit_nr_n_106,
      A(21) => dit_nr_n_107,
      A(20) => dit_nr_n_108,
      A(19) => dit_nr_n_109,
      A(18) => dit_nr_n_110,
      A(17) => dit_nr_n_111,
      A(16) => dit_nr_n_112,
      A(15) => dit_nr_n_113,
      A(14) => dit_nr_n_114,
      A(13) => dit_nr_n_115,
      A(12) => dit_nr_n_116,
      A(11) => dit_nr_n_117,
      A(10) => dit_nr_n_118,
      A(9) => dit_nr_n_119,
      A(8) => dit_nr_n_120,
      A(7) => dit_nr_n_121,
      A(6) => dit_nr_n_122,
      A(5) => dit_nr_n_123,
      A(4) => dit_nr_n_124,
      A(3) => dit_nr_n_125,
      A(2) => dit_nr_n_126,
      A(1) => dit_nr_n_127,
      A(0) => dit_nr_n_128,
      B(7) => \mr/genblk1[0].wsu/T2\(8),
      B(6) => \genblk1[0].intmul_i_n_50\,
      B(5) => \genblk1[0].intmul_i_n_51\,
      B(4) => \genblk1[0].intmul_i_n_52\,
      B(3) => \genblk1[0].intmul_i_n_53\,
      B(2) => \genblk1[0].intmul_i_n_54\,
      B(1) => \genblk1[0].intmul_i_n_55\,
      B(0) => \genblk1[0].intmul_i_n_56\,
      C(33 downto 1) => \genblk1[0].imul\(63 downto 31),
      C(0) => \genblk1[0].imul\(0),
      \D_reg[8]_0\ => \genblk1[0].intmul_i_n_14\,
      P(7) => \genblk1[0].intmul_i_n_57\,
      P(6) => \genblk1[0].intmul_i_n_58\,
      P(5) => \genblk1[0].intmul_i_n_59\,
      P(4) => \genblk1[0].intmul_i_n_60\,
      P(3) => \genblk1[0].intmul_i_n_61\,
      P(2) => \genblk1[0].intmul_i_n_62\,
      P(1) => \genblk1[0].intmul_i_n_63\,
      P(0) => \genblk1[0].intmul_i_n_64\,
      clk => clk,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(31) => dit_nr_n_129,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(30) => dit_nr_n_130,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(29) => dit_nr_n_131,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(28) => dit_nr_n_132,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(27) => dit_nr_n_133,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(26) => dit_nr_n_134,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(25) => dit_nr_n_135,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(24) => dit_nr_n_136,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(23) => dit_nr_n_137,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(22) => dit_nr_n_138,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(21) => dit_nr_n_139,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(20) => dit_nr_n_140,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(19) => dit_nr_n_141,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(18) => dit_nr_n_142,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(17) => dit_nr_n_143,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(16) => dit_nr_n_144,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(15) => dit_nr_n_145,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(14) => dit_nr_n_146,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(13) => dit_nr_n_147,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(12) => dit_nr_n_148,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(11) => dit_nr_n_149,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(10) => dit_nr_n_150,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(9) => dit_nr_n_151,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(8) => dit_nr_n_152,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(7) => dit_nr_n_153,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(6) => dit_nr_n_154,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(5) => dit_nr_n_155,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(4) => dit_nr_n_156,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(3) => dit_nr_n_157,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(2) => dit_nr_n_158,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(1) => dit_nr_n_159,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(0) => dit_nr_n_160,
      \low_add_reg[17]_0\ => \genblk1[0].intmul_i_n_13\,
      \low_add_reg[18]_0\ => \genblk1[0].intmul_i_n_12\,
      \low_add_reg[19]_0\ => \genblk1[0].intmul_i_n_11\,
      \low_add_reg[20]_0\ => \genblk1[0].intmul_i_n_10\,
      \low_add_reg[21]_0\ => \genblk1[0].intmul_i_n_9\,
      \low_add_reg[22]_0\ => \genblk1[0].intmul_i_n_8\,
      \low_add_reg[23]_0\ => \genblk1[0].intmul_i_n_7\,
      \low_add_reg[24]_0\ => \genblk1[0].intmul_i_n_6\,
      \low_add_reg[25]_0\ => \genblk1[0].intmul_i_n_5\,
      \low_add_reg[26]_0\ => \genblk1[0].intmul_i_n_4\,
      \low_add_reg[27]_0\ => \genblk1[0].intmul_i_n_3\,
      \low_add_reg[28]_0\ => \genblk1[0].intmul_i_n_2\,
      \low_add_reg[29]_0\ => \genblk1[0].intmul_i_n_1\,
      \low_add_reg[30]_0\ => \genblk1[0].intmul_i_n_0\
    );
\genblk1[0].modred_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred
     port map (
      B(8) => \mr/genblk1[0].wsu/T2\(8),
      B(7) => \genblk1[0].intmul_i_n_50\,
      B(6) => \genblk1[0].intmul_i_n_51\,
      B(5) => \genblk1[0].intmul_i_n_52\,
      B(4) => \genblk1[0].intmul_i_n_53\,
      B(3) => \genblk1[0].intmul_i_n_54\,
      B(2) => \genblk1[0].intmul_i_n_55\,
      B(1) => \genblk1[0].intmul_i_n_56\,
      B(0) => \genblk1[0].imul\(0),
      D(32 downto 0) => \genblk1[0].imul\(63 downto 31),
      P(7) => \genblk1[0].intmul_i_n_57\,
      P(6) => \genblk1[0].intmul_i_n_58\,
      P(5) => \genblk1[0].intmul_i_n_59\,
      P(4) => \genblk1[0].intmul_i_n_60\,
      P(3) => \genblk1[0].intmul_i_n_61\,
      P(2) => \genblk1[0].intmul_i_n_62\,
      P(1) => \genblk1[0].intmul_i_n_63\,
      P(0) => \genblk1[0].intmul_i_n_64\,
      Q(31 downto 0) => \modmult_c[0]_52\(31 downto 0),
      \T2H_reg_reg[1][10]\ => \genblk1[0].intmul_i_n_11\,
      \T2H_reg_reg[1][11]\ => \genblk1[0].intmul_i_n_10\,
      \T2H_reg_reg[1][12]\ => \genblk1[0].intmul_i_n_9\,
      \T2H_reg_reg[1][13]\ => \genblk1[0].intmul_i_n_8\,
      \T2H_reg_reg[1][14]\ => \genblk1[0].intmul_i_n_7\,
      \T2H_reg_reg[1][15]\ => \genblk1[0].intmul_i_n_6\,
      \T2H_reg_reg[1][16]\ => \genblk1[0].intmul_i_n_5\,
      \T2H_reg_reg[1][17]\ => \genblk1[0].intmul_i_n_4\,
      \T2H_reg_reg[1][18]\ => \genblk1[0].intmul_i_n_3\,
      \T2H_reg_reg[1][19]\ => \genblk1[0].intmul_i_n_2\,
      \T2H_reg_reg[1][20]\ => \genblk1[0].intmul_i_n_1\,
      \T2H_reg_reg[1][21]\ => \genblk1[0].intmul_i_n_0\,
      \T2H_reg_reg[1][8]\ => \genblk1[0].intmul_i_n_13\,
      \T2H_reg_reg[1][9]\ => \genblk1[0].intmul_i_n_12\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \^genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => \genblk1[0].intmul_i_n_14\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]\(22 downto 0)
    );
\genblk1[0].sr_q\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3\
     port map (
      \DELAY_BLOCK[0].shift_array_reg[1][10]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][10]\,
      \DELAY_BLOCK[0].shift_array_reg[1][11]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][11]\,
      \DELAY_BLOCK[0].shift_array_reg[1][12]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][12]\,
      \DELAY_BLOCK[0].shift_array_reg[1][13]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][13]\,
      \DELAY_BLOCK[0].shift_array_reg[1][14]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][14]\,
      \DELAY_BLOCK[0].shift_array_reg[1][15]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][15]\,
      \DELAY_BLOCK[0].shift_array_reg[1][20]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][20]\,
      \DELAY_BLOCK[0].shift_array_reg[1][21]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][21]\,
      \DELAY_BLOCK[0].shift_array_reg[1][22]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][22]\,
      \DELAY_BLOCK[0].shift_array_reg[1][23]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][23]\,
      \DELAY_BLOCK[0].shift_array_reg[1][24]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][24]\,
      \DELAY_BLOCK[0].shift_array_reg[1][25]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][25]\,
      \DELAY_BLOCK[0].shift_array_reg[1][26]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][26]\,
      \DELAY_BLOCK[0].shift_array_reg[1][27]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][27]\,
      \DELAY_BLOCK[0].shift_array_reg[1][28]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][28]\,
      \DELAY_BLOCK[0].shift_array_reg[1][29]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][29]\,
      \DELAY_BLOCK[0].shift_array_reg[1][30]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][30]\,
      \DELAY_BLOCK[0].shift_array_reg[1][31]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][31]\,
      \DELAY_BLOCK[0].shift_array_reg[1][9]_0\ => \DELAY_BLOCK[0].shift_array_reg[1][9]\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \^genblk1[0].q_reg\(18 downto 0)
    );
\genblk1[1].intmul_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4
     port map (
      A(31) => dit_nr_n_65,
      A(30) => dit_nr_n_66,
      A(29) => dit_nr_n_67,
      A(28) => dit_nr_n_68,
      A(27) => dit_nr_n_69,
      A(26) => dit_nr_n_70,
      A(25) => dit_nr_n_71,
      A(24) => dit_nr_n_72,
      A(23) => dit_nr_n_73,
      A(22) => dit_nr_n_74,
      A(21) => dit_nr_n_75,
      A(20) => dit_nr_n_76,
      A(19) => dit_nr_n_77,
      A(18) => dit_nr_n_78,
      A(17) => dit_nr_n_79,
      A(16) => dit_nr_n_80,
      A(15) => dit_nr_n_81,
      A(14) => dit_nr_n_82,
      A(13) => dit_nr_n_83,
      A(12) => dit_nr_n_84,
      A(11) => dit_nr_n_85,
      A(10) => dit_nr_n_86,
      A(9) => dit_nr_n_87,
      A(8) => dit_nr_n_88,
      A(7) => dit_nr_n_89,
      A(6) => dit_nr_n_90,
      A(5) => dit_nr_n_91,
      A(4) => dit_nr_n_92,
      A(3) => dit_nr_n_93,
      A(2) => dit_nr_n_94,
      A(1) => dit_nr_n_95,
      A(0) => dit_nr_n_96,
      B(7) => \mr/genblk1[0].wsu/T2_0\(8),
      B(6) => \genblk1[1].intmul_i_n_50\,
      B(5) => \genblk1[1].intmul_i_n_51\,
      B(4) => \genblk1[1].intmul_i_n_52\,
      B(3) => \genblk1[1].intmul_i_n_53\,
      B(2) => \genblk1[1].intmul_i_n_54\,
      B(1) => \genblk1[1].intmul_i_n_55\,
      B(0) => \genblk1[1].intmul_i_n_56\,
      C(33 downto 1) => \genblk1[1].imul\(63 downto 31),
      C(0) => \genblk1[1].imul\(0),
      \D_reg[8]_0\ => \genblk1[1].intmul_i_n_14\,
      P(7) => \genblk1[1].intmul_i_n_57\,
      P(6) => \genblk1[1].intmul_i_n_58\,
      P(5) => \genblk1[1].intmul_i_n_59\,
      P(4) => \genblk1[1].intmul_i_n_60\,
      P(3) => \genblk1[1].intmul_i_n_61\,
      P(2) => \genblk1[1].intmul_i_n_62\,
      P(1) => \genblk1[1].intmul_i_n_63\,
      P(0) => \genblk1[1].intmul_i_n_64\,
      clk => clk,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(31) => dit_nr_n_161,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(30) => dit_nr_n_162,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(29) => dit_nr_n_163,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(28) => dit_nr_n_164,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(27) => dit_nr_n_165,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(26) => dit_nr_n_166,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(25) => dit_nr_n_167,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(24) => dit_nr_n_168,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(23) => dit_nr_n_169,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(22) => dit_nr_n_170,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(21) => dit_nr_n_171,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(20) => dit_nr_n_172,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(19) => dit_nr_n_173,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(18) => dit_nr_n_174,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(17) => dit_nr_n_175,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(16) => dit_nr_n_176,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(15) => dit_nr_n_177,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(14) => dit_nr_n_178,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(13) => dit_nr_n_179,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(12) => dit_nr_n_180,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(11) => dit_nr_n_181,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(10) => dit_nr_n_182,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(9) => dit_nr_n_183,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(8) => dit_nr_n_184,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(7) => dit_nr_n_185,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(6) => dit_nr_n_186,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(5) => dit_nr_n_187,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(4) => dit_nr_n_188,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(3) => dit_nr_n_189,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(2) => dit_nr_n_190,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(1) => dit_nr_n_191,
      \genblk3[0].genblk1[1].p_product_reg[1]_0\(0) => dit_nr_n_192,
      \low_add_reg[17]_0\ => \genblk1[1].intmul_i_n_13\,
      \low_add_reg[18]_0\ => \genblk1[1].intmul_i_n_12\,
      \low_add_reg[19]_0\ => \genblk1[1].intmul_i_n_11\,
      \low_add_reg[20]_0\ => \genblk1[1].intmul_i_n_10\,
      \low_add_reg[21]_0\ => \genblk1[1].intmul_i_n_9\,
      \low_add_reg[22]_0\ => \genblk1[1].intmul_i_n_8\,
      \low_add_reg[23]_0\ => \genblk1[1].intmul_i_n_7\,
      \low_add_reg[24]_0\ => \genblk1[1].intmul_i_n_6\,
      \low_add_reg[25]_0\ => \genblk1[1].intmul_i_n_5\,
      \low_add_reg[26]_0\ => \genblk1[1].intmul_i_n_4\,
      \low_add_reg[27]_0\ => \genblk1[1].intmul_i_n_3\,
      \low_add_reg[28]_0\ => \genblk1[1].intmul_i_n_2\,
      \low_add_reg[29]_0\ => \genblk1[1].intmul_i_n_1\,
      \low_add_reg[30]_0\ => \genblk1[1].intmul_i_n_0\
    );
\genblk1[1].modred_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5
     port map (
      B(8) => \mr/genblk1[0].wsu/T2_0\(8),
      B(7) => \genblk1[1].intmul_i_n_50\,
      B(6) => \genblk1[1].intmul_i_n_51\,
      B(5) => \genblk1[1].intmul_i_n_52\,
      B(4) => \genblk1[1].intmul_i_n_53\,
      B(3) => \genblk1[1].intmul_i_n_54\,
      B(2) => \genblk1[1].intmul_i_n_55\,
      B(1) => \genblk1[1].intmul_i_n_56\,
      B(0) => \genblk1[1].imul\(0),
      D(32 downto 0) => \genblk1[1].imul\(63 downto 31),
      P(7) => \genblk1[1].intmul_i_n_57\,
      P(6) => \genblk1[1].intmul_i_n_58\,
      P(5) => \genblk1[1].intmul_i_n_59\,
      P(4) => \genblk1[1].intmul_i_n_60\,
      P(3) => \genblk1[1].intmul_i_n_61\,
      P(2) => \genblk1[1].intmul_i_n_62\,
      P(1) => \genblk1[1].intmul_i_n_63\,
      P(0) => \genblk1[1].intmul_i_n_64\,
      Q(31 downto 0) => \modmult_c[1]_59\(31 downto 0),
      \T2H_reg_reg[1][10]\ => \genblk1[1].intmul_i_n_11\,
      \T2H_reg_reg[1][11]\ => \genblk1[1].intmul_i_n_10\,
      \T2H_reg_reg[1][12]\ => \genblk1[1].intmul_i_n_9\,
      \T2H_reg_reg[1][13]\ => \genblk1[1].intmul_i_n_8\,
      \T2H_reg_reg[1][14]\ => \genblk1[1].intmul_i_n_7\,
      \T2H_reg_reg[1][15]\ => \genblk1[1].intmul_i_n_6\,
      \T2H_reg_reg[1][16]\ => \genblk1[1].intmul_i_n_5\,
      \T2H_reg_reg[1][17]\ => \genblk1[1].intmul_i_n_4\,
      \T2H_reg_reg[1][18]\ => \genblk1[1].intmul_i_n_3\,
      \T2H_reg_reg[1][19]\ => \genblk1[1].intmul_i_n_2\,
      \T2H_reg_reg[1][20]\ => \genblk1[1].intmul_i_n_1\,
      \T2H_reg_reg[1][21]\ => \genblk1[1].intmul_i_n_0\,
      \T2H_reg_reg[1][8]\ => \genblk1[1].intmul_i_n_13\,
      \T2H_reg_reg[1][9]\ => \genblk1[1].intmul_i_n_12\,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \^genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => \genblk1[1].intmul_i_n_14\,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]\(22 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul is
  port (
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][30]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][29]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][28]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][26]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][25]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][24]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][22]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][21]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][20]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][18]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][17]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][16]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][14]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][13]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][12]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][10]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][9]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][8]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][6]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][5]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][4]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][2]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][1]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][0]\ : in STD_LOGIC;
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \madd_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul is
  signal \^delay_block[12].shift_array_reg[13][11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][23]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][27]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][31]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal T2H : STD_LOGIC_VECTOR ( 54 downto 22 );
  signal intmul_i_n_0 : STD_LOGIC;
  signal intmul_i_n_1 : STD_LOGIC;
  signal intmul_i_n_10 : STD_LOGIC;
  signal intmul_i_n_11 : STD_LOGIC;
  signal intmul_i_n_12 : STD_LOGIC;
  signal intmul_i_n_13 : STD_LOGIC;
  signal intmul_i_n_14 : STD_LOGIC;
  signal intmul_i_n_15 : STD_LOGIC;
  signal intmul_i_n_16 : STD_LOGIC;
  signal intmul_i_n_17 : STD_LOGIC;
  signal intmul_i_n_18 : STD_LOGIC;
  signal intmul_i_n_19 : STD_LOGIC;
  signal intmul_i_n_2 : STD_LOGIC;
  signal intmul_i_n_20 : STD_LOGIC;
  signal intmul_i_n_21 : STD_LOGIC;
  signal intmul_i_n_22 : STD_LOGIC;
  signal intmul_i_n_24 : STD_LOGIC;
  signal intmul_i_n_25 : STD_LOGIC;
  signal intmul_i_n_26 : STD_LOGIC;
  signal intmul_i_n_27 : STD_LOGIC;
  signal intmul_i_n_28 : STD_LOGIC;
  signal intmul_i_n_29 : STD_LOGIC;
  signal intmul_i_n_3 : STD_LOGIC;
  signal intmul_i_n_30 : STD_LOGIC;
  signal intmul_i_n_31 : STD_LOGIC;
  signal intmul_i_n_4 : STD_LOGIC;
  signal intmul_i_n_5 : STD_LOGIC;
  signal intmul_i_n_6 : STD_LOGIC;
  signal intmul_i_n_7 : STD_LOGIC;
  signal intmul_i_n_8 : STD_LOGIC;
  signal intmul_i_n_9 : STD_LOGIC;
  signal \mr/genblk1[0].wsu/T2\ : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  \DELAY_BLOCK[12].shift_array_reg[13][11]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][11]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][15]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][15]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][19]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][19]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][23]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][23]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][27]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][27]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][31]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][31]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][7]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][7]\(3 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
a_sr_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10\
     port map (
      \DELAY_BLOCK[12].shift_array_reg[13][0]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][0]\,
      \DELAY_BLOCK[12].shift_array_reg[13][10]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][10]\,
      \DELAY_BLOCK[12].shift_array_reg[13][11]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][11]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][11]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][11]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][12]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][12]\,
      \DELAY_BLOCK[12].shift_array_reg[13][13]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][13]\,
      \DELAY_BLOCK[12].shift_array_reg[13][14]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][14]\,
      \DELAY_BLOCK[12].shift_array_reg[13][15]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][15]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][15]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][15]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][16]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][16]\,
      \DELAY_BLOCK[12].shift_array_reg[13][17]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][17]\,
      \DELAY_BLOCK[12].shift_array_reg[13][18]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][18]\,
      \DELAY_BLOCK[12].shift_array_reg[13][19]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][19]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][19]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][19]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][1]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][1]\,
      \DELAY_BLOCK[12].shift_array_reg[13][20]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][20]\,
      \DELAY_BLOCK[12].shift_array_reg[13][21]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][21]\,
      \DELAY_BLOCK[12].shift_array_reg[13][22]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][22]\,
      \DELAY_BLOCK[12].shift_array_reg[13][23]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][23]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][23]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][23]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][24]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][24]\,
      \DELAY_BLOCK[12].shift_array_reg[13][25]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][25]\,
      \DELAY_BLOCK[12].shift_array_reg[13][26]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][26]\,
      \DELAY_BLOCK[12].shift_array_reg[13][27]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][27]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][27]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][27]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][28]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][28]\,
      \DELAY_BLOCK[12].shift_array_reg[13][29]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][29]\,
      \DELAY_BLOCK[12].shift_array_reg[13][2]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][2]\,
      \DELAY_BLOCK[12].shift_array_reg[13][30]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][30]\,
      \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][31]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(32 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(32 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]_2\ => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\,
      \DELAY_BLOCK[12].shift_array_reg[13][3]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][3]\,
      \DELAY_BLOCK[12].shift_array_reg[13][4]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][4]\,
      \DELAY_BLOCK[12].shift_array_reg[13][5]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][5]\,
      \DELAY_BLOCK[12].shift_array_reg[13][6]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][6]\,
      \DELAY_BLOCK[12].shift_array_reg[13][7]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][7]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][7]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][7]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][8]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][8]\,
      \DELAY_BLOCK[12].shift_array_reg[13][9]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][9]\,
      DI(3 downto 0) => \^di\(3 downto 0),
      clk => clk,
      \madd_reg_reg[11]\(3 downto 0) => \madd_reg_reg[11]\(3 downto 0),
      \madd_reg_reg[15]\(3 downto 0) => \madd_reg_reg[15]\(3 downto 0),
      \madd_reg_reg[19]\(3 downto 0) => \madd_reg_reg[19]\(3 downto 0),
      \madd_reg_reg[23]\(3 downto 0) => \madd_reg_reg[23]\(3 downto 0),
      \madd_reg_reg[27]\(3 downto 0) => \madd_reg_reg[27]\(3 downto 0),
      \madd_reg_reg[31]\(3 downto 0) => \madd_reg_reg[31]\(3 downto 0),
      \madd_reg_reg[3]\(3 downto 0) => \madd_reg_reg[3]\(3 downto 0),
      \madd_reg_reg[7]\(3 downto 0) => \madd_reg_reg[7]\(3 downto 0)
    );
intmul_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28
     port map (
      B(8) => \mr/genblk1[0].wsu/T2\(8),
      B(7) => intmul_i_n_24,
      B(6) => intmul_i_n_25,
      B(5) => intmul_i_n_26,
      B(4) => intmul_i_n_27,
      B(3) => intmul_i_n_28,
      B(2) => intmul_i_n_29,
      B(1) => intmul_i_n_30,
      B(0) => intmul_i_n_31,
      \D_reg[8]_0\ => intmul_i_n_22,
      P(7) => intmul_i_n_14,
      P(6) => intmul_i_n_15,
      P(5) => intmul_i_n_16,
      P(4) => intmul_i_n_17,
      P(3) => intmul_i_n_18,
      P(2) => intmul_i_n_19,
      P(1) => intmul_i_n_20,
      P(0) => intmul_i_n_21,
      Q(32 downto 0) => T2H(54 downto 22),
      \^b\(31 downto 0) => b(31 downto 0),
      clk => clk,
      \low_add_reg[17]_0\ => intmul_i_n_13,
      \low_add_reg[18]_0\ => intmul_i_n_12,
      \low_add_reg[19]_0\ => intmul_i_n_11,
      \low_add_reg[20]_0\ => intmul_i_n_10,
      \low_add_reg[21]_0\ => intmul_i_n_9,
      \low_add_reg[22]_0\ => intmul_i_n_8,
      \low_add_reg[23]_0\ => intmul_i_n_7,
      \low_add_reg[24]_0\ => intmul_i_n_6,
      \low_add_reg[25]_0\ => intmul_i_n_5,
      \low_add_reg[26]_0\ => intmul_i_n_4,
      \low_add_reg[27]_0\ => intmul_i_n_3,
      \low_add_reg[28]_0\ => intmul_i_n_2,
      \low_add_reg[29]_0\ => intmul_i_n_1,
      \low_add_reg[30]_0\ => intmul_i_n_0,
      w(31 downto 0) => w(31 downto 0)
    );
modred_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29
     port map (
      B(8) => \mr/genblk1[0].wsu/T2\(8),
      B(7) => intmul_i_n_24,
      B(6) => intmul_i_n_25,
      B(5) => intmul_i_n_26,
      B(4) => intmul_i_n_27,
      B(3) => intmul_i_n_28,
      B(2) => intmul_i_n_29,
      B(1) => intmul_i_n_30,
      B(0) => intmul_i_n_31,
      \B_reg[11]\(3 downto 0) => \B_reg[11]\(3 downto 0),
      \B_reg[15]\(3 downto 0) => \B_reg[15]\(3 downto 0),
      \B_reg[19]\(3 downto 0) => \B_reg[19]\(3 downto 0),
      \B_reg[23]\(3 downto 0) => \B_reg[23]\(3 downto 0),
      \B_reg[27]\(3 downto 0) => \B_reg[27]\(3 downto 0),
      \B_reg[31]\(3 downto 0) => \B_reg[31]\(3 downto 0),
      \B_reg[7]\(3 downto 0) => \B_reg[7]\(3 downto 0),
      D(32 downto 0) => T2H(54 downto 22),
      DI(3 downto 0) => \^di\(3 downto 0),
      P(7) => intmul_i_n_14,
      P(6) => intmul_i_n_15,
      P(5) => intmul_i_n_16,
      P(4) => intmul_i_n_17,
      P(3) => intmul_i_n_18,
      P(2) => intmul_i_n_19,
      P(1) => intmul_i_n_20,
      P(0) => intmul_i_n_21,
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \T2H_reg_reg[1][10]\ => intmul_i_n_11,
      \T2H_reg_reg[1][11]\ => intmul_i_n_10,
      \T2H_reg_reg[1][12]\ => intmul_i_n_9,
      \T2H_reg_reg[1][13]\ => intmul_i_n_8,
      \T2H_reg_reg[1][14]\ => intmul_i_n_7,
      \T2H_reg_reg[1][15]\ => intmul_i_n_6,
      \T2H_reg_reg[1][16]\ => intmul_i_n_5,
      \T2H_reg_reg[1][17]\ => intmul_i_n_4,
      \T2H_reg_reg[1][18]\ => intmul_i_n_3,
      \T2H_reg_reg[1][19]\ => intmul_i_n_2,
      \T2H_reg_reg[1][20]\ => intmul_i_n_1,
      \T2H_reg_reg[1][21]\ => intmul_i_n_0,
      \T2H_reg_reg[1][8]\ => intmul_i_n_13,
      \T2H_reg_reg[1][9]\ => intmul_i_n_12,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => intmul_i_n_22,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      \msub_reg_reg[11]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][11]\(3 downto 0),
      \msub_reg_reg[15]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][15]\(3 downto 0),
      \msub_reg_reg[19]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][19]\(3 downto 0),
      \msub_reg_reg[23]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][23]\(3 downto 0),
      \msub_reg_reg[27]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][27]\(3 downto 0),
      \msub_reg_reg[31]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][31]\(3 downto 0),
      \msub_reg_reg[7]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44 is
  port (
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][30]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][29]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][28]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][26]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][25]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][24]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][22]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][21]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][20]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][18]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][17]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][16]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][14]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][13]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][12]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][10]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][9]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][8]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][6]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][5]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][4]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][2]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][1]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][0]\ : in STD_LOGIC;
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \madd_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \madd_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44 : entity is "btf_modmul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44 is
  signal \^delay_block[12].shift_array_reg[13][11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][23]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][27]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][31]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_block[12].shift_array_reg[13][7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal T2H : STD_LOGIC_VECTOR ( 54 downto 22 );
  signal intmul_i_n_0 : STD_LOGIC;
  signal intmul_i_n_1 : STD_LOGIC;
  signal intmul_i_n_10 : STD_LOGIC;
  signal intmul_i_n_11 : STD_LOGIC;
  signal intmul_i_n_12 : STD_LOGIC;
  signal intmul_i_n_13 : STD_LOGIC;
  signal intmul_i_n_14 : STD_LOGIC;
  signal intmul_i_n_15 : STD_LOGIC;
  signal intmul_i_n_16 : STD_LOGIC;
  signal intmul_i_n_17 : STD_LOGIC;
  signal intmul_i_n_18 : STD_LOGIC;
  signal intmul_i_n_19 : STD_LOGIC;
  signal intmul_i_n_2 : STD_LOGIC;
  signal intmul_i_n_20 : STD_LOGIC;
  signal intmul_i_n_21 : STD_LOGIC;
  signal intmul_i_n_22 : STD_LOGIC;
  signal intmul_i_n_24 : STD_LOGIC;
  signal intmul_i_n_25 : STD_LOGIC;
  signal intmul_i_n_26 : STD_LOGIC;
  signal intmul_i_n_27 : STD_LOGIC;
  signal intmul_i_n_28 : STD_LOGIC;
  signal intmul_i_n_29 : STD_LOGIC;
  signal intmul_i_n_3 : STD_LOGIC;
  signal intmul_i_n_30 : STD_LOGIC;
  signal intmul_i_n_31 : STD_LOGIC;
  signal intmul_i_n_4 : STD_LOGIC;
  signal intmul_i_n_5 : STD_LOGIC;
  signal intmul_i_n_6 : STD_LOGIC;
  signal intmul_i_n_7 : STD_LOGIC;
  signal intmul_i_n_8 : STD_LOGIC;
  signal intmul_i_n_9 : STD_LOGIC;
  signal \mr/genblk1[0].wsu/T2\ : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  \DELAY_BLOCK[12].shift_array_reg[13][11]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][11]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][15]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][15]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][19]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][19]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][23]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][23]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][27]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][27]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][31]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][31]\(3 downto 0);
  \DELAY_BLOCK[12].shift_array_reg[13][7]\(3 downto 0) <= \^delay_block[12].shift_array_reg[13][7]\(3 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
a_sr_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47\
     port map (
      \DELAY_BLOCK[12].shift_array_reg[13][0]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][0]\,
      \DELAY_BLOCK[12].shift_array_reg[13][10]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][10]\,
      \DELAY_BLOCK[12].shift_array_reg[13][11]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][11]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][11]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][11]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][12]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][12]\,
      \DELAY_BLOCK[12].shift_array_reg[13][13]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][13]\,
      \DELAY_BLOCK[12].shift_array_reg[13][14]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][14]\,
      \DELAY_BLOCK[12].shift_array_reg[13][15]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][15]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][15]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][15]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][16]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][16]\,
      \DELAY_BLOCK[12].shift_array_reg[13][17]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][17]\,
      \DELAY_BLOCK[12].shift_array_reg[13][18]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][18]\,
      \DELAY_BLOCK[12].shift_array_reg[13][19]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][19]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][19]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][19]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][1]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][1]\,
      \DELAY_BLOCK[12].shift_array_reg[13][20]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][20]\,
      \DELAY_BLOCK[12].shift_array_reg[13][21]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][21]\,
      \DELAY_BLOCK[12].shift_array_reg[13][22]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][22]\,
      \DELAY_BLOCK[12].shift_array_reg[13][23]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][23]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][23]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][23]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][24]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][24]\,
      \DELAY_BLOCK[12].shift_array_reg[13][25]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][25]\,
      \DELAY_BLOCK[12].shift_array_reg[13][26]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][26]\,
      \DELAY_BLOCK[12].shift_array_reg[13][27]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][27]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][27]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][27]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][28]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][28]\,
      \DELAY_BLOCK[12].shift_array_reg[13][29]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][29]\,
      \DELAY_BLOCK[12].shift_array_reg[13][2]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][2]\,
      \DELAY_BLOCK[12].shift_array_reg[13][30]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][30]\,
      \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][31]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]_1\(32 downto 0) => \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(32 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]_2\ => \DELAY_BLOCK[12].shift_array_reg[13][31]_1\,
      \DELAY_BLOCK[12].shift_array_reg[13][3]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][3]\,
      \DELAY_BLOCK[12].shift_array_reg[13][4]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][4]\,
      \DELAY_BLOCK[12].shift_array_reg[13][5]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][5]\,
      \DELAY_BLOCK[12].shift_array_reg[13][6]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][6]\,
      \DELAY_BLOCK[12].shift_array_reg[13][7]_0\(3 downto 0) => \^delay_block[12].shift_array_reg[13][7]\(3 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][7]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][7]_0\,
      \DELAY_BLOCK[12].shift_array_reg[13][8]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][8]\,
      \DELAY_BLOCK[12].shift_array_reg[13][9]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][9]\,
      DI(3 downto 0) => \^di\(3 downto 0),
      clk => clk,
      \madd_reg_reg[11]\(3 downto 0) => \madd_reg_reg[11]\(3 downto 0),
      \madd_reg_reg[15]\(3 downto 0) => \madd_reg_reg[15]\(3 downto 0),
      \madd_reg_reg[19]\(3 downto 0) => \madd_reg_reg[19]\(3 downto 0),
      \madd_reg_reg[23]\(3 downto 0) => \madd_reg_reg[23]\(3 downto 0),
      \madd_reg_reg[27]\(3 downto 0) => \madd_reg_reg[27]\(3 downto 0),
      \madd_reg_reg[31]\(3 downto 0) => \madd_reg_reg[31]\(3 downto 0),
      \madd_reg_reg[3]\(3 downto 0) => \madd_reg_reg[3]\(3 downto 0),
      \madd_reg_reg[7]\(3 downto 0) => \madd_reg_reg[7]\(3 downto 0)
    );
intmul_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48
     port map (
      B(8) => \mr/genblk1[0].wsu/T2\(8),
      B(7) => intmul_i_n_24,
      B(6) => intmul_i_n_25,
      B(5) => intmul_i_n_26,
      B(4) => intmul_i_n_27,
      B(3) => intmul_i_n_28,
      B(2) => intmul_i_n_29,
      B(1) => intmul_i_n_30,
      B(0) => intmul_i_n_31,
      \D_reg[8]_0\ => intmul_i_n_22,
      P(7) => intmul_i_n_14,
      P(6) => intmul_i_n_15,
      P(5) => intmul_i_n_16,
      P(4) => intmul_i_n_17,
      P(3) => intmul_i_n_18,
      P(2) => intmul_i_n_19,
      P(1) => intmul_i_n_20,
      P(0) => intmul_i_n_21,
      Q(32 downto 0) => T2H(54 downto 22),
      \^b\(31 downto 0) => b(31 downto 0),
      clk => clk,
      \low_add_reg[17]_0\ => intmul_i_n_13,
      \low_add_reg[18]_0\ => intmul_i_n_12,
      \low_add_reg[19]_0\ => intmul_i_n_11,
      \low_add_reg[20]_0\ => intmul_i_n_10,
      \low_add_reg[21]_0\ => intmul_i_n_9,
      \low_add_reg[22]_0\ => intmul_i_n_8,
      \low_add_reg[23]_0\ => intmul_i_n_7,
      \low_add_reg[24]_0\ => intmul_i_n_6,
      \low_add_reg[25]_0\ => intmul_i_n_5,
      \low_add_reg[26]_0\ => intmul_i_n_4,
      \low_add_reg[27]_0\ => intmul_i_n_3,
      \low_add_reg[28]_0\ => intmul_i_n_2,
      \low_add_reg[29]_0\ => intmul_i_n_1,
      \low_add_reg[30]_0\ => intmul_i_n_0,
      w(31 downto 0) => w(31 downto 0)
    );
modred_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49
     port map (
      B(8) => \mr/genblk1[0].wsu/T2\(8),
      B(7) => intmul_i_n_24,
      B(6) => intmul_i_n_25,
      B(5) => intmul_i_n_26,
      B(4) => intmul_i_n_27,
      B(3) => intmul_i_n_28,
      B(2) => intmul_i_n_29,
      B(1) => intmul_i_n_30,
      B(0) => intmul_i_n_31,
      \B_reg[11]\(3 downto 0) => \B_reg[11]\(3 downto 0),
      \B_reg[15]\(3 downto 0) => \B_reg[15]\(3 downto 0),
      \B_reg[19]\(3 downto 0) => \B_reg[19]\(3 downto 0),
      \B_reg[23]\(3 downto 0) => \B_reg[23]\(3 downto 0),
      \B_reg[27]\(3 downto 0) => \B_reg[27]\(3 downto 0),
      \B_reg[31]\(3 downto 0) => \B_reg[31]\(3 downto 0),
      \B_reg[7]\(3 downto 0) => \B_reg[7]\(3 downto 0),
      D(32 downto 0) => T2H(54 downto 22),
      DI(3 downto 0) => \^di\(3 downto 0),
      P(7) => intmul_i_n_14,
      P(6) => intmul_i_n_15,
      P(5) => intmul_i_n_16,
      P(4) => intmul_i_n_17,
      P(3) => intmul_i_n_18,
      P(2) => intmul_i_n_19,
      P(1) => intmul_i_n_20,
      P(0) => intmul_i_n_21,
      Q(31 downto 0) => Q(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \T2H_reg_reg[1][10]\ => intmul_i_n_11,
      \T2H_reg_reg[1][11]\ => intmul_i_n_10,
      \T2H_reg_reg[1][12]\ => intmul_i_n_9,
      \T2H_reg_reg[1][13]\ => intmul_i_n_8,
      \T2H_reg_reg[1][14]\ => intmul_i_n_7,
      \T2H_reg_reg[1][15]\ => intmul_i_n_6,
      \T2H_reg_reg[1][16]\ => intmul_i_n_5,
      \T2H_reg_reg[1][17]\ => intmul_i_n_4,
      \T2H_reg_reg[1][18]\ => intmul_i_n_3,
      \T2H_reg_reg[1][19]\ => intmul_i_n_2,
      \T2H_reg_reg[1][20]\ => intmul_i_n_1,
      \T2H_reg_reg[1][21]\ => intmul_i_n_0,
      \T2H_reg_reg[1][8]\ => intmul_i_n_13,
      \T2H_reg_reg[1][9]\ => intmul_i_n_12,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\ => intmul_i_n_22,
      \m_delay_reg[0]_0\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      \msub_reg_reg[11]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][11]\(3 downto 0),
      \msub_reg_reg[15]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][15]\(3 downto 0),
      \msub_reg_reg[19]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][19]\(3 downto 0),
      \msub_reg_reg[23]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][23]\(3 downto 0),
      \msub_reg_reg[27]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][27]\(3 downto 0),
      \msub_reg_reg[31]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][31]\(3 downto 0),
      \msub_reg_reg[7]\(3 downto 0) => \^delay_block[12].shift_array_reg[13][7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni is
  port (
    dif_by_2_DP : out STD_LOGIC;
    \y_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][30]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][29]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][28]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][26]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][25]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][24]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][22]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][21]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][20]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][18]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][17]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][16]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][14]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][13]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][12]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][10]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][9]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][8]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][6]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][5]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][4]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][2]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][1]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][0]\ : in STD_LOGIC;
    dif_by_2_DP_reg_0 : in STD_LOGIC;
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni is
  signal btf_addsub_i_n_0 : STD_LOGIC;
  signal btf_addsub_i_n_1 : STD_LOGIC;
  signal btf_addsub_i_n_10 : STD_LOGIC;
  signal btf_addsub_i_n_100 : STD_LOGIC;
  signal btf_addsub_i_n_101 : STD_LOGIC;
  signal btf_addsub_i_n_102 : STD_LOGIC;
  signal btf_addsub_i_n_103 : STD_LOGIC;
  signal btf_addsub_i_n_104 : STD_LOGIC;
  signal btf_addsub_i_n_105 : STD_LOGIC;
  signal btf_addsub_i_n_106 : STD_LOGIC;
  signal btf_addsub_i_n_107 : STD_LOGIC;
  signal btf_addsub_i_n_108 : STD_LOGIC;
  signal btf_addsub_i_n_109 : STD_LOGIC;
  signal btf_addsub_i_n_11 : STD_LOGIC;
  signal btf_addsub_i_n_110 : STD_LOGIC;
  signal btf_addsub_i_n_111 : STD_LOGIC;
  signal btf_addsub_i_n_112 : STD_LOGIC;
  signal btf_addsub_i_n_113 : STD_LOGIC;
  signal btf_addsub_i_n_114 : STD_LOGIC;
  signal btf_addsub_i_n_115 : STD_LOGIC;
  signal btf_addsub_i_n_116 : STD_LOGIC;
  signal btf_addsub_i_n_117 : STD_LOGIC;
  signal btf_addsub_i_n_118 : STD_LOGIC;
  signal btf_addsub_i_n_119 : STD_LOGIC;
  signal btf_addsub_i_n_12 : STD_LOGIC;
  signal btf_addsub_i_n_120 : STD_LOGIC;
  signal btf_addsub_i_n_121 : STD_LOGIC;
  signal btf_addsub_i_n_122 : STD_LOGIC;
  signal btf_addsub_i_n_123 : STD_LOGIC;
  signal btf_addsub_i_n_124 : STD_LOGIC;
  signal btf_addsub_i_n_125 : STD_LOGIC;
  signal btf_addsub_i_n_126 : STD_LOGIC;
  signal btf_addsub_i_n_127 : STD_LOGIC;
  signal btf_addsub_i_n_128 : STD_LOGIC;
  signal btf_addsub_i_n_129 : STD_LOGIC;
  signal btf_addsub_i_n_13 : STD_LOGIC;
  signal btf_addsub_i_n_130 : STD_LOGIC;
  signal btf_addsub_i_n_131 : STD_LOGIC;
  signal btf_addsub_i_n_132 : STD_LOGIC;
  signal btf_addsub_i_n_133 : STD_LOGIC;
  signal btf_addsub_i_n_134 : STD_LOGIC;
  signal btf_addsub_i_n_135 : STD_LOGIC;
  signal btf_addsub_i_n_136 : STD_LOGIC;
  signal btf_addsub_i_n_137 : STD_LOGIC;
  signal btf_addsub_i_n_138 : STD_LOGIC;
  signal btf_addsub_i_n_139 : STD_LOGIC;
  signal btf_addsub_i_n_14 : STD_LOGIC;
  signal btf_addsub_i_n_140 : STD_LOGIC;
  signal btf_addsub_i_n_141 : STD_LOGIC;
  signal btf_addsub_i_n_142 : STD_LOGIC;
  signal btf_addsub_i_n_143 : STD_LOGIC;
  signal btf_addsub_i_n_144 : STD_LOGIC;
  signal btf_addsub_i_n_145 : STD_LOGIC;
  signal btf_addsub_i_n_146 : STD_LOGIC;
  signal btf_addsub_i_n_147 : STD_LOGIC;
  signal btf_addsub_i_n_148 : STD_LOGIC;
  signal btf_addsub_i_n_149 : STD_LOGIC;
  signal btf_addsub_i_n_15 : STD_LOGIC;
  signal btf_addsub_i_n_150 : STD_LOGIC;
  signal btf_addsub_i_n_151 : STD_LOGIC;
  signal btf_addsub_i_n_152 : STD_LOGIC;
  signal btf_addsub_i_n_153 : STD_LOGIC;
  signal btf_addsub_i_n_154 : STD_LOGIC;
  signal btf_addsub_i_n_155 : STD_LOGIC;
  signal btf_addsub_i_n_156 : STD_LOGIC;
  signal btf_addsub_i_n_157 : STD_LOGIC;
  signal btf_addsub_i_n_158 : STD_LOGIC;
  signal btf_addsub_i_n_159 : STD_LOGIC;
  signal btf_addsub_i_n_16 : STD_LOGIC;
  signal btf_addsub_i_n_17 : STD_LOGIC;
  signal btf_addsub_i_n_18 : STD_LOGIC;
  signal btf_addsub_i_n_19 : STD_LOGIC;
  signal btf_addsub_i_n_2 : STD_LOGIC;
  signal btf_addsub_i_n_20 : STD_LOGIC;
  signal btf_addsub_i_n_21 : STD_LOGIC;
  signal btf_addsub_i_n_22 : STD_LOGIC;
  signal btf_addsub_i_n_23 : STD_LOGIC;
  signal btf_addsub_i_n_24 : STD_LOGIC;
  signal btf_addsub_i_n_25 : STD_LOGIC;
  signal btf_addsub_i_n_26 : STD_LOGIC;
  signal btf_addsub_i_n_27 : STD_LOGIC;
  signal btf_addsub_i_n_28 : STD_LOGIC;
  signal btf_addsub_i_n_29 : STD_LOGIC;
  signal btf_addsub_i_n_3 : STD_LOGIC;
  signal btf_addsub_i_n_30 : STD_LOGIC;
  signal btf_addsub_i_n_31 : STD_LOGIC;
  signal btf_addsub_i_n_32 : STD_LOGIC;
  signal btf_addsub_i_n_33 : STD_LOGIC;
  signal btf_addsub_i_n_34 : STD_LOGIC;
  signal btf_addsub_i_n_35 : STD_LOGIC;
  signal btf_addsub_i_n_36 : STD_LOGIC;
  signal btf_addsub_i_n_37 : STD_LOGIC;
  signal btf_addsub_i_n_38 : STD_LOGIC;
  signal btf_addsub_i_n_39 : STD_LOGIC;
  signal btf_addsub_i_n_4 : STD_LOGIC;
  signal btf_addsub_i_n_40 : STD_LOGIC;
  signal btf_addsub_i_n_41 : STD_LOGIC;
  signal btf_addsub_i_n_42 : STD_LOGIC;
  signal btf_addsub_i_n_43 : STD_LOGIC;
  signal btf_addsub_i_n_44 : STD_LOGIC;
  signal btf_addsub_i_n_45 : STD_LOGIC;
  signal btf_addsub_i_n_46 : STD_LOGIC;
  signal btf_addsub_i_n_47 : STD_LOGIC;
  signal btf_addsub_i_n_48 : STD_LOGIC;
  signal btf_addsub_i_n_49 : STD_LOGIC;
  signal btf_addsub_i_n_5 : STD_LOGIC;
  signal btf_addsub_i_n_50 : STD_LOGIC;
  signal btf_addsub_i_n_51 : STD_LOGIC;
  signal btf_addsub_i_n_52 : STD_LOGIC;
  signal btf_addsub_i_n_53 : STD_LOGIC;
  signal btf_addsub_i_n_54 : STD_LOGIC;
  signal btf_addsub_i_n_55 : STD_LOGIC;
  signal btf_addsub_i_n_56 : STD_LOGIC;
  signal btf_addsub_i_n_57 : STD_LOGIC;
  signal btf_addsub_i_n_58 : STD_LOGIC;
  signal btf_addsub_i_n_59 : STD_LOGIC;
  signal btf_addsub_i_n_6 : STD_LOGIC;
  signal btf_addsub_i_n_60 : STD_LOGIC;
  signal btf_addsub_i_n_61 : STD_LOGIC;
  signal btf_addsub_i_n_62 : STD_LOGIC;
  signal btf_addsub_i_n_63 : STD_LOGIC;
  signal btf_addsub_i_n_64 : STD_LOGIC;
  signal btf_addsub_i_n_65 : STD_LOGIC;
  signal btf_addsub_i_n_66 : STD_LOGIC;
  signal btf_addsub_i_n_67 : STD_LOGIC;
  signal btf_addsub_i_n_68 : STD_LOGIC;
  signal btf_addsub_i_n_69 : STD_LOGIC;
  signal btf_addsub_i_n_7 : STD_LOGIC;
  signal btf_addsub_i_n_70 : STD_LOGIC;
  signal btf_addsub_i_n_71 : STD_LOGIC;
  signal btf_addsub_i_n_72 : STD_LOGIC;
  signal btf_addsub_i_n_73 : STD_LOGIC;
  signal btf_addsub_i_n_74 : STD_LOGIC;
  signal btf_addsub_i_n_75 : STD_LOGIC;
  signal btf_addsub_i_n_76 : STD_LOGIC;
  signal btf_addsub_i_n_77 : STD_LOGIC;
  signal btf_addsub_i_n_78 : STD_LOGIC;
  signal btf_addsub_i_n_79 : STD_LOGIC;
  signal btf_addsub_i_n_8 : STD_LOGIC;
  signal btf_addsub_i_n_80 : STD_LOGIC;
  signal btf_addsub_i_n_81 : STD_LOGIC;
  signal btf_addsub_i_n_82 : STD_LOGIC;
  signal btf_addsub_i_n_83 : STD_LOGIC;
  signal btf_addsub_i_n_84 : STD_LOGIC;
  signal btf_addsub_i_n_85 : STD_LOGIC;
  signal btf_addsub_i_n_86 : STD_LOGIC;
  signal btf_addsub_i_n_87 : STD_LOGIC;
  signal btf_addsub_i_n_88 : STD_LOGIC;
  signal btf_addsub_i_n_89 : STD_LOGIC;
  signal btf_addsub_i_n_9 : STD_LOGIC;
  signal btf_addsub_i_n_90 : STD_LOGIC;
  signal btf_addsub_i_n_91 : STD_LOGIC;
  signal btf_addsub_i_n_92 : STD_LOGIC;
  signal btf_addsub_i_n_93 : STD_LOGIC;
  signal btf_addsub_i_n_94 : STD_LOGIC;
  signal btf_addsub_i_n_95 : STD_LOGIC;
  signal btf_addsub_i_n_96 : STD_LOGIC;
  signal btf_addsub_i_n_97 : STD_LOGIC;
  signal btf_addsub_i_n_98 : STD_LOGIC;
  signal btf_addsub_i_n_99 : STD_LOGIC;
  signal btf_modmul_i_n_0 : STD_LOGIC;
  signal btf_modmul_i_n_1 : STD_LOGIC;
  signal btf_modmul_i_n_10 : STD_LOGIC;
  signal btf_modmul_i_n_11 : STD_LOGIC;
  signal btf_modmul_i_n_12 : STD_LOGIC;
  signal btf_modmul_i_n_13 : STD_LOGIC;
  signal btf_modmul_i_n_14 : STD_LOGIC;
  signal btf_modmul_i_n_15 : STD_LOGIC;
  signal btf_modmul_i_n_16 : STD_LOGIC;
  signal btf_modmul_i_n_17 : STD_LOGIC;
  signal btf_modmul_i_n_18 : STD_LOGIC;
  signal btf_modmul_i_n_19 : STD_LOGIC;
  signal btf_modmul_i_n_2 : STD_LOGIC;
  signal btf_modmul_i_n_20 : STD_LOGIC;
  signal btf_modmul_i_n_21 : STD_LOGIC;
  signal btf_modmul_i_n_22 : STD_LOGIC;
  signal btf_modmul_i_n_23 : STD_LOGIC;
  signal btf_modmul_i_n_24 : STD_LOGIC;
  signal btf_modmul_i_n_25 : STD_LOGIC;
  signal btf_modmul_i_n_26 : STD_LOGIC;
  signal btf_modmul_i_n_27 : STD_LOGIC;
  signal btf_modmul_i_n_28 : STD_LOGIC;
  signal btf_modmul_i_n_29 : STD_LOGIC;
  signal btf_modmul_i_n_3 : STD_LOGIC;
  signal btf_modmul_i_n_30 : STD_LOGIC;
  signal btf_modmul_i_n_31 : STD_LOGIC;
  signal btf_modmul_i_n_32 : STD_LOGIC;
  signal btf_modmul_i_n_33 : STD_LOGIC;
  signal btf_modmul_i_n_34 : STD_LOGIC;
  signal btf_modmul_i_n_35 : STD_LOGIC;
  signal btf_modmul_i_n_36 : STD_LOGIC;
  signal btf_modmul_i_n_37 : STD_LOGIC;
  signal btf_modmul_i_n_38 : STD_LOGIC;
  signal btf_modmul_i_n_39 : STD_LOGIC;
  signal btf_modmul_i_n_4 : STD_LOGIC;
  signal btf_modmul_i_n_40 : STD_LOGIC;
  signal btf_modmul_i_n_41 : STD_LOGIC;
  signal btf_modmul_i_n_42 : STD_LOGIC;
  signal btf_modmul_i_n_43 : STD_LOGIC;
  signal btf_modmul_i_n_44 : STD_LOGIC;
  signal btf_modmul_i_n_45 : STD_LOGIC;
  signal btf_modmul_i_n_46 : STD_LOGIC;
  signal btf_modmul_i_n_47 : STD_LOGIC;
  signal btf_modmul_i_n_48 : STD_LOGIC;
  signal btf_modmul_i_n_49 : STD_LOGIC;
  signal btf_modmul_i_n_5 : STD_LOGIC;
  signal btf_modmul_i_n_50 : STD_LOGIC;
  signal btf_modmul_i_n_51 : STD_LOGIC;
  signal btf_modmul_i_n_52 : STD_LOGIC;
  signal btf_modmul_i_n_53 : STD_LOGIC;
  signal btf_modmul_i_n_54 : STD_LOGIC;
  signal btf_modmul_i_n_55 : STD_LOGIC;
  signal btf_modmul_i_n_56 : STD_LOGIC;
  signal btf_modmul_i_n_57 : STD_LOGIC;
  signal btf_modmul_i_n_58 : STD_LOGIC;
  signal btf_modmul_i_n_59 : STD_LOGIC;
  signal btf_modmul_i_n_6 : STD_LOGIC;
  signal btf_modmul_i_n_60 : STD_LOGIC;
  signal btf_modmul_i_n_61 : STD_LOGIC;
  signal btf_modmul_i_n_62 : STD_LOGIC;
  signal btf_modmul_i_n_63 : STD_LOGIC;
  signal btf_modmul_i_n_64 : STD_LOGIC;
  signal btf_modmul_i_n_65 : STD_LOGIC;
  signal btf_modmul_i_n_66 : STD_LOGIC;
  signal btf_modmul_i_n_67 : STD_LOGIC;
  signal btf_modmul_i_n_68 : STD_LOGIC;
  signal btf_modmul_i_n_69 : STD_LOGIC;
  signal btf_modmul_i_n_7 : STD_LOGIC;
  signal btf_modmul_i_n_70 : STD_LOGIC;
  signal btf_modmul_i_n_71 : STD_LOGIC;
  signal btf_modmul_i_n_72 : STD_LOGIC;
  signal btf_modmul_i_n_73 : STD_LOGIC;
  signal btf_modmul_i_n_74 : STD_LOGIC;
  signal btf_modmul_i_n_75 : STD_LOGIC;
  signal btf_modmul_i_n_76 : STD_LOGIC;
  signal btf_modmul_i_n_77 : STD_LOGIC;
  signal btf_modmul_i_n_78 : STD_LOGIC;
  signal btf_modmul_i_n_79 : STD_LOGIC;
  signal btf_modmul_i_n_8 : STD_LOGIC;
  signal btf_modmul_i_n_80 : STD_LOGIC;
  signal btf_modmul_i_n_81 : STD_LOGIC;
  signal btf_modmul_i_n_82 : STD_LOGIC;
  signal btf_modmul_i_n_83 : STD_LOGIC;
  signal btf_modmul_i_n_84 : STD_LOGIC;
  signal btf_modmul_i_n_85 : STD_LOGIC;
  signal btf_modmul_i_n_86 : STD_LOGIC;
  signal btf_modmul_i_n_87 : STD_LOGIC;
  signal btf_modmul_i_n_88 : STD_LOGIC;
  signal btf_modmul_i_n_89 : STD_LOGIC;
  signal btf_modmul_i_n_9 : STD_LOGIC;
  signal btf_modmul_i_n_90 : STD_LOGIC;
  signal btf_modmul_i_n_91 : STD_LOGIC;
  signal btf_modmul_i_n_92 : STD_LOGIC;
  signal btf_modmul_i_n_93 : STD_LOGIC;
  signal btf_modmul_i_n_94 : STD_LOGIC;
  signal btf_modmul_i_n_95 : STD_LOGIC;
  signal \^dif_by_2_dp\ : STD_LOGIC;
  signal e_bf_1DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal e_divby2_i_n_0 : STD_LOGIC;
  signal e_divby2_i_n_1 : STD_LOGIC;
  signal e_divby2_i_n_10 : STD_LOGIC;
  signal e_divby2_i_n_11 : STD_LOGIC;
  signal e_divby2_i_n_12 : STD_LOGIC;
  signal e_divby2_i_n_13 : STD_LOGIC;
  signal e_divby2_i_n_14 : STD_LOGIC;
  signal e_divby2_i_n_15 : STD_LOGIC;
  signal e_divby2_i_n_16 : STD_LOGIC;
  signal e_divby2_i_n_17 : STD_LOGIC;
  signal e_divby2_i_n_18 : STD_LOGIC;
  signal e_divby2_i_n_19 : STD_LOGIC;
  signal e_divby2_i_n_2 : STD_LOGIC;
  signal e_divby2_i_n_20 : STD_LOGIC;
  signal e_divby2_i_n_21 : STD_LOGIC;
  signal e_divby2_i_n_22 : STD_LOGIC;
  signal e_divby2_i_n_23 : STD_LOGIC;
  signal e_divby2_i_n_3 : STD_LOGIC;
  signal e_divby2_i_n_4 : STD_LOGIC;
  signal e_divby2_i_n_5 : STD_LOGIC;
  signal e_divby2_i_n_6 : STD_LOGIC;
  signal e_divby2_i_n_7 : STD_LOGIC;
  signal e_divby2_i_n_8 : STD_LOGIC;
  signal e_divby2_i_n_9 : STD_LOGIC;
  signal madd : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal o_bf_1DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal o_divby2_i_n_0 : STD_LOGIC;
  signal o_divby2_i_n_1 : STD_LOGIC;
  signal o_divby2_i_n_10 : STD_LOGIC;
  signal o_divby2_i_n_11 : STD_LOGIC;
  signal o_divby2_i_n_12 : STD_LOGIC;
  signal o_divby2_i_n_13 : STD_LOGIC;
  signal o_divby2_i_n_14 : STD_LOGIC;
  signal o_divby2_i_n_15 : STD_LOGIC;
  signal o_divby2_i_n_16 : STD_LOGIC;
  signal o_divby2_i_n_17 : STD_LOGIC;
  signal o_divby2_i_n_18 : STD_LOGIC;
  signal o_divby2_i_n_19 : STD_LOGIC;
  signal o_divby2_i_n_2 : STD_LOGIC;
  signal o_divby2_i_n_20 : STD_LOGIC;
  signal o_divby2_i_n_21 : STD_LOGIC;
  signal o_divby2_i_n_22 : STD_LOGIC;
  signal o_divby2_i_n_23 : STD_LOGIC;
  signal o_divby2_i_n_3 : STD_LOGIC;
  signal o_divby2_i_n_4 : STD_LOGIC;
  signal o_divby2_i_n_5 : STD_LOGIC;
  signal o_divby2_i_n_6 : STD_LOGIC;
  signal o_divby2_i_n_7 : STD_LOGIC;
  signal o_divby2_i_n_8 : STD_LOGIC;
  signal o_divby2_i_n_9 : STD_LOGIC;
begin
  dif_by_2_DP <= \^dif_by_2_dp\;
btf_addsub_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43
     port map (
      D(31) => btf_addsub_i_n_0,
      D(30) => btf_addsub_i_n_1,
      D(29) => btf_addsub_i_n_2,
      D(28) => btf_addsub_i_n_3,
      D(27) => btf_addsub_i_n_4,
      D(26) => btf_addsub_i_n_5,
      D(25) => btf_addsub_i_n_6,
      D(24) => btf_addsub_i_n_7,
      D(23) => btf_addsub_i_n_8,
      D(22) => btf_addsub_i_n_9,
      D(21) => btf_addsub_i_n_10,
      D(20) => btf_addsub_i_n_11,
      D(19) => btf_addsub_i_n_12,
      D(18) => btf_addsub_i_n_13,
      D(17) => btf_addsub_i_n_14,
      D(16) => btf_addsub_i_n_15,
      D(15) => btf_addsub_i_n_16,
      D(14) => btf_addsub_i_n_17,
      D(13) => btf_addsub_i_n_18,
      D(12) => btf_addsub_i_n_19,
      D(11) => btf_addsub_i_n_20,
      D(10) => btf_addsub_i_n_21,
      D(9) => btf_addsub_i_n_22,
      D(8) => btf_addsub_i_n_23,
      D(7) => btf_addsub_i_n_24,
      D(6) => btf_addsub_i_n_25,
      D(5) => btf_addsub_i_n_26,
      D(4) => btf_addsub_i_n_27,
      D(3) => btf_addsub_i_n_28,
      D(2) => btf_addsub_i_n_29,
      D(1) => btf_addsub_i_n_30,
      D(0) => btf_addsub_i_n_31,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(3) => btf_addsub_i_n_136,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(2) => btf_addsub_i_n_137,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(1) => btf_addsub_i_n_138,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(0) => btf_addsub_i_n_139,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(3) => btf_addsub_i_n_140,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(2) => btf_addsub_i_n_141,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(1) => btf_addsub_i_n_142,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(0) => btf_addsub_i_n_143,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(3) => btf_addsub_i_n_144,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(2) => btf_addsub_i_n_145,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(1) => btf_addsub_i_n_146,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(0) => btf_addsub_i_n_147,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(3) => btf_addsub_i_n_148,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(2) => btf_addsub_i_n_149,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(1) => btf_addsub_i_n_150,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(0) => btf_addsub_i_n_151,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(3) => btf_addsub_i_n_152,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(2) => btf_addsub_i_n_153,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(1) => btf_addsub_i_n_154,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(0) => btf_addsub_i_n_155,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(3) => btf_addsub_i_n_156,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(2) => btf_addsub_i_n_157,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(1) => btf_addsub_i_n_158,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(0) => btf_addsub_i_n_159,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(3) => btf_addsub_i_n_128,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(2) => btf_addsub_i_n_129,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(1) => btf_addsub_i_n_130,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(0) => btf_addsub_i_n_131,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(3) => btf_addsub_i_n_132,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(2) => btf_addsub_i_n_133,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(1) => btf_addsub_i_n_134,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(0) => btf_addsub_i_n_135,
      DI(3) => btf_modmul_i_n_28,
      DI(2) => btf_modmul_i_n_29,
      DI(1) => btf_modmul_i_n_30,
      DI(0) => btf_modmul_i_n_31,
      Q(31) => btf_addsub_i_n_32,
      Q(30) => btf_addsub_i_n_33,
      Q(29) => btf_addsub_i_n_34,
      Q(28) => btf_addsub_i_n_35,
      Q(27) => btf_addsub_i_n_36,
      Q(26) => btf_addsub_i_n_37,
      Q(25) => btf_addsub_i_n_38,
      Q(24) => btf_addsub_i_n_39,
      Q(23) => btf_addsub_i_n_40,
      Q(22) => btf_addsub_i_n_41,
      Q(21) => btf_addsub_i_n_42,
      Q(20) => btf_addsub_i_n_43,
      Q(19) => btf_addsub_i_n_44,
      Q(18) => btf_addsub_i_n_45,
      Q(17) => btf_addsub_i_n_46,
      Q(16) => btf_addsub_i_n_47,
      Q(15) => btf_addsub_i_n_48,
      Q(14) => btf_addsub_i_n_49,
      Q(13) => btf_addsub_i_n_50,
      Q(12) => btf_addsub_i_n_51,
      Q(11) => btf_addsub_i_n_52,
      Q(10) => btf_addsub_i_n_53,
      Q(9) => btf_addsub_i_n_54,
      Q(8) => btf_addsub_i_n_55,
      Q(7) => btf_addsub_i_n_56,
      Q(6) => btf_addsub_i_n_57,
      Q(5) => btf_addsub_i_n_58,
      Q(4) => btf_addsub_i_n_59,
      Q(3) => btf_addsub_i_n_60,
      Q(2) => btf_addsub_i_n_61,
      Q(1) => btf_addsub_i_n_62,
      Q(0) => btf_addsub_i_n_63,
      S(3) => btf_modmul_i_n_32,
      S(2) => btf_modmul_i_n_33,
      S(1) => btf_modmul_i_n_34,
      S(0) => btf_modmul_i_n_35,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(12 downto 9),
      \madd_reg_reg[31]\(31) => btf_modmul_i_n_36,
      \madd_reg_reg[31]\(30) => btf_modmul_i_n_37,
      \madd_reg_reg[31]\(29) => btf_modmul_i_n_38,
      \madd_reg_reg[31]\(28) => btf_modmul_i_n_39,
      \madd_reg_reg[31]\(27) => btf_modmul_i_n_40,
      \madd_reg_reg[31]\(26) => btf_modmul_i_n_41,
      \madd_reg_reg[31]\(25) => btf_modmul_i_n_42,
      \madd_reg_reg[31]\(24) => btf_modmul_i_n_43,
      \madd_reg_reg[31]\(23) => btf_modmul_i_n_44,
      \madd_reg_reg[31]\(22) => btf_modmul_i_n_45,
      \madd_reg_reg[31]\(21) => btf_modmul_i_n_46,
      \madd_reg_reg[31]\(20) => btf_modmul_i_n_47,
      \madd_reg_reg[31]\(19) => btf_modmul_i_n_48,
      \madd_reg_reg[31]\(18) => btf_modmul_i_n_49,
      \madd_reg_reg[31]\(17) => btf_modmul_i_n_50,
      \madd_reg_reg[31]\(16) => btf_modmul_i_n_51,
      \madd_reg_reg[31]\(15) => btf_modmul_i_n_52,
      \madd_reg_reg[31]\(14) => btf_modmul_i_n_53,
      \madd_reg_reg[31]\(13) => btf_modmul_i_n_54,
      \madd_reg_reg[31]\(12) => btf_modmul_i_n_55,
      \madd_reg_reg[31]\(11) => btf_modmul_i_n_56,
      \madd_reg_reg[31]\(10) => btf_modmul_i_n_57,
      \madd_reg_reg[31]\(9) => btf_modmul_i_n_58,
      \madd_reg_reg[31]\(8) => btf_modmul_i_n_59,
      \madd_reg_reg[31]\(7) => btf_modmul_i_n_60,
      \madd_reg_reg[31]\(6) => btf_modmul_i_n_61,
      \madd_reg_reg[31]\(5) => btf_modmul_i_n_62,
      \madd_reg_reg[31]\(4) => btf_modmul_i_n_63,
      \madd_reg_reg[31]\(3) => btf_modmul_i_n_64,
      \madd_reg_reg[31]\(2) => btf_modmul_i_n_65,
      \madd_reg_reg[31]\(1) => btf_modmul_i_n_66,
      \madd_reg_reg[31]\(0) => btf_modmul_i_n_67,
      \madd_reg_reg[32]\(32 downto 0) => madd(32 downto 0),
      \msub_reg_reg[11]\(3) => btf_modmul_i_n_20,
      \msub_reg_reg[11]\(2) => btf_modmul_i_n_21,
      \msub_reg_reg[11]\(1) => btf_modmul_i_n_22,
      \msub_reg_reg[11]\(0) => btf_modmul_i_n_23,
      \msub_reg_reg[11]_0\(3) => btf_modmul_i_n_72,
      \msub_reg_reg[11]_0\(2) => btf_modmul_i_n_73,
      \msub_reg_reg[11]_0\(1) => btf_modmul_i_n_74,
      \msub_reg_reg[11]_0\(0) => btf_modmul_i_n_75,
      \msub_reg_reg[15]\(3) => btf_modmul_i_n_16,
      \msub_reg_reg[15]\(2) => btf_modmul_i_n_17,
      \msub_reg_reg[15]\(1) => btf_modmul_i_n_18,
      \msub_reg_reg[15]\(0) => btf_modmul_i_n_19,
      \msub_reg_reg[15]_0\(3) => btf_modmul_i_n_76,
      \msub_reg_reg[15]_0\(2) => btf_modmul_i_n_77,
      \msub_reg_reg[15]_0\(1) => btf_modmul_i_n_78,
      \msub_reg_reg[15]_0\(0) => btf_modmul_i_n_79,
      \msub_reg_reg[19]\(3) => btf_modmul_i_n_12,
      \msub_reg_reg[19]\(2) => btf_modmul_i_n_13,
      \msub_reg_reg[19]\(1) => btf_modmul_i_n_14,
      \msub_reg_reg[19]\(0) => btf_modmul_i_n_15,
      \msub_reg_reg[19]_0\(3) => btf_modmul_i_n_80,
      \msub_reg_reg[19]_0\(2) => btf_modmul_i_n_81,
      \msub_reg_reg[19]_0\(1) => btf_modmul_i_n_82,
      \msub_reg_reg[19]_0\(0) => btf_modmul_i_n_83,
      \msub_reg_reg[23]\(3) => btf_modmul_i_n_8,
      \msub_reg_reg[23]\(2) => btf_modmul_i_n_9,
      \msub_reg_reg[23]\(1) => btf_modmul_i_n_10,
      \msub_reg_reg[23]\(0) => btf_modmul_i_n_11,
      \msub_reg_reg[23]_0\(3) => btf_modmul_i_n_84,
      \msub_reg_reg[23]_0\(2) => btf_modmul_i_n_85,
      \msub_reg_reg[23]_0\(1) => btf_modmul_i_n_86,
      \msub_reg_reg[23]_0\(0) => btf_modmul_i_n_87,
      \msub_reg_reg[27]\(3) => btf_modmul_i_n_4,
      \msub_reg_reg[27]\(2) => btf_modmul_i_n_5,
      \msub_reg_reg[27]\(1) => btf_modmul_i_n_6,
      \msub_reg_reg[27]\(0) => btf_modmul_i_n_7,
      \msub_reg_reg[27]_0\(3) => btf_modmul_i_n_88,
      \msub_reg_reg[27]_0\(2) => btf_modmul_i_n_89,
      \msub_reg_reg[27]_0\(1) => btf_modmul_i_n_90,
      \msub_reg_reg[27]_0\(0) => btf_modmul_i_n_91,
      \msub_reg_reg[31]\(3) => btf_modmul_i_n_0,
      \msub_reg_reg[31]\(2) => btf_modmul_i_n_1,
      \msub_reg_reg[31]\(1) => btf_modmul_i_n_2,
      \msub_reg_reg[31]\(0) => btf_modmul_i_n_3,
      \msub_reg_reg[31]_0\(3) => btf_modmul_i_n_92,
      \msub_reg_reg[31]_0\(2) => btf_modmul_i_n_93,
      \msub_reg_reg[31]_0\(1) => btf_modmul_i_n_94,
      \msub_reg_reg[31]_0\(0) => btf_modmul_i_n_95,
      \msub_reg_reg[7]\(3) => btf_modmul_i_n_24,
      \msub_reg_reg[7]\(2) => btf_modmul_i_n_25,
      \msub_reg_reg[7]\(1) => btf_modmul_i_n_26,
      \msub_reg_reg[7]\(0) => btf_modmul_i_n_27,
      \msub_reg_reg[7]_0\(3) => btf_modmul_i_n_68,
      \msub_reg_reg[7]_0\(2) => btf_modmul_i_n_69,
      \msub_reg_reg[7]_0\(1) => btf_modmul_i_n_70,
      \msub_reg_reg[7]_0\(0) => btf_modmul_i_n_71,
      \msub_res_reg_reg[31]\(31) => btf_addsub_i_n_64,
      \msub_res_reg_reg[31]\(30) => btf_addsub_i_n_65,
      \msub_res_reg_reg[31]\(29) => btf_addsub_i_n_66,
      \msub_res_reg_reg[31]\(28) => btf_addsub_i_n_67,
      \msub_res_reg_reg[31]\(27) => btf_addsub_i_n_68,
      \msub_res_reg_reg[31]\(26) => btf_addsub_i_n_69,
      \msub_res_reg_reg[31]\(25) => btf_addsub_i_n_70,
      \msub_res_reg_reg[31]\(24) => btf_addsub_i_n_71,
      \msub_res_reg_reg[31]\(23) => btf_addsub_i_n_72,
      \msub_res_reg_reg[31]\(22) => btf_addsub_i_n_73,
      \msub_res_reg_reg[31]\(21) => btf_addsub_i_n_74,
      \msub_res_reg_reg[31]\(20) => btf_addsub_i_n_75,
      \msub_res_reg_reg[31]\(19) => btf_addsub_i_n_76,
      \msub_res_reg_reg[31]\(18) => btf_addsub_i_n_77,
      \msub_res_reg_reg[31]\(17) => btf_addsub_i_n_78,
      \msub_res_reg_reg[31]\(16) => btf_addsub_i_n_79,
      \msub_res_reg_reg[31]\(15) => btf_addsub_i_n_80,
      \msub_res_reg_reg[31]\(14) => btf_addsub_i_n_81,
      \msub_res_reg_reg[31]\(13) => btf_addsub_i_n_82,
      \msub_res_reg_reg[31]\(12) => btf_addsub_i_n_83,
      \msub_res_reg_reg[31]\(11) => btf_addsub_i_n_84,
      \msub_res_reg_reg[31]\(10) => btf_addsub_i_n_85,
      \msub_res_reg_reg[31]\(9) => btf_addsub_i_n_86,
      \msub_res_reg_reg[31]\(8) => btf_addsub_i_n_87,
      \msub_res_reg_reg[31]\(7) => btf_addsub_i_n_88,
      \msub_res_reg_reg[31]\(6) => btf_addsub_i_n_89,
      \msub_res_reg_reg[31]\(5) => btf_addsub_i_n_90,
      \msub_res_reg_reg[31]\(4) => btf_addsub_i_n_91,
      \msub_res_reg_reg[31]\(3) => btf_addsub_i_n_92,
      \msub_res_reg_reg[31]\(2) => btf_addsub_i_n_93,
      \msub_res_reg_reg[31]\(1) => btf_addsub_i_n_94,
      \msub_res_reg_reg[31]\(0) => btf_addsub_i_n_95,
      \msub_res_reg_reg[31]_0\(31) => btf_addsub_i_n_96,
      \msub_res_reg_reg[31]_0\(30) => btf_addsub_i_n_97,
      \msub_res_reg_reg[31]_0\(29) => btf_addsub_i_n_98,
      \msub_res_reg_reg[31]_0\(28) => btf_addsub_i_n_99,
      \msub_res_reg_reg[31]_0\(27) => btf_addsub_i_n_100,
      \msub_res_reg_reg[31]_0\(26) => btf_addsub_i_n_101,
      \msub_res_reg_reg[31]_0\(25) => btf_addsub_i_n_102,
      \msub_res_reg_reg[31]_0\(24) => btf_addsub_i_n_103,
      \msub_res_reg_reg[31]_0\(23) => btf_addsub_i_n_104,
      \msub_res_reg_reg[31]_0\(22) => btf_addsub_i_n_105,
      \msub_res_reg_reg[31]_0\(21) => btf_addsub_i_n_106,
      \msub_res_reg_reg[31]_0\(20) => btf_addsub_i_n_107,
      \msub_res_reg_reg[31]_0\(19) => btf_addsub_i_n_108,
      \msub_res_reg_reg[31]_0\(18) => btf_addsub_i_n_109,
      \msub_res_reg_reg[31]_0\(17) => btf_addsub_i_n_110,
      \msub_res_reg_reg[31]_0\(16) => btf_addsub_i_n_111,
      \msub_res_reg_reg[31]_0\(15) => btf_addsub_i_n_112,
      \msub_res_reg_reg[31]_0\(14) => btf_addsub_i_n_113,
      \msub_res_reg_reg[31]_0\(13) => btf_addsub_i_n_114,
      \msub_res_reg_reg[31]_0\(12) => btf_addsub_i_n_115,
      \msub_res_reg_reg[31]_0\(11) => btf_addsub_i_n_116,
      \msub_res_reg_reg[31]_0\(10) => btf_addsub_i_n_117,
      \msub_res_reg_reg[31]_0\(9) => btf_addsub_i_n_118,
      \msub_res_reg_reg[31]_0\(8) => btf_addsub_i_n_119,
      \msub_res_reg_reg[31]_0\(7) => btf_addsub_i_n_120,
      \msub_res_reg_reg[31]_0\(6) => btf_addsub_i_n_121,
      \msub_res_reg_reg[31]_0\(5) => btf_addsub_i_n_122,
      \msub_res_reg_reg[31]_0\(4) => btf_addsub_i_n_123,
      \msub_res_reg_reg[31]_0\(3) => btf_addsub_i_n_124,
      \msub_res_reg_reg[31]_0\(2) => btf_addsub_i_n_125,
      \msub_res_reg_reg[31]_0\(1) => btf_addsub_i_n_126,
      \msub_res_reg_reg[31]_0\(0) => btf_addsub_i_n_127,
      \y_reg[11]\(3) => e_divby2_i_n_1,
      \y_reg[11]\(2) => e_divby2_i_n_2,
      \y_reg[11]\(1) => e_divby2_i_n_3,
      \y_reg[11]\(0) => e_divby2_i_n_4,
      \y_reg[11]_0\(3) => o_divby2_i_n_1,
      \y_reg[11]_0\(2) => o_divby2_i_n_2,
      \y_reg[11]_0\(1) => o_divby2_i_n_3,
      \y_reg[11]_0\(0) => o_divby2_i_n_4,
      \y_reg[15]\(3) => e_divby2_i_n_5,
      \y_reg[15]\(2) => e_divby2_i_n_6,
      \y_reg[15]\(1) => e_divby2_i_n_7,
      \y_reg[15]\(0) => e_divby2_i_n_8,
      \y_reg[15]_0\(3) => o_divby2_i_n_5,
      \y_reg[15]_0\(2) => o_divby2_i_n_6,
      \y_reg[15]_0\(1) => o_divby2_i_n_7,
      \y_reg[15]_0\(0) => o_divby2_i_n_8,
      \y_reg[19]\(3) => e_divby2_i_n_9,
      \y_reg[19]\(2) => e_divby2_i_n_10,
      \y_reg[19]\(1) => e_divby2_i_n_11,
      \y_reg[19]\(0) => e_divby2_i_n_12,
      \y_reg[19]_0\(3) => o_divby2_i_n_9,
      \y_reg[19]_0\(2) => o_divby2_i_n_10,
      \y_reg[19]_0\(1) => o_divby2_i_n_11,
      \y_reg[19]_0\(0) => o_divby2_i_n_12,
      \y_reg[23]\(3) => e_divby2_i_n_13,
      \y_reg[23]\(2) => e_divby2_i_n_14,
      \y_reg[23]\(1) => e_divby2_i_n_15,
      \y_reg[23]\(0) => e_divby2_i_n_16,
      \y_reg[23]_0\(3) => o_divby2_i_n_13,
      \y_reg[23]_0\(2) => o_divby2_i_n_14,
      \y_reg[23]_0\(1) => o_divby2_i_n_15,
      \y_reg[23]_0\(0) => o_divby2_i_n_16,
      \y_reg[27]\(3) => e_divby2_i_n_17,
      \y_reg[27]\(2) => e_divby2_i_n_18,
      \y_reg[27]\(1) => e_divby2_i_n_19,
      \y_reg[27]\(0) => e_divby2_i_n_20,
      \y_reg[27]_0\(3) => o_divby2_i_n_17,
      \y_reg[27]_0\(2) => o_divby2_i_n_18,
      \y_reg[27]_0\(1) => o_divby2_i_n_19,
      \y_reg[27]_0\(0) => o_divby2_i_n_20,
      \y_reg[31]\(2) => e_divby2_i_n_21,
      \y_reg[31]\(1) => e_divby2_i_n_22,
      \y_reg[31]\(0) => e_divby2_i_n_23,
      \y_reg[31]_0\(2) => o_divby2_i_n_21,
      \y_reg[31]_0\(1) => o_divby2_i_n_22,
      \y_reg[31]_0\(0) => o_divby2_i_n_23,
      \y_reg[3]\(0) => e_divby2_i_n_0,
      \y_reg[3]_0\(0) => o_divby2_i_n_0
    );
btf_modmul_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44
     port map (
      \B_reg[11]\(3) => btf_modmul_i_n_72,
      \B_reg[11]\(2) => btf_modmul_i_n_73,
      \B_reg[11]\(1) => btf_modmul_i_n_74,
      \B_reg[11]\(0) => btf_modmul_i_n_75,
      \B_reg[15]\(3) => btf_modmul_i_n_76,
      \B_reg[15]\(2) => btf_modmul_i_n_77,
      \B_reg[15]\(1) => btf_modmul_i_n_78,
      \B_reg[15]\(0) => btf_modmul_i_n_79,
      \B_reg[19]\(3) => btf_modmul_i_n_80,
      \B_reg[19]\(2) => btf_modmul_i_n_81,
      \B_reg[19]\(1) => btf_modmul_i_n_82,
      \B_reg[19]\(0) => btf_modmul_i_n_83,
      \B_reg[23]\(3) => btf_modmul_i_n_84,
      \B_reg[23]\(2) => btf_modmul_i_n_85,
      \B_reg[23]\(1) => btf_modmul_i_n_86,
      \B_reg[23]\(0) => btf_modmul_i_n_87,
      \B_reg[27]\(3) => btf_modmul_i_n_88,
      \B_reg[27]\(2) => btf_modmul_i_n_89,
      \B_reg[27]\(1) => btf_modmul_i_n_90,
      \B_reg[27]\(0) => btf_modmul_i_n_91,
      \B_reg[31]\(3) => btf_modmul_i_n_92,
      \B_reg[31]\(2) => btf_modmul_i_n_93,
      \B_reg[31]\(1) => btf_modmul_i_n_94,
      \B_reg[31]\(0) => btf_modmul_i_n_95,
      \B_reg[7]\(3) => btf_modmul_i_n_68,
      \B_reg[7]\(2) => btf_modmul_i_n_69,
      \B_reg[7]\(1) => btf_modmul_i_n_70,
      \B_reg[7]\(0) => btf_modmul_i_n_71,
      \DELAY_BLOCK[12].shift_array_reg[13][0]\ => \DELAY_BLOCK[12].shift_array_reg[13][0]\,
      \DELAY_BLOCK[12].shift_array_reg[13][10]\ => \DELAY_BLOCK[12].shift_array_reg[13][10]\,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(3) => btf_modmul_i_n_20,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(2) => btf_modmul_i_n_21,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(1) => btf_modmul_i_n_22,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(0) => btf_modmul_i_n_23,
      \DELAY_BLOCK[12].shift_array_reg[13][11]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][11]\,
      \DELAY_BLOCK[12].shift_array_reg[13][12]\ => \DELAY_BLOCK[12].shift_array_reg[13][12]\,
      \DELAY_BLOCK[12].shift_array_reg[13][13]\ => \DELAY_BLOCK[12].shift_array_reg[13][13]\,
      \DELAY_BLOCK[12].shift_array_reg[13][14]\ => \DELAY_BLOCK[12].shift_array_reg[13][14]\,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(3) => btf_modmul_i_n_16,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(2) => btf_modmul_i_n_17,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(1) => btf_modmul_i_n_18,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(0) => btf_modmul_i_n_19,
      \DELAY_BLOCK[12].shift_array_reg[13][15]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][15]\,
      \DELAY_BLOCK[12].shift_array_reg[13][16]\ => \DELAY_BLOCK[12].shift_array_reg[13][16]\,
      \DELAY_BLOCK[12].shift_array_reg[13][17]\ => \DELAY_BLOCK[12].shift_array_reg[13][17]\,
      \DELAY_BLOCK[12].shift_array_reg[13][18]\ => \DELAY_BLOCK[12].shift_array_reg[13][18]\,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(3) => btf_modmul_i_n_12,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(2) => btf_modmul_i_n_13,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(1) => btf_modmul_i_n_14,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(0) => btf_modmul_i_n_15,
      \DELAY_BLOCK[12].shift_array_reg[13][19]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][19]\,
      \DELAY_BLOCK[12].shift_array_reg[13][1]\ => \DELAY_BLOCK[12].shift_array_reg[13][1]\,
      \DELAY_BLOCK[12].shift_array_reg[13][20]\ => \DELAY_BLOCK[12].shift_array_reg[13][20]\,
      \DELAY_BLOCK[12].shift_array_reg[13][21]\ => \DELAY_BLOCK[12].shift_array_reg[13][21]\,
      \DELAY_BLOCK[12].shift_array_reg[13][22]\ => \DELAY_BLOCK[12].shift_array_reg[13][22]\,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(3) => btf_modmul_i_n_8,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(2) => btf_modmul_i_n_9,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(1) => btf_modmul_i_n_10,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(0) => btf_modmul_i_n_11,
      \DELAY_BLOCK[12].shift_array_reg[13][23]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][23]\,
      \DELAY_BLOCK[12].shift_array_reg[13][24]\ => \DELAY_BLOCK[12].shift_array_reg[13][24]\,
      \DELAY_BLOCK[12].shift_array_reg[13][25]\ => \DELAY_BLOCK[12].shift_array_reg[13][25]\,
      \DELAY_BLOCK[12].shift_array_reg[13][26]\ => \DELAY_BLOCK[12].shift_array_reg[13][26]\,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(3) => btf_modmul_i_n_4,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(2) => btf_modmul_i_n_5,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(1) => btf_modmul_i_n_6,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(0) => btf_modmul_i_n_7,
      \DELAY_BLOCK[12].shift_array_reg[13][27]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][27]\,
      \DELAY_BLOCK[12].shift_array_reg[13][28]\ => \DELAY_BLOCK[12].shift_array_reg[13][28]\,
      \DELAY_BLOCK[12].shift_array_reg[13][29]\ => \DELAY_BLOCK[12].shift_array_reg[13][29]\,
      \DELAY_BLOCK[12].shift_array_reg[13][2]\ => \DELAY_BLOCK[12].shift_array_reg[13][2]\,
      \DELAY_BLOCK[12].shift_array_reg[13][30]\ => \DELAY_BLOCK[12].shift_array_reg[13][30]\,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(3) => btf_modmul_i_n_0,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(2) => btf_modmul_i_n_1,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(1) => btf_modmul_i_n_2,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(0) => btf_modmul_i_n_3,
      \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(32 downto 0) => madd(32 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][31]\,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\ => \DELAY_BLOCK[12].shift_array_reg[13][3]\,
      \DELAY_BLOCK[12].shift_array_reg[13][4]\ => \DELAY_BLOCK[12].shift_array_reg[13][4]\,
      \DELAY_BLOCK[12].shift_array_reg[13][5]\ => \DELAY_BLOCK[12].shift_array_reg[13][5]\,
      \DELAY_BLOCK[12].shift_array_reg[13][6]\ => \DELAY_BLOCK[12].shift_array_reg[13][6]\,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(3) => btf_modmul_i_n_24,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(2) => btf_modmul_i_n_25,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(1) => btf_modmul_i_n_26,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(0) => btf_modmul_i_n_27,
      \DELAY_BLOCK[12].shift_array_reg[13][7]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][7]\,
      \DELAY_BLOCK[12].shift_array_reg[13][8]\ => \DELAY_BLOCK[12].shift_array_reg[13][8]\,
      \DELAY_BLOCK[12].shift_array_reg[13][9]\ => \DELAY_BLOCK[12].shift_array_reg[13][9]\,
      DI(3) => btf_modmul_i_n_28,
      DI(2) => btf_modmul_i_n_29,
      DI(1) => btf_modmul_i_n_30,
      DI(0) => btf_modmul_i_n_31,
      Q(31) => btf_modmul_i_n_36,
      Q(30) => btf_modmul_i_n_37,
      Q(29) => btf_modmul_i_n_38,
      Q(28) => btf_modmul_i_n_39,
      Q(27) => btf_modmul_i_n_40,
      Q(26) => btf_modmul_i_n_41,
      Q(25) => btf_modmul_i_n_42,
      Q(24) => btf_modmul_i_n_43,
      Q(23) => btf_modmul_i_n_44,
      Q(22) => btf_modmul_i_n_45,
      Q(21) => btf_modmul_i_n_46,
      Q(20) => btf_modmul_i_n_47,
      Q(19) => btf_modmul_i_n_48,
      Q(18) => btf_modmul_i_n_49,
      Q(17) => btf_modmul_i_n_50,
      Q(16) => btf_modmul_i_n_51,
      Q(15) => btf_modmul_i_n_52,
      Q(14) => btf_modmul_i_n_53,
      Q(13) => btf_modmul_i_n_54,
      Q(12) => btf_modmul_i_n_55,
      Q(11) => btf_modmul_i_n_56,
      Q(10) => btf_modmul_i_n_57,
      Q(9) => btf_modmul_i_n_58,
      Q(8) => btf_modmul_i_n_59,
      Q(7) => btf_modmul_i_n_60,
      Q(6) => btf_modmul_i_n_61,
      Q(5) => btf_modmul_i_n_62,
      Q(4) => btf_modmul_i_n_63,
      Q(3) => btf_modmul_i_n_64,
      Q(2) => btf_modmul_i_n_65,
      Q(1) => btf_modmul_i_n_66,
      Q(0) => btf_modmul_i_n_67,
      S(3) => btf_modmul_i_n_32,
      S(2) => btf_modmul_i_n_33,
      S(1) => btf_modmul_i_n_34,
      S(0) => btf_modmul_i_n_35,
      b(31 downto 0) => b(31 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      \madd_reg_reg[11]\(3) => btf_addsub_i_n_136,
      \madd_reg_reg[11]\(2) => btf_addsub_i_n_137,
      \madd_reg_reg[11]\(1) => btf_addsub_i_n_138,
      \madd_reg_reg[11]\(0) => btf_addsub_i_n_139,
      \madd_reg_reg[15]\(3) => btf_addsub_i_n_140,
      \madd_reg_reg[15]\(2) => btf_addsub_i_n_141,
      \madd_reg_reg[15]\(1) => btf_addsub_i_n_142,
      \madd_reg_reg[15]\(0) => btf_addsub_i_n_143,
      \madd_reg_reg[19]\(3) => btf_addsub_i_n_144,
      \madd_reg_reg[19]\(2) => btf_addsub_i_n_145,
      \madd_reg_reg[19]\(1) => btf_addsub_i_n_146,
      \madd_reg_reg[19]\(0) => btf_addsub_i_n_147,
      \madd_reg_reg[23]\(3) => btf_addsub_i_n_148,
      \madd_reg_reg[23]\(2) => btf_addsub_i_n_149,
      \madd_reg_reg[23]\(1) => btf_addsub_i_n_150,
      \madd_reg_reg[23]\(0) => btf_addsub_i_n_151,
      \madd_reg_reg[27]\(3) => btf_addsub_i_n_152,
      \madd_reg_reg[27]\(2) => btf_addsub_i_n_153,
      \madd_reg_reg[27]\(1) => btf_addsub_i_n_154,
      \madd_reg_reg[27]\(0) => btf_addsub_i_n_155,
      \madd_reg_reg[31]\(3) => btf_addsub_i_n_156,
      \madd_reg_reg[31]\(2) => btf_addsub_i_n_157,
      \madd_reg_reg[31]\(1) => btf_addsub_i_n_158,
      \madd_reg_reg[31]\(0) => btf_addsub_i_n_159,
      \madd_reg_reg[3]\(3) => btf_addsub_i_n_128,
      \madd_reg_reg[3]\(2) => btf_addsub_i_n_129,
      \madd_reg_reg[3]\(1) => btf_addsub_i_n_130,
      \madd_reg_reg[3]\(0) => btf_addsub_i_n_131,
      \madd_reg_reg[7]\(3) => btf_addsub_i_n_132,
      \madd_reg_reg[7]\(2) => btf_addsub_i_n_133,
      \madd_reg_reg[7]\(1) => btf_addsub_i_n_134,
      \madd_reg_reg[7]\(0) => btf_addsub_i_n_135,
      w(31 downto 0) => w(31 downto 0)
    );
dif_by_2_DP_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dif_by_2_DP_reg_0,
      Q => \^dif_by_2_dp\,
      R => '0'
    );
\e_bf_1DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_63,
      Q => e_bf_1DP(0),
      R => '0'
    );
\e_bf_1DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_53,
      Q => e_bf_1DP(10),
      R => '0'
    );
\e_bf_1DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_52,
      Q => e_bf_1DP(11),
      R => '0'
    );
\e_bf_1DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_51,
      Q => e_bf_1DP(12),
      R => '0'
    );
\e_bf_1DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_50,
      Q => e_bf_1DP(13),
      R => '0'
    );
\e_bf_1DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_49,
      Q => e_bf_1DP(14),
      R => '0'
    );
\e_bf_1DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_48,
      Q => e_bf_1DP(15),
      R => '0'
    );
\e_bf_1DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_47,
      Q => e_bf_1DP(16),
      R => '0'
    );
\e_bf_1DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_46,
      Q => e_bf_1DP(17),
      R => '0'
    );
\e_bf_1DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_45,
      Q => e_bf_1DP(18),
      R => '0'
    );
\e_bf_1DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_44,
      Q => e_bf_1DP(19),
      R => '0'
    );
\e_bf_1DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_62,
      Q => e_bf_1DP(1),
      R => '0'
    );
\e_bf_1DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_43,
      Q => e_bf_1DP(20),
      R => '0'
    );
\e_bf_1DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_42,
      Q => e_bf_1DP(21),
      R => '0'
    );
\e_bf_1DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_41,
      Q => e_bf_1DP(22),
      R => '0'
    );
\e_bf_1DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_40,
      Q => e_bf_1DP(23),
      R => '0'
    );
\e_bf_1DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_39,
      Q => e_bf_1DP(24),
      R => '0'
    );
\e_bf_1DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_38,
      Q => e_bf_1DP(25),
      R => '0'
    );
\e_bf_1DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_37,
      Q => e_bf_1DP(26),
      R => '0'
    );
\e_bf_1DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_36,
      Q => e_bf_1DP(27),
      R => '0'
    );
\e_bf_1DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_35,
      Q => e_bf_1DP(28),
      R => '0'
    );
\e_bf_1DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_34,
      Q => e_bf_1DP(29),
      R => '0'
    );
\e_bf_1DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_61,
      Q => e_bf_1DP(2),
      R => '0'
    );
\e_bf_1DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_33,
      Q => e_bf_1DP(30),
      R => '0'
    );
\e_bf_1DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_32,
      Q => e_bf_1DP(31),
      R => '0'
    );
\e_bf_1DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_60,
      Q => e_bf_1DP(3),
      R => '0'
    );
\e_bf_1DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_59,
      Q => e_bf_1DP(4),
      R => '0'
    );
\e_bf_1DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_58,
      Q => e_bf_1DP(5),
      R => '0'
    );
\e_bf_1DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_57,
      Q => e_bf_1DP(6),
      R => '0'
    );
\e_bf_1DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_56,
      Q => e_bf_1DP(7),
      R => '0'
    );
\e_bf_1DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_55,
      Q => e_bf_1DP(8),
      R => '0'
    );
\e_bf_1DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_54,
      Q => e_bf_1DP(9),
      R => '0'
    );
e_divby2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45
     port map (
      D(31) => btf_addsub_i_n_0,
      D(30) => btf_addsub_i_n_1,
      D(29) => btf_addsub_i_n_2,
      D(28) => btf_addsub_i_n_3,
      D(27) => btf_addsub_i_n_4,
      D(26) => btf_addsub_i_n_5,
      D(25) => btf_addsub_i_n_6,
      D(24) => btf_addsub_i_n_7,
      D(23) => btf_addsub_i_n_8,
      D(22) => btf_addsub_i_n_9,
      D(21) => btf_addsub_i_n_10,
      D(20) => btf_addsub_i_n_11,
      D(19) => btf_addsub_i_n_12,
      D(18) => btf_addsub_i_n_13,
      D(17) => btf_addsub_i_n_14,
      D(16) => btf_addsub_i_n_15,
      D(15) => btf_addsub_i_n_16,
      D(14) => btf_addsub_i_n_17,
      D(13) => btf_addsub_i_n_18,
      D(12) => btf_addsub_i_n_19,
      D(11) => btf_addsub_i_n_20,
      D(10) => btf_addsub_i_n_21,
      D(9) => btf_addsub_i_n_22,
      D(8) => btf_addsub_i_n_23,
      D(7) => btf_addsub_i_n_24,
      D(6) => btf_addsub_i_n_25,
      D(5) => btf_addsub_i_n_26,
      D(4) => btf_addsub_i_n_27,
      D(3) => btf_addsub_i_n_28,
      D(2) => btf_addsub_i_n_29,
      D(1) => btf_addsub_i_n_30,
      D(0) => btf_addsub_i_n_31,
      Q(31 downto 0) => e_bf_1DP(31 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(12 downto 9),
      \madd_res_reg_reg[12]\(3) => e_divby2_i_n_1,
      \madd_res_reg_reg[12]\(2) => e_divby2_i_n_2,
      \madd_res_reg_reg[12]\(1) => e_divby2_i_n_3,
      \madd_res_reg_reg[12]\(0) => e_divby2_i_n_4,
      \madd_res_reg_reg[16]\(3) => e_divby2_i_n_5,
      \madd_res_reg_reg[16]\(2) => e_divby2_i_n_6,
      \madd_res_reg_reg[16]\(1) => e_divby2_i_n_7,
      \madd_res_reg_reg[16]\(0) => e_divby2_i_n_8,
      \madd_res_reg_reg[1]\(0) => e_divby2_i_n_0,
      \madd_res_reg_reg[20]\(3) => e_divby2_i_n_9,
      \madd_res_reg_reg[20]\(2) => e_divby2_i_n_10,
      \madd_res_reg_reg[20]\(1) => e_divby2_i_n_11,
      \madd_res_reg_reg[20]\(0) => e_divby2_i_n_12,
      \madd_res_reg_reg[24]\(3) => e_divby2_i_n_13,
      \madd_res_reg_reg[24]\(2) => e_divby2_i_n_14,
      \madd_res_reg_reg[24]\(1) => e_divby2_i_n_15,
      \madd_res_reg_reg[24]\(0) => e_divby2_i_n_16,
      \madd_res_reg_reg[28]\(3) => e_divby2_i_n_17,
      \madd_res_reg_reg[28]\(2) => e_divby2_i_n_18,
      \madd_res_reg_reg[28]\(1) => e_divby2_i_n_19,
      \madd_res_reg_reg[28]\(0) => e_divby2_i_n_20,
      \madd_res_reg_reg[31]\(2) => e_divby2_i_n_21,
      \madd_res_reg_reg[31]\(1) => e_divby2_i_n_22,
      \madd_res_reg_reg[31]\(0) => e_divby2_i_n_23,
      \shift_array_reg[0][31]\ => \^dif_by_2_dp\,
      \y_reg[31]_0\(31 downto 0) => \y_reg[31]\(31 downto 0),
      \y_reg[31]_1\(24) => btf_addsub_i_n_32,
      \y_reg[31]_1\(23) => btf_addsub_i_n_33,
      \y_reg[31]_1\(22) => btf_addsub_i_n_34,
      \y_reg[31]_1\(21) => btf_addsub_i_n_35,
      \y_reg[31]_1\(20) => btf_addsub_i_n_36,
      \y_reg[31]_1\(19) => btf_addsub_i_n_37,
      \y_reg[31]_1\(18) => btf_addsub_i_n_38,
      \y_reg[31]_1\(17) => btf_addsub_i_n_39,
      \y_reg[31]_1\(16) => btf_addsub_i_n_40,
      \y_reg[31]_1\(15) => btf_addsub_i_n_41,
      \y_reg[31]_1\(14) => btf_addsub_i_n_42,
      \y_reg[31]_1\(13) => btf_addsub_i_n_43,
      \y_reg[31]_1\(12) => btf_addsub_i_n_44,
      \y_reg[31]_1\(11) => btf_addsub_i_n_45,
      \y_reg[31]_1\(10) => btf_addsub_i_n_46,
      \y_reg[31]_1\(9) => btf_addsub_i_n_47,
      \y_reg[31]_1\(8) => btf_addsub_i_n_48,
      \y_reg[31]_1\(7) => btf_addsub_i_n_49,
      \y_reg[31]_1\(6) => btf_addsub_i_n_50,
      \y_reg[31]_1\(5) => btf_addsub_i_n_51,
      \y_reg[31]_1\(4) => btf_addsub_i_n_52,
      \y_reg[31]_1\(3) => btf_addsub_i_n_53,
      \y_reg[31]_1\(2) => btf_addsub_i_n_54,
      \y_reg[31]_1\(1) => btf_addsub_i_n_62,
      \y_reg[31]_1\(0) => btf_addsub_i_n_63
    );
\o_bf_1DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_127,
      Q => o_bf_1DP(0),
      R => '0'
    );
\o_bf_1DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_117,
      Q => o_bf_1DP(10),
      R => '0'
    );
\o_bf_1DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_116,
      Q => o_bf_1DP(11),
      R => '0'
    );
\o_bf_1DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_115,
      Q => o_bf_1DP(12),
      R => '0'
    );
\o_bf_1DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_114,
      Q => o_bf_1DP(13),
      R => '0'
    );
\o_bf_1DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_113,
      Q => o_bf_1DP(14),
      R => '0'
    );
\o_bf_1DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_112,
      Q => o_bf_1DP(15),
      R => '0'
    );
\o_bf_1DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_111,
      Q => o_bf_1DP(16),
      R => '0'
    );
\o_bf_1DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_110,
      Q => o_bf_1DP(17),
      R => '0'
    );
\o_bf_1DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_109,
      Q => o_bf_1DP(18),
      R => '0'
    );
\o_bf_1DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_108,
      Q => o_bf_1DP(19),
      R => '0'
    );
\o_bf_1DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_126,
      Q => o_bf_1DP(1),
      R => '0'
    );
\o_bf_1DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_107,
      Q => o_bf_1DP(20),
      R => '0'
    );
\o_bf_1DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_106,
      Q => o_bf_1DP(21),
      R => '0'
    );
\o_bf_1DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_105,
      Q => o_bf_1DP(22),
      R => '0'
    );
\o_bf_1DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_104,
      Q => o_bf_1DP(23),
      R => '0'
    );
\o_bf_1DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_103,
      Q => o_bf_1DP(24),
      R => '0'
    );
\o_bf_1DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_102,
      Q => o_bf_1DP(25),
      R => '0'
    );
\o_bf_1DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_101,
      Q => o_bf_1DP(26),
      R => '0'
    );
\o_bf_1DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_100,
      Q => o_bf_1DP(27),
      R => '0'
    );
\o_bf_1DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_99,
      Q => o_bf_1DP(28),
      R => '0'
    );
\o_bf_1DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_98,
      Q => o_bf_1DP(29),
      R => '0'
    );
\o_bf_1DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_125,
      Q => o_bf_1DP(2),
      R => '0'
    );
\o_bf_1DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_97,
      Q => o_bf_1DP(30),
      R => '0'
    );
\o_bf_1DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_96,
      Q => o_bf_1DP(31),
      R => '0'
    );
\o_bf_1DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_124,
      Q => o_bf_1DP(3),
      R => '0'
    );
\o_bf_1DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_123,
      Q => o_bf_1DP(4),
      R => '0'
    );
\o_bf_1DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_122,
      Q => o_bf_1DP(5),
      R => '0'
    );
\o_bf_1DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_121,
      Q => o_bf_1DP(6),
      R => '0'
    );
\o_bf_1DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_120,
      Q => o_bf_1DP(7),
      R => '0'
    );
\o_bf_1DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_119,
      Q => o_bf_1DP(8),
      R => '0'
    );
\o_bf_1DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_118,
      Q => o_bf_1DP(9),
      R => '0'
    );
o_divby2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46
     port map (
      D(31) => btf_addsub_i_n_64,
      D(30) => btf_addsub_i_n_65,
      D(29) => btf_addsub_i_n_66,
      D(28) => btf_addsub_i_n_67,
      D(27) => btf_addsub_i_n_68,
      D(26) => btf_addsub_i_n_69,
      D(25) => btf_addsub_i_n_70,
      D(24) => btf_addsub_i_n_71,
      D(23) => btf_addsub_i_n_72,
      D(22) => btf_addsub_i_n_73,
      D(21) => btf_addsub_i_n_74,
      D(20) => btf_addsub_i_n_75,
      D(19) => btf_addsub_i_n_76,
      D(18) => btf_addsub_i_n_77,
      D(17) => btf_addsub_i_n_78,
      D(16) => btf_addsub_i_n_79,
      D(15) => btf_addsub_i_n_80,
      D(14) => btf_addsub_i_n_81,
      D(13) => btf_addsub_i_n_82,
      D(12) => btf_addsub_i_n_83,
      D(11) => btf_addsub_i_n_84,
      D(10) => btf_addsub_i_n_85,
      D(9) => btf_addsub_i_n_86,
      D(8) => btf_addsub_i_n_87,
      D(7) => btf_addsub_i_n_88,
      D(6) => btf_addsub_i_n_89,
      D(5) => btf_addsub_i_n_90,
      D(4) => btf_addsub_i_n_91,
      D(3) => btf_addsub_i_n_92,
      D(2) => btf_addsub_i_n_93,
      D(1) => btf_addsub_i_n_94,
      D(0) => btf_addsub_i_n_95,
      Q(31 downto 0) => o_bf_1DP(31 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(12 downto 9),
      \msub_res_reg_reg[12]\(3) => o_divby2_i_n_1,
      \msub_res_reg_reg[12]\(2) => o_divby2_i_n_2,
      \msub_res_reg_reg[12]\(1) => o_divby2_i_n_3,
      \msub_res_reg_reg[12]\(0) => o_divby2_i_n_4,
      \msub_res_reg_reg[16]\(3) => o_divby2_i_n_5,
      \msub_res_reg_reg[16]\(2) => o_divby2_i_n_6,
      \msub_res_reg_reg[16]\(1) => o_divby2_i_n_7,
      \msub_res_reg_reg[16]\(0) => o_divby2_i_n_8,
      \msub_res_reg_reg[1]\(0) => o_divby2_i_n_0,
      \msub_res_reg_reg[20]\(3) => o_divby2_i_n_9,
      \msub_res_reg_reg[20]\(2) => o_divby2_i_n_10,
      \msub_res_reg_reg[20]\(1) => o_divby2_i_n_11,
      \msub_res_reg_reg[20]\(0) => o_divby2_i_n_12,
      \msub_res_reg_reg[24]\(3) => o_divby2_i_n_13,
      \msub_res_reg_reg[24]\(2) => o_divby2_i_n_14,
      \msub_res_reg_reg[24]\(1) => o_divby2_i_n_15,
      \msub_res_reg_reg[24]\(0) => o_divby2_i_n_16,
      \msub_res_reg_reg[28]\(3) => o_divby2_i_n_17,
      \msub_res_reg_reg[28]\(2) => o_divby2_i_n_18,
      \msub_res_reg_reg[28]\(1) => o_divby2_i_n_19,
      \msub_res_reg_reg[28]\(0) => o_divby2_i_n_20,
      \msub_res_reg_reg[31]\(2) => o_divby2_i_n_21,
      \msub_res_reg_reg[31]\(1) => o_divby2_i_n_22,
      \msub_res_reg_reg[31]\(0) => o_divby2_i_n_23,
      \shift_array_reg[0][31]\ => \^dif_by_2_dp\,
      \y_reg[31]_0\(31 downto 0) => \y_reg[31]_0\(31 downto 0),
      \y_reg[31]_1\(24) => btf_addsub_i_n_96,
      \y_reg[31]_1\(23) => btf_addsub_i_n_97,
      \y_reg[31]_1\(22) => btf_addsub_i_n_98,
      \y_reg[31]_1\(21) => btf_addsub_i_n_99,
      \y_reg[31]_1\(20) => btf_addsub_i_n_100,
      \y_reg[31]_1\(19) => btf_addsub_i_n_101,
      \y_reg[31]_1\(18) => btf_addsub_i_n_102,
      \y_reg[31]_1\(17) => btf_addsub_i_n_103,
      \y_reg[31]_1\(16) => btf_addsub_i_n_104,
      \y_reg[31]_1\(15) => btf_addsub_i_n_105,
      \y_reg[31]_1\(14) => btf_addsub_i_n_106,
      \y_reg[31]_1\(13) => btf_addsub_i_n_107,
      \y_reg[31]_1\(12) => btf_addsub_i_n_108,
      \y_reg[31]_1\(11) => btf_addsub_i_n_109,
      \y_reg[31]_1\(10) => btf_addsub_i_n_110,
      \y_reg[31]_1\(9) => btf_addsub_i_n_111,
      \y_reg[31]_1\(8) => btf_addsub_i_n_112,
      \y_reg[31]_1\(7) => btf_addsub_i_n_113,
      \y_reg[31]_1\(6) => btf_addsub_i_n_114,
      \y_reg[31]_1\(5) => btf_addsub_i_n_115,
      \y_reg[31]_1\(4) => btf_addsub_i_n_116,
      \y_reg[31]_1\(3) => btf_addsub_i_n_117,
      \y_reg[31]_1\(2) => btf_addsub_i_n_118,
      \y_reg[31]_1\(1) => btf_addsub_i_n_126,
      \y_reg[31]_1\(0) => btf_addsub_i_n_127
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1 is
  port (
    \y_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][31]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][30]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][29]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][28]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][27]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][26]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][25]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][24]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][23]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][22]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][21]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][20]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][19]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][18]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][17]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][16]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][15]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][14]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][13]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][12]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][11]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][10]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][9]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][8]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][7]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][6]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][5]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][4]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][3]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][2]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][1]\ : in STD_LOGIC;
    \DELAY_BLOCK[12].shift_array_reg[13][0]\ : in STD_LOGIC;
    \genblk1[0].q_reg\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \genblk8[0].q_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dif_by_2_DP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1 : entity is "btf_uni";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1 is
  signal btf_addsub_i_n_0 : STD_LOGIC;
  signal btf_addsub_i_n_1 : STD_LOGIC;
  signal btf_addsub_i_n_10 : STD_LOGIC;
  signal btf_addsub_i_n_100 : STD_LOGIC;
  signal btf_addsub_i_n_101 : STD_LOGIC;
  signal btf_addsub_i_n_102 : STD_LOGIC;
  signal btf_addsub_i_n_103 : STD_LOGIC;
  signal btf_addsub_i_n_104 : STD_LOGIC;
  signal btf_addsub_i_n_105 : STD_LOGIC;
  signal btf_addsub_i_n_106 : STD_LOGIC;
  signal btf_addsub_i_n_107 : STD_LOGIC;
  signal btf_addsub_i_n_108 : STD_LOGIC;
  signal btf_addsub_i_n_109 : STD_LOGIC;
  signal btf_addsub_i_n_11 : STD_LOGIC;
  signal btf_addsub_i_n_110 : STD_LOGIC;
  signal btf_addsub_i_n_111 : STD_LOGIC;
  signal btf_addsub_i_n_112 : STD_LOGIC;
  signal btf_addsub_i_n_113 : STD_LOGIC;
  signal btf_addsub_i_n_114 : STD_LOGIC;
  signal btf_addsub_i_n_115 : STD_LOGIC;
  signal btf_addsub_i_n_116 : STD_LOGIC;
  signal btf_addsub_i_n_117 : STD_LOGIC;
  signal btf_addsub_i_n_118 : STD_LOGIC;
  signal btf_addsub_i_n_119 : STD_LOGIC;
  signal btf_addsub_i_n_12 : STD_LOGIC;
  signal btf_addsub_i_n_120 : STD_LOGIC;
  signal btf_addsub_i_n_121 : STD_LOGIC;
  signal btf_addsub_i_n_122 : STD_LOGIC;
  signal btf_addsub_i_n_123 : STD_LOGIC;
  signal btf_addsub_i_n_124 : STD_LOGIC;
  signal btf_addsub_i_n_125 : STD_LOGIC;
  signal btf_addsub_i_n_126 : STD_LOGIC;
  signal btf_addsub_i_n_127 : STD_LOGIC;
  signal btf_addsub_i_n_128 : STD_LOGIC;
  signal btf_addsub_i_n_129 : STD_LOGIC;
  signal btf_addsub_i_n_13 : STD_LOGIC;
  signal btf_addsub_i_n_130 : STD_LOGIC;
  signal btf_addsub_i_n_131 : STD_LOGIC;
  signal btf_addsub_i_n_132 : STD_LOGIC;
  signal btf_addsub_i_n_133 : STD_LOGIC;
  signal btf_addsub_i_n_134 : STD_LOGIC;
  signal btf_addsub_i_n_135 : STD_LOGIC;
  signal btf_addsub_i_n_136 : STD_LOGIC;
  signal btf_addsub_i_n_137 : STD_LOGIC;
  signal btf_addsub_i_n_138 : STD_LOGIC;
  signal btf_addsub_i_n_139 : STD_LOGIC;
  signal btf_addsub_i_n_14 : STD_LOGIC;
  signal btf_addsub_i_n_140 : STD_LOGIC;
  signal btf_addsub_i_n_141 : STD_LOGIC;
  signal btf_addsub_i_n_142 : STD_LOGIC;
  signal btf_addsub_i_n_143 : STD_LOGIC;
  signal btf_addsub_i_n_144 : STD_LOGIC;
  signal btf_addsub_i_n_145 : STD_LOGIC;
  signal btf_addsub_i_n_146 : STD_LOGIC;
  signal btf_addsub_i_n_147 : STD_LOGIC;
  signal btf_addsub_i_n_148 : STD_LOGIC;
  signal btf_addsub_i_n_149 : STD_LOGIC;
  signal btf_addsub_i_n_15 : STD_LOGIC;
  signal btf_addsub_i_n_150 : STD_LOGIC;
  signal btf_addsub_i_n_151 : STD_LOGIC;
  signal btf_addsub_i_n_152 : STD_LOGIC;
  signal btf_addsub_i_n_153 : STD_LOGIC;
  signal btf_addsub_i_n_154 : STD_LOGIC;
  signal btf_addsub_i_n_155 : STD_LOGIC;
  signal btf_addsub_i_n_156 : STD_LOGIC;
  signal btf_addsub_i_n_157 : STD_LOGIC;
  signal btf_addsub_i_n_158 : STD_LOGIC;
  signal btf_addsub_i_n_159 : STD_LOGIC;
  signal btf_addsub_i_n_16 : STD_LOGIC;
  signal btf_addsub_i_n_17 : STD_LOGIC;
  signal btf_addsub_i_n_18 : STD_LOGIC;
  signal btf_addsub_i_n_19 : STD_LOGIC;
  signal btf_addsub_i_n_2 : STD_LOGIC;
  signal btf_addsub_i_n_20 : STD_LOGIC;
  signal btf_addsub_i_n_21 : STD_LOGIC;
  signal btf_addsub_i_n_22 : STD_LOGIC;
  signal btf_addsub_i_n_23 : STD_LOGIC;
  signal btf_addsub_i_n_24 : STD_LOGIC;
  signal btf_addsub_i_n_25 : STD_LOGIC;
  signal btf_addsub_i_n_26 : STD_LOGIC;
  signal btf_addsub_i_n_27 : STD_LOGIC;
  signal btf_addsub_i_n_28 : STD_LOGIC;
  signal btf_addsub_i_n_29 : STD_LOGIC;
  signal btf_addsub_i_n_3 : STD_LOGIC;
  signal btf_addsub_i_n_30 : STD_LOGIC;
  signal btf_addsub_i_n_31 : STD_LOGIC;
  signal btf_addsub_i_n_32 : STD_LOGIC;
  signal btf_addsub_i_n_33 : STD_LOGIC;
  signal btf_addsub_i_n_34 : STD_LOGIC;
  signal btf_addsub_i_n_35 : STD_LOGIC;
  signal btf_addsub_i_n_36 : STD_LOGIC;
  signal btf_addsub_i_n_37 : STD_LOGIC;
  signal btf_addsub_i_n_38 : STD_LOGIC;
  signal btf_addsub_i_n_39 : STD_LOGIC;
  signal btf_addsub_i_n_4 : STD_LOGIC;
  signal btf_addsub_i_n_40 : STD_LOGIC;
  signal btf_addsub_i_n_41 : STD_LOGIC;
  signal btf_addsub_i_n_42 : STD_LOGIC;
  signal btf_addsub_i_n_43 : STD_LOGIC;
  signal btf_addsub_i_n_44 : STD_LOGIC;
  signal btf_addsub_i_n_45 : STD_LOGIC;
  signal btf_addsub_i_n_46 : STD_LOGIC;
  signal btf_addsub_i_n_47 : STD_LOGIC;
  signal btf_addsub_i_n_48 : STD_LOGIC;
  signal btf_addsub_i_n_49 : STD_LOGIC;
  signal btf_addsub_i_n_5 : STD_LOGIC;
  signal btf_addsub_i_n_50 : STD_LOGIC;
  signal btf_addsub_i_n_51 : STD_LOGIC;
  signal btf_addsub_i_n_52 : STD_LOGIC;
  signal btf_addsub_i_n_53 : STD_LOGIC;
  signal btf_addsub_i_n_54 : STD_LOGIC;
  signal btf_addsub_i_n_55 : STD_LOGIC;
  signal btf_addsub_i_n_56 : STD_LOGIC;
  signal btf_addsub_i_n_57 : STD_LOGIC;
  signal btf_addsub_i_n_58 : STD_LOGIC;
  signal btf_addsub_i_n_59 : STD_LOGIC;
  signal btf_addsub_i_n_6 : STD_LOGIC;
  signal btf_addsub_i_n_60 : STD_LOGIC;
  signal btf_addsub_i_n_61 : STD_LOGIC;
  signal btf_addsub_i_n_62 : STD_LOGIC;
  signal btf_addsub_i_n_63 : STD_LOGIC;
  signal btf_addsub_i_n_64 : STD_LOGIC;
  signal btf_addsub_i_n_65 : STD_LOGIC;
  signal btf_addsub_i_n_66 : STD_LOGIC;
  signal btf_addsub_i_n_67 : STD_LOGIC;
  signal btf_addsub_i_n_68 : STD_LOGIC;
  signal btf_addsub_i_n_69 : STD_LOGIC;
  signal btf_addsub_i_n_7 : STD_LOGIC;
  signal btf_addsub_i_n_70 : STD_LOGIC;
  signal btf_addsub_i_n_71 : STD_LOGIC;
  signal btf_addsub_i_n_72 : STD_LOGIC;
  signal btf_addsub_i_n_73 : STD_LOGIC;
  signal btf_addsub_i_n_74 : STD_LOGIC;
  signal btf_addsub_i_n_75 : STD_LOGIC;
  signal btf_addsub_i_n_76 : STD_LOGIC;
  signal btf_addsub_i_n_77 : STD_LOGIC;
  signal btf_addsub_i_n_78 : STD_LOGIC;
  signal btf_addsub_i_n_79 : STD_LOGIC;
  signal btf_addsub_i_n_8 : STD_LOGIC;
  signal btf_addsub_i_n_80 : STD_LOGIC;
  signal btf_addsub_i_n_81 : STD_LOGIC;
  signal btf_addsub_i_n_82 : STD_LOGIC;
  signal btf_addsub_i_n_83 : STD_LOGIC;
  signal btf_addsub_i_n_84 : STD_LOGIC;
  signal btf_addsub_i_n_85 : STD_LOGIC;
  signal btf_addsub_i_n_86 : STD_LOGIC;
  signal btf_addsub_i_n_87 : STD_LOGIC;
  signal btf_addsub_i_n_88 : STD_LOGIC;
  signal btf_addsub_i_n_89 : STD_LOGIC;
  signal btf_addsub_i_n_9 : STD_LOGIC;
  signal btf_addsub_i_n_90 : STD_LOGIC;
  signal btf_addsub_i_n_91 : STD_LOGIC;
  signal btf_addsub_i_n_92 : STD_LOGIC;
  signal btf_addsub_i_n_93 : STD_LOGIC;
  signal btf_addsub_i_n_94 : STD_LOGIC;
  signal btf_addsub_i_n_95 : STD_LOGIC;
  signal btf_addsub_i_n_96 : STD_LOGIC;
  signal btf_addsub_i_n_97 : STD_LOGIC;
  signal btf_addsub_i_n_98 : STD_LOGIC;
  signal btf_addsub_i_n_99 : STD_LOGIC;
  signal btf_modmul_i_n_0 : STD_LOGIC;
  signal btf_modmul_i_n_1 : STD_LOGIC;
  signal btf_modmul_i_n_10 : STD_LOGIC;
  signal btf_modmul_i_n_11 : STD_LOGIC;
  signal btf_modmul_i_n_12 : STD_LOGIC;
  signal btf_modmul_i_n_13 : STD_LOGIC;
  signal btf_modmul_i_n_14 : STD_LOGIC;
  signal btf_modmul_i_n_15 : STD_LOGIC;
  signal btf_modmul_i_n_16 : STD_LOGIC;
  signal btf_modmul_i_n_17 : STD_LOGIC;
  signal btf_modmul_i_n_18 : STD_LOGIC;
  signal btf_modmul_i_n_19 : STD_LOGIC;
  signal btf_modmul_i_n_2 : STD_LOGIC;
  signal btf_modmul_i_n_20 : STD_LOGIC;
  signal btf_modmul_i_n_21 : STD_LOGIC;
  signal btf_modmul_i_n_22 : STD_LOGIC;
  signal btf_modmul_i_n_23 : STD_LOGIC;
  signal btf_modmul_i_n_24 : STD_LOGIC;
  signal btf_modmul_i_n_25 : STD_LOGIC;
  signal btf_modmul_i_n_26 : STD_LOGIC;
  signal btf_modmul_i_n_27 : STD_LOGIC;
  signal btf_modmul_i_n_28 : STD_LOGIC;
  signal btf_modmul_i_n_29 : STD_LOGIC;
  signal btf_modmul_i_n_3 : STD_LOGIC;
  signal btf_modmul_i_n_30 : STD_LOGIC;
  signal btf_modmul_i_n_31 : STD_LOGIC;
  signal btf_modmul_i_n_32 : STD_LOGIC;
  signal btf_modmul_i_n_33 : STD_LOGIC;
  signal btf_modmul_i_n_34 : STD_LOGIC;
  signal btf_modmul_i_n_35 : STD_LOGIC;
  signal btf_modmul_i_n_36 : STD_LOGIC;
  signal btf_modmul_i_n_37 : STD_LOGIC;
  signal btf_modmul_i_n_38 : STD_LOGIC;
  signal btf_modmul_i_n_39 : STD_LOGIC;
  signal btf_modmul_i_n_4 : STD_LOGIC;
  signal btf_modmul_i_n_40 : STD_LOGIC;
  signal btf_modmul_i_n_41 : STD_LOGIC;
  signal btf_modmul_i_n_42 : STD_LOGIC;
  signal btf_modmul_i_n_43 : STD_LOGIC;
  signal btf_modmul_i_n_44 : STD_LOGIC;
  signal btf_modmul_i_n_45 : STD_LOGIC;
  signal btf_modmul_i_n_46 : STD_LOGIC;
  signal btf_modmul_i_n_47 : STD_LOGIC;
  signal btf_modmul_i_n_48 : STD_LOGIC;
  signal btf_modmul_i_n_49 : STD_LOGIC;
  signal btf_modmul_i_n_5 : STD_LOGIC;
  signal btf_modmul_i_n_50 : STD_LOGIC;
  signal btf_modmul_i_n_51 : STD_LOGIC;
  signal btf_modmul_i_n_52 : STD_LOGIC;
  signal btf_modmul_i_n_53 : STD_LOGIC;
  signal btf_modmul_i_n_54 : STD_LOGIC;
  signal btf_modmul_i_n_55 : STD_LOGIC;
  signal btf_modmul_i_n_56 : STD_LOGIC;
  signal btf_modmul_i_n_57 : STD_LOGIC;
  signal btf_modmul_i_n_58 : STD_LOGIC;
  signal btf_modmul_i_n_59 : STD_LOGIC;
  signal btf_modmul_i_n_6 : STD_LOGIC;
  signal btf_modmul_i_n_60 : STD_LOGIC;
  signal btf_modmul_i_n_61 : STD_LOGIC;
  signal btf_modmul_i_n_62 : STD_LOGIC;
  signal btf_modmul_i_n_63 : STD_LOGIC;
  signal btf_modmul_i_n_64 : STD_LOGIC;
  signal btf_modmul_i_n_65 : STD_LOGIC;
  signal btf_modmul_i_n_66 : STD_LOGIC;
  signal btf_modmul_i_n_67 : STD_LOGIC;
  signal btf_modmul_i_n_68 : STD_LOGIC;
  signal btf_modmul_i_n_69 : STD_LOGIC;
  signal btf_modmul_i_n_7 : STD_LOGIC;
  signal btf_modmul_i_n_70 : STD_LOGIC;
  signal btf_modmul_i_n_71 : STD_LOGIC;
  signal btf_modmul_i_n_72 : STD_LOGIC;
  signal btf_modmul_i_n_73 : STD_LOGIC;
  signal btf_modmul_i_n_74 : STD_LOGIC;
  signal btf_modmul_i_n_75 : STD_LOGIC;
  signal btf_modmul_i_n_76 : STD_LOGIC;
  signal btf_modmul_i_n_77 : STD_LOGIC;
  signal btf_modmul_i_n_78 : STD_LOGIC;
  signal btf_modmul_i_n_79 : STD_LOGIC;
  signal btf_modmul_i_n_8 : STD_LOGIC;
  signal btf_modmul_i_n_80 : STD_LOGIC;
  signal btf_modmul_i_n_81 : STD_LOGIC;
  signal btf_modmul_i_n_82 : STD_LOGIC;
  signal btf_modmul_i_n_83 : STD_LOGIC;
  signal btf_modmul_i_n_84 : STD_LOGIC;
  signal btf_modmul_i_n_85 : STD_LOGIC;
  signal btf_modmul_i_n_86 : STD_LOGIC;
  signal btf_modmul_i_n_87 : STD_LOGIC;
  signal btf_modmul_i_n_88 : STD_LOGIC;
  signal btf_modmul_i_n_89 : STD_LOGIC;
  signal btf_modmul_i_n_9 : STD_LOGIC;
  signal btf_modmul_i_n_90 : STD_LOGIC;
  signal btf_modmul_i_n_91 : STD_LOGIC;
  signal btf_modmul_i_n_92 : STD_LOGIC;
  signal btf_modmul_i_n_93 : STD_LOGIC;
  signal btf_modmul_i_n_94 : STD_LOGIC;
  signal btf_modmul_i_n_95 : STD_LOGIC;
  signal e_bf_1DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal e_divby2_i_n_0 : STD_LOGIC;
  signal e_divby2_i_n_1 : STD_LOGIC;
  signal e_divby2_i_n_10 : STD_LOGIC;
  signal e_divby2_i_n_11 : STD_LOGIC;
  signal e_divby2_i_n_12 : STD_LOGIC;
  signal e_divby2_i_n_13 : STD_LOGIC;
  signal e_divby2_i_n_14 : STD_LOGIC;
  signal e_divby2_i_n_15 : STD_LOGIC;
  signal e_divby2_i_n_16 : STD_LOGIC;
  signal e_divby2_i_n_17 : STD_LOGIC;
  signal e_divby2_i_n_18 : STD_LOGIC;
  signal e_divby2_i_n_19 : STD_LOGIC;
  signal e_divby2_i_n_2 : STD_LOGIC;
  signal e_divby2_i_n_20 : STD_LOGIC;
  signal e_divby2_i_n_21 : STD_LOGIC;
  signal e_divby2_i_n_22 : STD_LOGIC;
  signal e_divby2_i_n_23 : STD_LOGIC;
  signal e_divby2_i_n_3 : STD_LOGIC;
  signal e_divby2_i_n_4 : STD_LOGIC;
  signal e_divby2_i_n_5 : STD_LOGIC;
  signal e_divby2_i_n_6 : STD_LOGIC;
  signal e_divby2_i_n_7 : STD_LOGIC;
  signal e_divby2_i_n_8 : STD_LOGIC;
  signal e_divby2_i_n_9 : STD_LOGIC;
  signal madd : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal o_bf_1DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal o_divby2_i_n_0 : STD_LOGIC;
  signal o_divby2_i_n_1 : STD_LOGIC;
  signal o_divby2_i_n_10 : STD_LOGIC;
  signal o_divby2_i_n_11 : STD_LOGIC;
  signal o_divby2_i_n_12 : STD_LOGIC;
  signal o_divby2_i_n_13 : STD_LOGIC;
  signal o_divby2_i_n_14 : STD_LOGIC;
  signal o_divby2_i_n_15 : STD_LOGIC;
  signal o_divby2_i_n_16 : STD_LOGIC;
  signal o_divby2_i_n_17 : STD_LOGIC;
  signal o_divby2_i_n_18 : STD_LOGIC;
  signal o_divby2_i_n_19 : STD_LOGIC;
  signal o_divby2_i_n_2 : STD_LOGIC;
  signal o_divby2_i_n_20 : STD_LOGIC;
  signal o_divby2_i_n_21 : STD_LOGIC;
  signal o_divby2_i_n_22 : STD_LOGIC;
  signal o_divby2_i_n_23 : STD_LOGIC;
  signal o_divby2_i_n_3 : STD_LOGIC;
  signal o_divby2_i_n_4 : STD_LOGIC;
  signal o_divby2_i_n_5 : STD_LOGIC;
  signal o_divby2_i_n_6 : STD_LOGIC;
  signal o_divby2_i_n_7 : STD_LOGIC;
  signal o_divby2_i_n_8 : STD_LOGIC;
  signal o_divby2_i_n_9 : STD_LOGIC;
begin
btf_addsub_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub
     port map (
      D(31) => btf_addsub_i_n_0,
      D(30) => btf_addsub_i_n_1,
      D(29) => btf_addsub_i_n_2,
      D(28) => btf_addsub_i_n_3,
      D(27) => btf_addsub_i_n_4,
      D(26) => btf_addsub_i_n_5,
      D(25) => btf_addsub_i_n_6,
      D(24) => btf_addsub_i_n_7,
      D(23) => btf_addsub_i_n_8,
      D(22) => btf_addsub_i_n_9,
      D(21) => btf_addsub_i_n_10,
      D(20) => btf_addsub_i_n_11,
      D(19) => btf_addsub_i_n_12,
      D(18) => btf_addsub_i_n_13,
      D(17) => btf_addsub_i_n_14,
      D(16) => btf_addsub_i_n_15,
      D(15) => btf_addsub_i_n_16,
      D(14) => btf_addsub_i_n_17,
      D(13) => btf_addsub_i_n_18,
      D(12) => btf_addsub_i_n_19,
      D(11) => btf_addsub_i_n_20,
      D(10) => btf_addsub_i_n_21,
      D(9) => btf_addsub_i_n_22,
      D(8) => btf_addsub_i_n_23,
      D(7) => btf_addsub_i_n_24,
      D(6) => btf_addsub_i_n_25,
      D(5) => btf_addsub_i_n_26,
      D(4) => btf_addsub_i_n_27,
      D(3) => btf_addsub_i_n_28,
      D(2) => btf_addsub_i_n_29,
      D(1) => btf_addsub_i_n_30,
      D(0) => btf_addsub_i_n_31,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(3) => btf_addsub_i_n_136,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(2) => btf_addsub_i_n_137,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(1) => btf_addsub_i_n_138,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(0) => btf_addsub_i_n_139,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(3) => btf_addsub_i_n_140,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(2) => btf_addsub_i_n_141,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(1) => btf_addsub_i_n_142,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(0) => btf_addsub_i_n_143,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(3) => btf_addsub_i_n_144,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(2) => btf_addsub_i_n_145,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(1) => btf_addsub_i_n_146,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(0) => btf_addsub_i_n_147,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(3) => btf_addsub_i_n_148,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(2) => btf_addsub_i_n_149,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(1) => btf_addsub_i_n_150,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(0) => btf_addsub_i_n_151,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(3) => btf_addsub_i_n_152,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(2) => btf_addsub_i_n_153,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(1) => btf_addsub_i_n_154,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(0) => btf_addsub_i_n_155,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(3) => btf_addsub_i_n_156,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(2) => btf_addsub_i_n_157,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(1) => btf_addsub_i_n_158,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(0) => btf_addsub_i_n_159,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(3) => btf_addsub_i_n_128,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(2) => btf_addsub_i_n_129,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(1) => btf_addsub_i_n_130,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\(0) => btf_addsub_i_n_131,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(3) => btf_addsub_i_n_132,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(2) => btf_addsub_i_n_133,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(1) => btf_addsub_i_n_134,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(0) => btf_addsub_i_n_135,
      DI(3) => btf_modmul_i_n_28,
      DI(2) => btf_modmul_i_n_29,
      DI(1) => btf_modmul_i_n_30,
      DI(0) => btf_modmul_i_n_31,
      Q(31) => btf_addsub_i_n_32,
      Q(30) => btf_addsub_i_n_33,
      Q(29) => btf_addsub_i_n_34,
      Q(28) => btf_addsub_i_n_35,
      Q(27) => btf_addsub_i_n_36,
      Q(26) => btf_addsub_i_n_37,
      Q(25) => btf_addsub_i_n_38,
      Q(24) => btf_addsub_i_n_39,
      Q(23) => btf_addsub_i_n_40,
      Q(22) => btf_addsub_i_n_41,
      Q(21) => btf_addsub_i_n_42,
      Q(20) => btf_addsub_i_n_43,
      Q(19) => btf_addsub_i_n_44,
      Q(18) => btf_addsub_i_n_45,
      Q(17) => btf_addsub_i_n_46,
      Q(16) => btf_addsub_i_n_47,
      Q(15) => btf_addsub_i_n_48,
      Q(14) => btf_addsub_i_n_49,
      Q(13) => btf_addsub_i_n_50,
      Q(12) => btf_addsub_i_n_51,
      Q(11) => btf_addsub_i_n_52,
      Q(10) => btf_addsub_i_n_53,
      Q(9) => btf_addsub_i_n_54,
      Q(8) => btf_addsub_i_n_55,
      Q(7) => btf_addsub_i_n_56,
      Q(6) => btf_addsub_i_n_57,
      Q(5) => btf_addsub_i_n_58,
      Q(4) => btf_addsub_i_n_59,
      Q(3) => btf_addsub_i_n_60,
      Q(2) => btf_addsub_i_n_61,
      Q(1) => btf_addsub_i_n_62,
      Q(0) => btf_addsub_i_n_63,
      S(3) => btf_modmul_i_n_32,
      S(2) => btf_modmul_i_n_33,
      S(1) => btf_modmul_i_n_34,
      S(0) => btf_modmul_i_n_35,
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(12 downto 9),
      \madd_reg_reg[31]\(31) => btf_modmul_i_n_36,
      \madd_reg_reg[31]\(30) => btf_modmul_i_n_37,
      \madd_reg_reg[31]\(29) => btf_modmul_i_n_38,
      \madd_reg_reg[31]\(28) => btf_modmul_i_n_39,
      \madd_reg_reg[31]\(27) => btf_modmul_i_n_40,
      \madd_reg_reg[31]\(26) => btf_modmul_i_n_41,
      \madd_reg_reg[31]\(25) => btf_modmul_i_n_42,
      \madd_reg_reg[31]\(24) => btf_modmul_i_n_43,
      \madd_reg_reg[31]\(23) => btf_modmul_i_n_44,
      \madd_reg_reg[31]\(22) => btf_modmul_i_n_45,
      \madd_reg_reg[31]\(21) => btf_modmul_i_n_46,
      \madd_reg_reg[31]\(20) => btf_modmul_i_n_47,
      \madd_reg_reg[31]\(19) => btf_modmul_i_n_48,
      \madd_reg_reg[31]\(18) => btf_modmul_i_n_49,
      \madd_reg_reg[31]\(17) => btf_modmul_i_n_50,
      \madd_reg_reg[31]\(16) => btf_modmul_i_n_51,
      \madd_reg_reg[31]\(15) => btf_modmul_i_n_52,
      \madd_reg_reg[31]\(14) => btf_modmul_i_n_53,
      \madd_reg_reg[31]\(13) => btf_modmul_i_n_54,
      \madd_reg_reg[31]\(12) => btf_modmul_i_n_55,
      \madd_reg_reg[31]\(11) => btf_modmul_i_n_56,
      \madd_reg_reg[31]\(10) => btf_modmul_i_n_57,
      \madd_reg_reg[31]\(9) => btf_modmul_i_n_58,
      \madd_reg_reg[31]\(8) => btf_modmul_i_n_59,
      \madd_reg_reg[31]\(7) => btf_modmul_i_n_60,
      \madd_reg_reg[31]\(6) => btf_modmul_i_n_61,
      \madd_reg_reg[31]\(5) => btf_modmul_i_n_62,
      \madd_reg_reg[31]\(4) => btf_modmul_i_n_63,
      \madd_reg_reg[31]\(3) => btf_modmul_i_n_64,
      \madd_reg_reg[31]\(2) => btf_modmul_i_n_65,
      \madd_reg_reg[31]\(1) => btf_modmul_i_n_66,
      \madd_reg_reg[31]\(0) => btf_modmul_i_n_67,
      \madd_reg_reg[32]\(32 downto 0) => madd(32 downto 0),
      \msub_reg_reg[11]\(3) => btf_modmul_i_n_20,
      \msub_reg_reg[11]\(2) => btf_modmul_i_n_21,
      \msub_reg_reg[11]\(1) => btf_modmul_i_n_22,
      \msub_reg_reg[11]\(0) => btf_modmul_i_n_23,
      \msub_reg_reg[11]_0\(3) => btf_modmul_i_n_72,
      \msub_reg_reg[11]_0\(2) => btf_modmul_i_n_73,
      \msub_reg_reg[11]_0\(1) => btf_modmul_i_n_74,
      \msub_reg_reg[11]_0\(0) => btf_modmul_i_n_75,
      \msub_reg_reg[15]\(3) => btf_modmul_i_n_16,
      \msub_reg_reg[15]\(2) => btf_modmul_i_n_17,
      \msub_reg_reg[15]\(1) => btf_modmul_i_n_18,
      \msub_reg_reg[15]\(0) => btf_modmul_i_n_19,
      \msub_reg_reg[15]_0\(3) => btf_modmul_i_n_76,
      \msub_reg_reg[15]_0\(2) => btf_modmul_i_n_77,
      \msub_reg_reg[15]_0\(1) => btf_modmul_i_n_78,
      \msub_reg_reg[15]_0\(0) => btf_modmul_i_n_79,
      \msub_reg_reg[19]\(3) => btf_modmul_i_n_12,
      \msub_reg_reg[19]\(2) => btf_modmul_i_n_13,
      \msub_reg_reg[19]\(1) => btf_modmul_i_n_14,
      \msub_reg_reg[19]\(0) => btf_modmul_i_n_15,
      \msub_reg_reg[19]_0\(3) => btf_modmul_i_n_80,
      \msub_reg_reg[19]_0\(2) => btf_modmul_i_n_81,
      \msub_reg_reg[19]_0\(1) => btf_modmul_i_n_82,
      \msub_reg_reg[19]_0\(0) => btf_modmul_i_n_83,
      \msub_reg_reg[23]\(3) => btf_modmul_i_n_8,
      \msub_reg_reg[23]\(2) => btf_modmul_i_n_9,
      \msub_reg_reg[23]\(1) => btf_modmul_i_n_10,
      \msub_reg_reg[23]\(0) => btf_modmul_i_n_11,
      \msub_reg_reg[23]_0\(3) => btf_modmul_i_n_84,
      \msub_reg_reg[23]_0\(2) => btf_modmul_i_n_85,
      \msub_reg_reg[23]_0\(1) => btf_modmul_i_n_86,
      \msub_reg_reg[23]_0\(0) => btf_modmul_i_n_87,
      \msub_reg_reg[27]\(3) => btf_modmul_i_n_4,
      \msub_reg_reg[27]\(2) => btf_modmul_i_n_5,
      \msub_reg_reg[27]\(1) => btf_modmul_i_n_6,
      \msub_reg_reg[27]\(0) => btf_modmul_i_n_7,
      \msub_reg_reg[27]_0\(3) => btf_modmul_i_n_88,
      \msub_reg_reg[27]_0\(2) => btf_modmul_i_n_89,
      \msub_reg_reg[27]_0\(1) => btf_modmul_i_n_90,
      \msub_reg_reg[27]_0\(0) => btf_modmul_i_n_91,
      \msub_reg_reg[31]\(3) => btf_modmul_i_n_0,
      \msub_reg_reg[31]\(2) => btf_modmul_i_n_1,
      \msub_reg_reg[31]\(1) => btf_modmul_i_n_2,
      \msub_reg_reg[31]\(0) => btf_modmul_i_n_3,
      \msub_reg_reg[31]_0\(3) => btf_modmul_i_n_92,
      \msub_reg_reg[31]_0\(2) => btf_modmul_i_n_93,
      \msub_reg_reg[31]_0\(1) => btf_modmul_i_n_94,
      \msub_reg_reg[31]_0\(0) => btf_modmul_i_n_95,
      \msub_reg_reg[7]\(3) => btf_modmul_i_n_24,
      \msub_reg_reg[7]\(2) => btf_modmul_i_n_25,
      \msub_reg_reg[7]\(1) => btf_modmul_i_n_26,
      \msub_reg_reg[7]\(0) => btf_modmul_i_n_27,
      \msub_reg_reg[7]_0\(3) => btf_modmul_i_n_68,
      \msub_reg_reg[7]_0\(2) => btf_modmul_i_n_69,
      \msub_reg_reg[7]_0\(1) => btf_modmul_i_n_70,
      \msub_reg_reg[7]_0\(0) => btf_modmul_i_n_71,
      \msub_res_reg_reg[31]\(31) => btf_addsub_i_n_64,
      \msub_res_reg_reg[31]\(30) => btf_addsub_i_n_65,
      \msub_res_reg_reg[31]\(29) => btf_addsub_i_n_66,
      \msub_res_reg_reg[31]\(28) => btf_addsub_i_n_67,
      \msub_res_reg_reg[31]\(27) => btf_addsub_i_n_68,
      \msub_res_reg_reg[31]\(26) => btf_addsub_i_n_69,
      \msub_res_reg_reg[31]\(25) => btf_addsub_i_n_70,
      \msub_res_reg_reg[31]\(24) => btf_addsub_i_n_71,
      \msub_res_reg_reg[31]\(23) => btf_addsub_i_n_72,
      \msub_res_reg_reg[31]\(22) => btf_addsub_i_n_73,
      \msub_res_reg_reg[31]\(21) => btf_addsub_i_n_74,
      \msub_res_reg_reg[31]\(20) => btf_addsub_i_n_75,
      \msub_res_reg_reg[31]\(19) => btf_addsub_i_n_76,
      \msub_res_reg_reg[31]\(18) => btf_addsub_i_n_77,
      \msub_res_reg_reg[31]\(17) => btf_addsub_i_n_78,
      \msub_res_reg_reg[31]\(16) => btf_addsub_i_n_79,
      \msub_res_reg_reg[31]\(15) => btf_addsub_i_n_80,
      \msub_res_reg_reg[31]\(14) => btf_addsub_i_n_81,
      \msub_res_reg_reg[31]\(13) => btf_addsub_i_n_82,
      \msub_res_reg_reg[31]\(12) => btf_addsub_i_n_83,
      \msub_res_reg_reg[31]\(11) => btf_addsub_i_n_84,
      \msub_res_reg_reg[31]\(10) => btf_addsub_i_n_85,
      \msub_res_reg_reg[31]\(9) => btf_addsub_i_n_86,
      \msub_res_reg_reg[31]\(8) => btf_addsub_i_n_87,
      \msub_res_reg_reg[31]\(7) => btf_addsub_i_n_88,
      \msub_res_reg_reg[31]\(6) => btf_addsub_i_n_89,
      \msub_res_reg_reg[31]\(5) => btf_addsub_i_n_90,
      \msub_res_reg_reg[31]\(4) => btf_addsub_i_n_91,
      \msub_res_reg_reg[31]\(3) => btf_addsub_i_n_92,
      \msub_res_reg_reg[31]\(2) => btf_addsub_i_n_93,
      \msub_res_reg_reg[31]\(1) => btf_addsub_i_n_94,
      \msub_res_reg_reg[31]\(0) => btf_addsub_i_n_95,
      \msub_res_reg_reg[31]_0\(31) => btf_addsub_i_n_96,
      \msub_res_reg_reg[31]_0\(30) => btf_addsub_i_n_97,
      \msub_res_reg_reg[31]_0\(29) => btf_addsub_i_n_98,
      \msub_res_reg_reg[31]_0\(28) => btf_addsub_i_n_99,
      \msub_res_reg_reg[31]_0\(27) => btf_addsub_i_n_100,
      \msub_res_reg_reg[31]_0\(26) => btf_addsub_i_n_101,
      \msub_res_reg_reg[31]_0\(25) => btf_addsub_i_n_102,
      \msub_res_reg_reg[31]_0\(24) => btf_addsub_i_n_103,
      \msub_res_reg_reg[31]_0\(23) => btf_addsub_i_n_104,
      \msub_res_reg_reg[31]_0\(22) => btf_addsub_i_n_105,
      \msub_res_reg_reg[31]_0\(21) => btf_addsub_i_n_106,
      \msub_res_reg_reg[31]_0\(20) => btf_addsub_i_n_107,
      \msub_res_reg_reg[31]_0\(19) => btf_addsub_i_n_108,
      \msub_res_reg_reg[31]_0\(18) => btf_addsub_i_n_109,
      \msub_res_reg_reg[31]_0\(17) => btf_addsub_i_n_110,
      \msub_res_reg_reg[31]_0\(16) => btf_addsub_i_n_111,
      \msub_res_reg_reg[31]_0\(15) => btf_addsub_i_n_112,
      \msub_res_reg_reg[31]_0\(14) => btf_addsub_i_n_113,
      \msub_res_reg_reg[31]_0\(13) => btf_addsub_i_n_114,
      \msub_res_reg_reg[31]_0\(12) => btf_addsub_i_n_115,
      \msub_res_reg_reg[31]_0\(11) => btf_addsub_i_n_116,
      \msub_res_reg_reg[31]_0\(10) => btf_addsub_i_n_117,
      \msub_res_reg_reg[31]_0\(9) => btf_addsub_i_n_118,
      \msub_res_reg_reg[31]_0\(8) => btf_addsub_i_n_119,
      \msub_res_reg_reg[31]_0\(7) => btf_addsub_i_n_120,
      \msub_res_reg_reg[31]_0\(6) => btf_addsub_i_n_121,
      \msub_res_reg_reg[31]_0\(5) => btf_addsub_i_n_122,
      \msub_res_reg_reg[31]_0\(4) => btf_addsub_i_n_123,
      \msub_res_reg_reg[31]_0\(3) => btf_addsub_i_n_124,
      \msub_res_reg_reg[31]_0\(2) => btf_addsub_i_n_125,
      \msub_res_reg_reg[31]_0\(1) => btf_addsub_i_n_126,
      \msub_res_reg_reg[31]_0\(0) => btf_addsub_i_n_127,
      \y_reg[11]\(3) => e_divby2_i_n_1,
      \y_reg[11]\(2) => e_divby2_i_n_2,
      \y_reg[11]\(1) => e_divby2_i_n_3,
      \y_reg[11]\(0) => e_divby2_i_n_4,
      \y_reg[11]_0\(3) => o_divby2_i_n_1,
      \y_reg[11]_0\(2) => o_divby2_i_n_2,
      \y_reg[11]_0\(1) => o_divby2_i_n_3,
      \y_reg[11]_0\(0) => o_divby2_i_n_4,
      \y_reg[15]\(3) => e_divby2_i_n_5,
      \y_reg[15]\(2) => e_divby2_i_n_6,
      \y_reg[15]\(1) => e_divby2_i_n_7,
      \y_reg[15]\(0) => e_divby2_i_n_8,
      \y_reg[15]_0\(3) => o_divby2_i_n_5,
      \y_reg[15]_0\(2) => o_divby2_i_n_6,
      \y_reg[15]_0\(1) => o_divby2_i_n_7,
      \y_reg[15]_0\(0) => o_divby2_i_n_8,
      \y_reg[19]\(3) => e_divby2_i_n_9,
      \y_reg[19]\(2) => e_divby2_i_n_10,
      \y_reg[19]\(1) => e_divby2_i_n_11,
      \y_reg[19]\(0) => e_divby2_i_n_12,
      \y_reg[19]_0\(3) => o_divby2_i_n_9,
      \y_reg[19]_0\(2) => o_divby2_i_n_10,
      \y_reg[19]_0\(1) => o_divby2_i_n_11,
      \y_reg[19]_0\(0) => o_divby2_i_n_12,
      \y_reg[23]\(3) => e_divby2_i_n_13,
      \y_reg[23]\(2) => e_divby2_i_n_14,
      \y_reg[23]\(1) => e_divby2_i_n_15,
      \y_reg[23]\(0) => e_divby2_i_n_16,
      \y_reg[23]_0\(3) => o_divby2_i_n_13,
      \y_reg[23]_0\(2) => o_divby2_i_n_14,
      \y_reg[23]_0\(1) => o_divby2_i_n_15,
      \y_reg[23]_0\(0) => o_divby2_i_n_16,
      \y_reg[27]\(3) => e_divby2_i_n_17,
      \y_reg[27]\(2) => e_divby2_i_n_18,
      \y_reg[27]\(1) => e_divby2_i_n_19,
      \y_reg[27]\(0) => e_divby2_i_n_20,
      \y_reg[27]_0\(3) => o_divby2_i_n_17,
      \y_reg[27]_0\(2) => o_divby2_i_n_18,
      \y_reg[27]_0\(1) => o_divby2_i_n_19,
      \y_reg[27]_0\(0) => o_divby2_i_n_20,
      \y_reg[31]\(2) => e_divby2_i_n_21,
      \y_reg[31]\(1) => e_divby2_i_n_22,
      \y_reg[31]\(0) => e_divby2_i_n_23,
      \y_reg[31]_0\(2) => o_divby2_i_n_21,
      \y_reg[31]_0\(1) => o_divby2_i_n_22,
      \y_reg[31]_0\(0) => o_divby2_i_n_23,
      \y_reg[3]\(0) => e_divby2_i_n_0,
      \y_reg[3]_0\(0) => o_divby2_i_n_0
    );
btf_modmul_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul
     port map (
      \B_reg[11]\(3) => btf_modmul_i_n_72,
      \B_reg[11]\(2) => btf_modmul_i_n_73,
      \B_reg[11]\(1) => btf_modmul_i_n_74,
      \B_reg[11]\(0) => btf_modmul_i_n_75,
      \B_reg[15]\(3) => btf_modmul_i_n_76,
      \B_reg[15]\(2) => btf_modmul_i_n_77,
      \B_reg[15]\(1) => btf_modmul_i_n_78,
      \B_reg[15]\(0) => btf_modmul_i_n_79,
      \B_reg[19]\(3) => btf_modmul_i_n_80,
      \B_reg[19]\(2) => btf_modmul_i_n_81,
      \B_reg[19]\(1) => btf_modmul_i_n_82,
      \B_reg[19]\(0) => btf_modmul_i_n_83,
      \B_reg[23]\(3) => btf_modmul_i_n_84,
      \B_reg[23]\(2) => btf_modmul_i_n_85,
      \B_reg[23]\(1) => btf_modmul_i_n_86,
      \B_reg[23]\(0) => btf_modmul_i_n_87,
      \B_reg[27]\(3) => btf_modmul_i_n_88,
      \B_reg[27]\(2) => btf_modmul_i_n_89,
      \B_reg[27]\(1) => btf_modmul_i_n_90,
      \B_reg[27]\(0) => btf_modmul_i_n_91,
      \B_reg[31]\(3) => btf_modmul_i_n_92,
      \B_reg[31]\(2) => btf_modmul_i_n_93,
      \B_reg[31]\(1) => btf_modmul_i_n_94,
      \B_reg[31]\(0) => btf_modmul_i_n_95,
      \B_reg[7]\(3) => btf_modmul_i_n_68,
      \B_reg[7]\(2) => btf_modmul_i_n_69,
      \B_reg[7]\(1) => btf_modmul_i_n_70,
      \B_reg[7]\(0) => btf_modmul_i_n_71,
      \DELAY_BLOCK[12].shift_array_reg[13][0]\ => \DELAY_BLOCK[12].shift_array_reg[13][0]\,
      \DELAY_BLOCK[12].shift_array_reg[13][10]\ => \DELAY_BLOCK[12].shift_array_reg[13][10]\,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(3) => btf_modmul_i_n_20,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(2) => btf_modmul_i_n_21,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(1) => btf_modmul_i_n_22,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\(0) => btf_modmul_i_n_23,
      \DELAY_BLOCK[12].shift_array_reg[13][11]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][11]\,
      \DELAY_BLOCK[12].shift_array_reg[13][12]\ => \DELAY_BLOCK[12].shift_array_reg[13][12]\,
      \DELAY_BLOCK[12].shift_array_reg[13][13]\ => \DELAY_BLOCK[12].shift_array_reg[13][13]\,
      \DELAY_BLOCK[12].shift_array_reg[13][14]\ => \DELAY_BLOCK[12].shift_array_reg[13][14]\,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(3) => btf_modmul_i_n_16,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(2) => btf_modmul_i_n_17,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(1) => btf_modmul_i_n_18,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\(0) => btf_modmul_i_n_19,
      \DELAY_BLOCK[12].shift_array_reg[13][15]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][15]\,
      \DELAY_BLOCK[12].shift_array_reg[13][16]\ => \DELAY_BLOCK[12].shift_array_reg[13][16]\,
      \DELAY_BLOCK[12].shift_array_reg[13][17]\ => \DELAY_BLOCK[12].shift_array_reg[13][17]\,
      \DELAY_BLOCK[12].shift_array_reg[13][18]\ => \DELAY_BLOCK[12].shift_array_reg[13][18]\,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(3) => btf_modmul_i_n_12,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(2) => btf_modmul_i_n_13,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(1) => btf_modmul_i_n_14,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\(0) => btf_modmul_i_n_15,
      \DELAY_BLOCK[12].shift_array_reg[13][19]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][19]\,
      \DELAY_BLOCK[12].shift_array_reg[13][1]\ => \DELAY_BLOCK[12].shift_array_reg[13][1]\,
      \DELAY_BLOCK[12].shift_array_reg[13][20]\ => \DELAY_BLOCK[12].shift_array_reg[13][20]\,
      \DELAY_BLOCK[12].shift_array_reg[13][21]\ => \DELAY_BLOCK[12].shift_array_reg[13][21]\,
      \DELAY_BLOCK[12].shift_array_reg[13][22]\ => \DELAY_BLOCK[12].shift_array_reg[13][22]\,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(3) => btf_modmul_i_n_8,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(2) => btf_modmul_i_n_9,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(1) => btf_modmul_i_n_10,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\(0) => btf_modmul_i_n_11,
      \DELAY_BLOCK[12].shift_array_reg[13][23]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][23]\,
      \DELAY_BLOCK[12].shift_array_reg[13][24]\ => \DELAY_BLOCK[12].shift_array_reg[13][24]\,
      \DELAY_BLOCK[12].shift_array_reg[13][25]\ => \DELAY_BLOCK[12].shift_array_reg[13][25]\,
      \DELAY_BLOCK[12].shift_array_reg[13][26]\ => \DELAY_BLOCK[12].shift_array_reg[13][26]\,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(3) => btf_modmul_i_n_4,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(2) => btf_modmul_i_n_5,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(1) => btf_modmul_i_n_6,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\(0) => btf_modmul_i_n_7,
      \DELAY_BLOCK[12].shift_array_reg[13][27]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][27]\,
      \DELAY_BLOCK[12].shift_array_reg[13][28]\ => \DELAY_BLOCK[12].shift_array_reg[13][28]\,
      \DELAY_BLOCK[12].shift_array_reg[13][29]\ => \DELAY_BLOCK[12].shift_array_reg[13][29]\,
      \DELAY_BLOCK[12].shift_array_reg[13][2]\ => \DELAY_BLOCK[12].shift_array_reg[13][2]\,
      \DELAY_BLOCK[12].shift_array_reg[13][30]\ => \DELAY_BLOCK[12].shift_array_reg[13][30]\,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(3) => btf_modmul_i_n_0,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(2) => btf_modmul_i_n_1,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(1) => btf_modmul_i_n_2,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\(0) => btf_modmul_i_n_3,
      \DELAY_BLOCK[12].shift_array_reg[13][31]_0\(32 downto 0) => madd(32 downto 0),
      \DELAY_BLOCK[12].shift_array_reg[13][31]_1\ => \DELAY_BLOCK[12].shift_array_reg[13][31]\,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\ => \DELAY_BLOCK[12].shift_array_reg[13][3]\,
      \DELAY_BLOCK[12].shift_array_reg[13][4]\ => \DELAY_BLOCK[12].shift_array_reg[13][4]\,
      \DELAY_BLOCK[12].shift_array_reg[13][5]\ => \DELAY_BLOCK[12].shift_array_reg[13][5]\,
      \DELAY_BLOCK[12].shift_array_reg[13][6]\ => \DELAY_BLOCK[12].shift_array_reg[13][6]\,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(3) => btf_modmul_i_n_24,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(2) => btf_modmul_i_n_25,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(1) => btf_modmul_i_n_26,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\(0) => btf_modmul_i_n_27,
      \DELAY_BLOCK[12].shift_array_reg[13][7]_0\ => \DELAY_BLOCK[12].shift_array_reg[13][7]\,
      \DELAY_BLOCK[12].shift_array_reg[13][8]\ => \DELAY_BLOCK[12].shift_array_reg[13][8]\,
      \DELAY_BLOCK[12].shift_array_reg[13][9]\ => \DELAY_BLOCK[12].shift_array_reg[13][9]\,
      DI(3) => btf_modmul_i_n_28,
      DI(2) => btf_modmul_i_n_29,
      DI(1) => btf_modmul_i_n_30,
      DI(0) => btf_modmul_i_n_31,
      Q(31) => btf_modmul_i_n_36,
      Q(30) => btf_modmul_i_n_37,
      Q(29) => btf_modmul_i_n_38,
      Q(28) => btf_modmul_i_n_39,
      Q(27) => btf_modmul_i_n_40,
      Q(26) => btf_modmul_i_n_41,
      Q(25) => btf_modmul_i_n_42,
      Q(24) => btf_modmul_i_n_43,
      Q(23) => btf_modmul_i_n_44,
      Q(22) => btf_modmul_i_n_45,
      Q(21) => btf_modmul_i_n_46,
      Q(20) => btf_modmul_i_n_47,
      Q(19) => btf_modmul_i_n_48,
      Q(18) => btf_modmul_i_n_49,
      Q(17) => btf_modmul_i_n_50,
      Q(16) => btf_modmul_i_n_51,
      Q(15) => btf_modmul_i_n_52,
      Q(14) => btf_modmul_i_n_53,
      Q(13) => btf_modmul_i_n_54,
      Q(12) => btf_modmul_i_n_55,
      Q(11) => btf_modmul_i_n_56,
      Q(10) => btf_modmul_i_n_57,
      Q(9) => btf_modmul_i_n_58,
      Q(8) => btf_modmul_i_n_59,
      Q(7) => btf_modmul_i_n_60,
      Q(6) => btf_modmul_i_n_61,
      Q(5) => btf_modmul_i_n_62,
      Q(4) => btf_modmul_i_n_63,
      Q(3) => btf_modmul_i_n_64,
      Q(2) => btf_modmul_i_n_65,
      Q(1) => btf_modmul_i_n_66,
      Q(0) => btf_modmul_i_n_67,
      S(3) => btf_modmul_i_n_32,
      S(2) => btf_modmul_i_n_33,
      S(1) => btf_modmul_i_n_34,
      S(0) => btf_modmul_i_n_35,
      b(31 downto 0) => b(31 downto 0),
      clk => clk,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(12 downto 0) => \genblk8[0].q_reg\(12 downto 0),
      \m_delay_reg[0]\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      \madd_reg_reg[11]\(3) => btf_addsub_i_n_136,
      \madd_reg_reg[11]\(2) => btf_addsub_i_n_137,
      \madd_reg_reg[11]\(1) => btf_addsub_i_n_138,
      \madd_reg_reg[11]\(0) => btf_addsub_i_n_139,
      \madd_reg_reg[15]\(3) => btf_addsub_i_n_140,
      \madd_reg_reg[15]\(2) => btf_addsub_i_n_141,
      \madd_reg_reg[15]\(1) => btf_addsub_i_n_142,
      \madd_reg_reg[15]\(0) => btf_addsub_i_n_143,
      \madd_reg_reg[19]\(3) => btf_addsub_i_n_144,
      \madd_reg_reg[19]\(2) => btf_addsub_i_n_145,
      \madd_reg_reg[19]\(1) => btf_addsub_i_n_146,
      \madd_reg_reg[19]\(0) => btf_addsub_i_n_147,
      \madd_reg_reg[23]\(3) => btf_addsub_i_n_148,
      \madd_reg_reg[23]\(2) => btf_addsub_i_n_149,
      \madd_reg_reg[23]\(1) => btf_addsub_i_n_150,
      \madd_reg_reg[23]\(0) => btf_addsub_i_n_151,
      \madd_reg_reg[27]\(3) => btf_addsub_i_n_152,
      \madd_reg_reg[27]\(2) => btf_addsub_i_n_153,
      \madd_reg_reg[27]\(1) => btf_addsub_i_n_154,
      \madd_reg_reg[27]\(0) => btf_addsub_i_n_155,
      \madd_reg_reg[31]\(3) => btf_addsub_i_n_156,
      \madd_reg_reg[31]\(2) => btf_addsub_i_n_157,
      \madd_reg_reg[31]\(1) => btf_addsub_i_n_158,
      \madd_reg_reg[31]\(0) => btf_addsub_i_n_159,
      \madd_reg_reg[3]\(3) => btf_addsub_i_n_128,
      \madd_reg_reg[3]\(2) => btf_addsub_i_n_129,
      \madd_reg_reg[3]\(1) => btf_addsub_i_n_130,
      \madd_reg_reg[3]\(0) => btf_addsub_i_n_131,
      \madd_reg_reg[7]\(3) => btf_addsub_i_n_132,
      \madd_reg_reg[7]\(2) => btf_addsub_i_n_133,
      \madd_reg_reg[7]\(1) => btf_addsub_i_n_134,
      \madd_reg_reg[7]\(0) => btf_addsub_i_n_135,
      w(31 downto 0) => w(31 downto 0)
    );
\e_bf_1DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_63,
      Q => e_bf_1DP(0),
      R => '0'
    );
\e_bf_1DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_53,
      Q => e_bf_1DP(10),
      R => '0'
    );
\e_bf_1DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_52,
      Q => e_bf_1DP(11),
      R => '0'
    );
\e_bf_1DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_51,
      Q => e_bf_1DP(12),
      R => '0'
    );
\e_bf_1DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_50,
      Q => e_bf_1DP(13),
      R => '0'
    );
\e_bf_1DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_49,
      Q => e_bf_1DP(14),
      R => '0'
    );
\e_bf_1DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_48,
      Q => e_bf_1DP(15),
      R => '0'
    );
\e_bf_1DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_47,
      Q => e_bf_1DP(16),
      R => '0'
    );
\e_bf_1DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_46,
      Q => e_bf_1DP(17),
      R => '0'
    );
\e_bf_1DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_45,
      Q => e_bf_1DP(18),
      R => '0'
    );
\e_bf_1DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_44,
      Q => e_bf_1DP(19),
      R => '0'
    );
\e_bf_1DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_62,
      Q => e_bf_1DP(1),
      R => '0'
    );
\e_bf_1DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_43,
      Q => e_bf_1DP(20),
      R => '0'
    );
\e_bf_1DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_42,
      Q => e_bf_1DP(21),
      R => '0'
    );
\e_bf_1DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_41,
      Q => e_bf_1DP(22),
      R => '0'
    );
\e_bf_1DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_40,
      Q => e_bf_1DP(23),
      R => '0'
    );
\e_bf_1DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_39,
      Q => e_bf_1DP(24),
      R => '0'
    );
\e_bf_1DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_38,
      Q => e_bf_1DP(25),
      R => '0'
    );
\e_bf_1DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_37,
      Q => e_bf_1DP(26),
      R => '0'
    );
\e_bf_1DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_36,
      Q => e_bf_1DP(27),
      R => '0'
    );
\e_bf_1DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_35,
      Q => e_bf_1DP(28),
      R => '0'
    );
\e_bf_1DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_34,
      Q => e_bf_1DP(29),
      R => '0'
    );
\e_bf_1DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_61,
      Q => e_bf_1DP(2),
      R => '0'
    );
\e_bf_1DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_33,
      Q => e_bf_1DP(30),
      R => '0'
    );
\e_bf_1DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_32,
      Q => e_bf_1DP(31),
      R => '0'
    );
\e_bf_1DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_60,
      Q => e_bf_1DP(3),
      R => '0'
    );
\e_bf_1DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_59,
      Q => e_bf_1DP(4),
      R => '0'
    );
\e_bf_1DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_58,
      Q => e_bf_1DP(5),
      R => '0'
    );
\e_bf_1DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_57,
      Q => e_bf_1DP(6),
      R => '0'
    );
\e_bf_1DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_56,
      Q => e_bf_1DP(7),
      R => '0'
    );
\e_bf_1DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_55,
      Q => e_bf_1DP(8),
      R => '0'
    );
\e_bf_1DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_54,
      Q => e_bf_1DP(9),
      R => '0'
    );
e_divby2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2
     port map (
      D(31) => btf_addsub_i_n_0,
      D(30) => btf_addsub_i_n_1,
      D(29) => btf_addsub_i_n_2,
      D(28) => btf_addsub_i_n_3,
      D(27) => btf_addsub_i_n_4,
      D(26) => btf_addsub_i_n_5,
      D(25) => btf_addsub_i_n_6,
      D(24) => btf_addsub_i_n_7,
      D(23) => btf_addsub_i_n_8,
      D(22) => btf_addsub_i_n_9,
      D(21) => btf_addsub_i_n_10,
      D(20) => btf_addsub_i_n_11,
      D(19) => btf_addsub_i_n_12,
      D(18) => btf_addsub_i_n_13,
      D(17) => btf_addsub_i_n_14,
      D(16) => btf_addsub_i_n_15,
      D(15) => btf_addsub_i_n_16,
      D(14) => btf_addsub_i_n_17,
      D(13) => btf_addsub_i_n_18,
      D(12) => btf_addsub_i_n_19,
      D(11) => btf_addsub_i_n_20,
      D(10) => btf_addsub_i_n_21,
      D(9) => btf_addsub_i_n_22,
      D(8) => btf_addsub_i_n_23,
      D(7) => btf_addsub_i_n_24,
      D(6) => btf_addsub_i_n_25,
      D(5) => btf_addsub_i_n_26,
      D(4) => btf_addsub_i_n_27,
      D(3) => btf_addsub_i_n_28,
      D(2) => btf_addsub_i_n_29,
      D(1) => btf_addsub_i_n_30,
      D(0) => btf_addsub_i_n_31,
      Q(31 downto 0) => e_bf_1DP(31 downto 0),
      clk => clk,
      dif_by_2_DP => dif_by_2_DP,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(12 downto 9),
      \madd_res_reg_reg[12]\(3) => e_divby2_i_n_1,
      \madd_res_reg_reg[12]\(2) => e_divby2_i_n_2,
      \madd_res_reg_reg[12]\(1) => e_divby2_i_n_3,
      \madd_res_reg_reg[12]\(0) => e_divby2_i_n_4,
      \madd_res_reg_reg[16]\(3) => e_divby2_i_n_5,
      \madd_res_reg_reg[16]\(2) => e_divby2_i_n_6,
      \madd_res_reg_reg[16]\(1) => e_divby2_i_n_7,
      \madd_res_reg_reg[16]\(0) => e_divby2_i_n_8,
      \madd_res_reg_reg[1]\(0) => e_divby2_i_n_0,
      \madd_res_reg_reg[20]\(3) => e_divby2_i_n_9,
      \madd_res_reg_reg[20]\(2) => e_divby2_i_n_10,
      \madd_res_reg_reg[20]\(1) => e_divby2_i_n_11,
      \madd_res_reg_reg[20]\(0) => e_divby2_i_n_12,
      \madd_res_reg_reg[24]\(3) => e_divby2_i_n_13,
      \madd_res_reg_reg[24]\(2) => e_divby2_i_n_14,
      \madd_res_reg_reg[24]\(1) => e_divby2_i_n_15,
      \madd_res_reg_reg[24]\(0) => e_divby2_i_n_16,
      \madd_res_reg_reg[28]\(3) => e_divby2_i_n_17,
      \madd_res_reg_reg[28]\(2) => e_divby2_i_n_18,
      \madd_res_reg_reg[28]\(1) => e_divby2_i_n_19,
      \madd_res_reg_reg[28]\(0) => e_divby2_i_n_20,
      \madd_res_reg_reg[31]\(2) => e_divby2_i_n_21,
      \madd_res_reg_reg[31]\(1) => e_divby2_i_n_22,
      \madd_res_reg_reg[31]\(0) => e_divby2_i_n_23,
      \y_reg[31]_0\(31 downto 0) => \y_reg[31]\(31 downto 0),
      \y_reg[31]_1\(24) => btf_addsub_i_n_32,
      \y_reg[31]_1\(23) => btf_addsub_i_n_33,
      \y_reg[31]_1\(22) => btf_addsub_i_n_34,
      \y_reg[31]_1\(21) => btf_addsub_i_n_35,
      \y_reg[31]_1\(20) => btf_addsub_i_n_36,
      \y_reg[31]_1\(19) => btf_addsub_i_n_37,
      \y_reg[31]_1\(18) => btf_addsub_i_n_38,
      \y_reg[31]_1\(17) => btf_addsub_i_n_39,
      \y_reg[31]_1\(16) => btf_addsub_i_n_40,
      \y_reg[31]_1\(15) => btf_addsub_i_n_41,
      \y_reg[31]_1\(14) => btf_addsub_i_n_42,
      \y_reg[31]_1\(13) => btf_addsub_i_n_43,
      \y_reg[31]_1\(12) => btf_addsub_i_n_44,
      \y_reg[31]_1\(11) => btf_addsub_i_n_45,
      \y_reg[31]_1\(10) => btf_addsub_i_n_46,
      \y_reg[31]_1\(9) => btf_addsub_i_n_47,
      \y_reg[31]_1\(8) => btf_addsub_i_n_48,
      \y_reg[31]_1\(7) => btf_addsub_i_n_49,
      \y_reg[31]_1\(6) => btf_addsub_i_n_50,
      \y_reg[31]_1\(5) => btf_addsub_i_n_51,
      \y_reg[31]_1\(4) => btf_addsub_i_n_52,
      \y_reg[31]_1\(3) => btf_addsub_i_n_53,
      \y_reg[31]_1\(2) => btf_addsub_i_n_54,
      \y_reg[31]_1\(1) => btf_addsub_i_n_62,
      \y_reg[31]_1\(0) => btf_addsub_i_n_63
    );
\o_bf_1DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_127,
      Q => o_bf_1DP(0),
      R => '0'
    );
\o_bf_1DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_117,
      Q => o_bf_1DP(10),
      R => '0'
    );
\o_bf_1DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_116,
      Q => o_bf_1DP(11),
      R => '0'
    );
\o_bf_1DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_115,
      Q => o_bf_1DP(12),
      R => '0'
    );
\o_bf_1DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_114,
      Q => o_bf_1DP(13),
      R => '0'
    );
\o_bf_1DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_113,
      Q => o_bf_1DP(14),
      R => '0'
    );
\o_bf_1DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_112,
      Q => o_bf_1DP(15),
      R => '0'
    );
\o_bf_1DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_111,
      Q => o_bf_1DP(16),
      R => '0'
    );
\o_bf_1DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_110,
      Q => o_bf_1DP(17),
      R => '0'
    );
\o_bf_1DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_109,
      Q => o_bf_1DP(18),
      R => '0'
    );
\o_bf_1DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_108,
      Q => o_bf_1DP(19),
      R => '0'
    );
\o_bf_1DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_126,
      Q => o_bf_1DP(1),
      R => '0'
    );
\o_bf_1DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_107,
      Q => o_bf_1DP(20),
      R => '0'
    );
\o_bf_1DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_106,
      Q => o_bf_1DP(21),
      R => '0'
    );
\o_bf_1DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_105,
      Q => o_bf_1DP(22),
      R => '0'
    );
\o_bf_1DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_104,
      Q => o_bf_1DP(23),
      R => '0'
    );
\o_bf_1DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_103,
      Q => o_bf_1DP(24),
      R => '0'
    );
\o_bf_1DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_102,
      Q => o_bf_1DP(25),
      R => '0'
    );
\o_bf_1DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_101,
      Q => o_bf_1DP(26),
      R => '0'
    );
\o_bf_1DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_100,
      Q => o_bf_1DP(27),
      R => '0'
    );
\o_bf_1DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_99,
      Q => o_bf_1DP(28),
      R => '0'
    );
\o_bf_1DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_98,
      Q => o_bf_1DP(29),
      R => '0'
    );
\o_bf_1DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_125,
      Q => o_bf_1DP(2),
      R => '0'
    );
\o_bf_1DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_97,
      Q => o_bf_1DP(30),
      R => '0'
    );
\o_bf_1DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_96,
      Q => o_bf_1DP(31),
      R => '0'
    );
\o_bf_1DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_124,
      Q => o_bf_1DP(3),
      R => '0'
    );
\o_bf_1DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_123,
      Q => o_bf_1DP(4),
      R => '0'
    );
\o_bf_1DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_122,
      Q => o_bf_1DP(5),
      R => '0'
    );
\o_bf_1DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_121,
      Q => o_bf_1DP(6),
      R => '0'
    );
\o_bf_1DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_120,
      Q => o_bf_1DP(7),
      R => '0'
    );
\o_bf_1DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_119,
      Q => o_bf_1DP(8),
      R => '0'
    );
\o_bf_1DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => btf_addsub_i_n_118,
      Q => o_bf_1DP(9),
      R => '0'
    );
o_divby2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27
     port map (
      D(31) => btf_addsub_i_n_64,
      D(30) => btf_addsub_i_n_65,
      D(29) => btf_addsub_i_n_66,
      D(28) => btf_addsub_i_n_67,
      D(27) => btf_addsub_i_n_68,
      D(26) => btf_addsub_i_n_69,
      D(25) => btf_addsub_i_n_70,
      D(24) => btf_addsub_i_n_71,
      D(23) => btf_addsub_i_n_72,
      D(22) => btf_addsub_i_n_73,
      D(21) => btf_addsub_i_n_74,
      D(20) => btf_addsub_i_n_75,
      D(19) => btf_addsub_i_n_76,
      D(18) => btf_addsub_i_n_77,
      D(17) => btf_addsub_i_n_78,
      D(16) => btf_addsub_i_n_79,
      D(15) => btf_addsub_i_n_80,
      D(14) => btf_addsub_i_n_81,
      D(13) => btf_addsub_i_n_82,
      D(12) => btf_addsub_i_n_83,
      D(11) => btf_addsub_i_n_84,
      D(10) => btf_addsub_i_n_85,
      D(9) => btf_addsub_i_n_86,
      D(8) => btf_addsub_i_n_87,
      D(7) => btf_addsub_i_n_88,
      D(6) => btf_addsub_i_n_89,
      D(5) => btf_addsub_i_n_90,
      D(4) => btf_addsub_i_n_91,
      D(3) => btf_addsub_i_n_92,
      D(2) => btf_addsub_i_n_93,
      D(1) => btf_addsub_i_n_94,
      D(0) => btf_addsub_i_n_95,
      Q(31 downto 0) => o_bf_1DP(31 downto 0),
      clk => clk,
      dif_by_2_DP => dif_by_2_DP,
      \genblk1[0].q_reg\(18 downto 0) => \genblk1[0].q_reg\(18 downto 0),
      \genblk8[0].q_reg\(3 downto 0) => \genblk8[0].q_reg\(12 downto 9),
      \msub_res_reg_reg[12]\(3) => o_divby2_i_n_1,
      \msub_res_reg_reg[12]\(2) => o_divby2_i_n_2,
      \msub_res_reg_reg[12]\(1) => o_divby2_i_n_3,
      \msub_res_reg_reg[12]\(0) => o_divby2_i_n_4,
      \msub_res_reg_reg[16]\(3) => o_divby2_i_n_5,
      \msub_res_reg_reg[16]\(2) => o_divby2_i_n_6,
      \msub_res_reg_reg[16]\(1) => o_divby2_i_n_7,
      \msub_res_reg_reg[16]\(0) => o_divby2_i_n_8,
      \msub_res_reg_reg[1]\(0) => o_divby2_i_n_0,
      \msub_res_reg_reg[20]\(3) => o_divby2_i_n_9,
      \msub_res_reg_reg[20]\(2) => o_divby2_i_n_10,
      \msub_res_reg_reg[20]\(1) => o_divby2_i_n_11,
      \msub_res_reg_reg[20]\(0) => o_divby2_i_n_12,
      \msub_res_reg_reg[24]\(3) => o_divby2_i_n_13,
      \msub_res_reg_reg[24]\(2) => o_divby2_i_n_14,
      \msub_res_reg_reg[24]\(1) => o_divby2_i_n_15,
      \msub_res_reg_reg[24]\(0) => o_divby2_i_n_16,
      \msub_res_reg_reg[28]\(3) => o_divby2_i_n_17,
      \msub_res_reg_reg[28]\(2) => o_divby2_i_n_18,
      \msub_res_reg_reg[28]\(1) => o_divby2_i_n_19,
      \msub_res_reg_reg[28]\(0) => o_divby2_i_n_20,
      \msub_res_reg_reg[31]\(2) => o_divby2_i_n_21,
      \msub_res_reg_reg[31]\(1) => o_divby2_i_n_22,
      \msub_res_reg_reg[31]\(0) => o_divby2_i_n_23,
      \y_reg[31]_0\(31 downto 0) => \y_reg[31]_0\(31 downto 0),
      \y_reg[31]_1\(24) => btf_addsub_i_n_96,
      \y_reg[31]_1\(23) => btf_addsub_i_n_97,
      \y_reg[31]_1\(22) => btf_addsub_i_n_98,
      \y_reg[31]_1\(21) => btf_addsub_i_n_99,
      \y_reg[31]_1\(20) => btf_addsub_i_n_100,
      \y_reg[31]_1\(19) => btf_addsub_i_n_101,
      \y_reg[31]_1\(18) => btf_addsub_i_n_102,
      \y_reg[31]_1\(17) => btf_addsub_i_n_103,
      \y_reg[31]_1\(16) => btf_addsub_i_n_104,
      \y_reg[31]_1\(15) => btf_addsub_i_n_105,
      \y_reg[31]_1\(14) => btf_addsub_i_n_106,
      \y_reg[31]_1\(13) => btf_addsub_i_n_107,
      \y_reg[31]_1\(12) => btf_addsub_i_n_108,
      \y_reg[31]_1\(11) => btf_addsub_i_n_109,
      \y_reg[31]_1\(10) => btf_addsub_i_n_110,
      \y_reg[31]_1\(9) => btf_addsub_i_n_111,
      \y_reg[31]_1\(8) => btf_addsub_i_n_112,
      \y_reg[31]_1\(7) => btf_addsub_i_n_113,
      \y_reg[31]_1\(6) => btf_addsub_i_n_114,
      \y_reg[31]_1\(5) => btf_addsub_i_n_115,
      \y_reg[31]_1\(4) => btf_addsub_i_n_116,
      \y_reg[31]_1\(3) => btf_addsub_i_n_117,
      \y_reg[31]_1\(2) => btf_addsub_i_n_118,
      \y_reg[31]_1\(1) => btf_addsub_i_n_126,
      \y_reg[31]_1\(0) => btf_addsub_i_n_127
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore is
  port (
    \nextstate1__6\ : out STD_LOGIC;
    \genblk2[1].io_ram_wen_local_b1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk2[0].io_ram_wen_local_b1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk2[0].io_ram_wen_local_b0_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \wdata_internal_DP_reg[1][1][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][1][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][0][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[1][1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \wdata_internal_DP_reg[0][0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][0]\ : in STD_LOGIC;
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ntt_opcode_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    ntt_opcode_reg_rep_0 : in STD_LOGIC;
    \last_instruction__3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \genblk2[1].io_ram_wen_local_b1\ : in STD_LOGIC;
    \genblk2[1].io_ram_wen_local_b0\ : in STD_LOGIC;
    \genblk2[0].io_ram_wen_local_b1\ : in STD_LOGIC;
    \genblk2[0].io_ram_wen_local_b0\ : in STD_LOGIC;
    grant_ext : in STD_LOGIC;
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    control_low_word : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \montgomery_factor_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \shift_array_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore is
  signal addr_delay_bf_n_0 : STD_LOGIC;
  signal addr_delay_bf_n_1 : STD_LOGIC;
  signal addr_delay_bf_n_2 : STD_LOGIC;
  signal addr_delay_bf_n_3 : STD_LOGIC;
  signal addr_delay_bf_n_4 : STD_LOGIC;
  signal addr_delay_bf_n_5 : STD_LOGIC;
  signal addr_delay_bf_n_6 : STD_LOGIC;
  signal addr_delay_bf_n_7 : STD_LOGIC;
  signal addr_delay_bf_n_8 : STD_LOGIC;
  signal addr_delay_bf_n_9 : STD_LOGIC;
  signal addr_gen_nr_n_1 : STD_LOGIC;
  signal addr_gen_nr_n_10 : STD_LOGIC;
  signal addr_gen_nr_n_11 : STD_LOGIC;
  signal addr_gen_nr_n_12 : STD_LOGIC;
  signal addr_gen_nr_n_2 : STD_LOGIC;
  signal addr_gen_nr_n_3 : STD_LOGIC;
  signal addr_gen_nr_n_4 : STD_LOGIC;
  signal addr_gen_nr_n_5 : STD_LOGIC;
  signal addr_gen_nr_n_6 : STD_LOGIC;
  signal addr_gen_nr_n_7 : STD_LOGIC;
  signal addr_gen_nr_n_8 : STD_LOGIC;
  signal addr_gen_nr_n_9 : STD_LOGIC;
  signal addr_gen_polyArith_n_1 : STD_LOGIC;
  signal addr_gen_rn_n_10 : STD_LOGIC;
  signal addr_gen_rn_n_11 : STD_LOGIC;
  signal addr_gen_rn_n_3 : STD_LOGIC;
  signal addr_gen_rn_n_4 : STD_LOGIC;
  signal addr_gen_rn_n_5 : STD_LOGIC;
  signal addr_gen_rn_n_6 : STD_LOGIC;
  signal addr_gen_rn_n_7 : STD_LOGIC;
  signal addr_gen_rn_n_8 : STD_LOGIC;
  signal addr_gen_rn_n_9 : STD_LOGIC;
  signal \bf_c_polyArith[0]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bf_c_polyArith[1]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \btf_out[0][0]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \btf_out[0][1]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \btf_out[1][0]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \btf_out[1][1]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal core_rst : STD_LOGIC;
  signal data_shuffler_PolyArith_n_10 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_100 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_101 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_102 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_103 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_104 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_105 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_106 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_107 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_108 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_109 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_11 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_110 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_111 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_112 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_113 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_114 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_115 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_116 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_117 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_118 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_119 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_12 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_120 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_121 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_122 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_123 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_124 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_125 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_126 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_127 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_128 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_129 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_13 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_130 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_131 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_132 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_133 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_134 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_135 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_14 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_15 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_16 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_17 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_18 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_19 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_20 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_21 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_22 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_23 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_24 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_25 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_26 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_27 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_28 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_29 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_30 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_31 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_32 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_33 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_34 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_35 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_36 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_37 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_38 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_39 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_40 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_41 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_42 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_43 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_44 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_45 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_46 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_47 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_48 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_49 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_50 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_51 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_52 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_53 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_54 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_55 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_56 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_57 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_58 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_59 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_60 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_61 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_62 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_63 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_64 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_65 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_66 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_67 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_68 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_69 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_70 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_71 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_72 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_73 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_74 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_75 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_76 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_77 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_78 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_79 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_8 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_80 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_81 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_82 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_83 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_84 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_85 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_86 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_87 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_88 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_89 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_9 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_90 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_91 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_92 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_93 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_94 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_95 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_96 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_97 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_98 : STD_LOGIC;
  signal data_shuffler_PolyArith_n_99 : STD_LOGIC;
  signal dif_by_2_DP : STD_LOGIC;
  signal done_DP : STD_LOGIC;
  signal done_delay1_n_1 : STD_LOGIC;
  signal done_internal : STD_LOGIC;
  signal done_polyArith : STD_LOGIC;
  signal forward_internal : STD_LOGIC;
  signal \genblk1[0].q_reg\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \genblk8[0].q_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \genblk8[0].sr_opcode_n_0\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_13\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_14\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_15\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_16\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_17\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_18\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_19\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_20\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_21\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_22\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_23\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_24\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_25\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_26\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_27\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_28\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_29\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_30\ : STD_LOGIC;
  signal \genblk8[0].sr_q_n_31\ : STD_LOGIC;
  signal m : STD_LOGIC_VECTOR ( 7 to 7 );
  signal montgomery_factor_DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ntt_core_ram_waddr : STD_LOGIC_VECTOR ( 6 to 6 );
  signal ntt_opcode : STD_LOGIC;
  signal ntt_opcode_reg_rep_n_0 : STD_LOGIC;
  signal \poly_base_b_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal raddr_polyArith : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal rom_base_addr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal stage_done : STD_LOGIC;
  signal sub_opcode : STD_LOGIC;
  signal swap_polyArith : STD_LOGIC;
  signal tw_gen_n_19 : STD_LOGIC;
  signal tw_gen_n_20 : STD_LOGIC;
  signal tw_gen_n_21 : STD_LOGIC;
  signal tw_gen_n_22 : STD_LOGIC;
  signal tw_gen_n_23 : STD_LOGIC;
  signal tw_gen_n_24 : STD_LOGIC;
  signal tw_gen_n_25 : STD_LOGIC;
  signal tw_gen_n_26 : STD_LOGIC;
  signal tw_gen_n_27 : STD_LOGIC;
  signal tw_gen_n_28 : STD_LOGIC;
  signal tw_gen_n_29 : STD_LOGIC;
  signal tw_gen_n_30 : STD_LOGIC;
  signal tw_gen_n_31 : STD_LOGIC;
  signal tw_gen_n_32 : STD_LOGIC;
  signal tw_gen_n_33 : STD_LOGIC;
  signal tw_gen_n_34 : STD_LOGIC;
  signal tw_gen_n_35 : STD_LOGIC;
  signal tw_gen_n_36 : STD_LOGIC;
  signal tw_gen_n_37 : STD_LOGIC;
  signal tw_gen_n_38 : STD_LOGIC;
  signal tw_gen_n_39 : STD_LOGIC;
  signal tw_gen_n_40 : STD_LOGIC;
  signal tw_gen_n_41 : STD_LOGIC;
  signal tw_gen_n_42 : STD_LOGIC;
  signal tw_gen_n_43 : STD_LOGIC;
  signal tw_gen_n_44 : STD_LOGIC;
  signal tw_gen_n_45 : STD_LOGIC;
  signal tw_gen_n_46 : STD_LOGIC;
  signal tw_gen_n_47 : STD_LOGIC;
  signal tw_gen_n_48 : STD_LOGIC;
  signal tw_gen_n_49 : STD_LOGIC;
  signal tw_gen_n_50 : STD_LOGIC;
  signal tw_gen_n_51 : STD_LOGIC;
  signal tw_gen_n_52 : STD_LOGIC;
  signal tw_gen_n_53 : STD_LOGIC;
  signal tw_gen_n_54 : STD_LOGIC;
  signal tw_gen_n_55 : STD_LOGIC;
  signal tw_gen_n_56 : STD_LOGIC;
  signal tw_gen_n_57 : STD_LOGIC;
  signal tw_gen_n_58 : STD_LOGIC;
  signal tw_gen_n_59 : STD_LOGIC;
  signal tw_gen_n_60 : STD_LOGIC;
  signal tw_gen_n_61 : STD_LOGIC;
  signal tw_gen_n_62 : STD_LOGIC;
  signal tw_gen_n_63 : STD_LOGIC;
  signal tw_gen_n_64 : STD_LOGIC;
  signal tw_gen_n_65 : STD_LOGIC;
  signal tw_gen_n_66 : STD_LOGIC;
  signal tw_gen_n_67 : STD_LOGIC;
  signal tw_gen_n_68 : STD_LOGIC;
  signal tw_gen_n_69 : STD_LOGIC;
  signal tw_gen_n_70 : STD_LOGIC;
  signal tw_gen_n_71 : STD_LOGIC;
  signal tw_gen_n_72 : STD_LOGIC;
  signal tw_gen_n_73 : STD_LOGIC;
  signal tw_gen_n_74 : STD_LOGIC;
  signal tw_gen_n_75 : STD_LOGIC;
  signal tw_gen_n_76 : STD_LOGIC;
  signal tw_gen_n_77 : STD_LOGIC;
  signal tw_gen_n_78 : STD_LOGIC;
  signal tw_gen_n_79 : STD_LOGIC;
  signal tw_gen_n_80 : STD_LOGIC;
  signal tw_gen_n_81 : STD_LOGIC;
  signal tw_gen_n_82 : STD_LOGIC;
  signal valid_1DP : STD_LOGIC;
  signal valid_PolyArith : STD_LOGIC;
  signal valid_delay_bf_n_0 : STD_LOGIC;
  signal waddr_polyArith : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ntt_opcode_reg : label is "ntt_opcode_reg";
  attribute ORIG_CELL_NAME of ntt_opcode_reg_rep : label is "ntt_opcode_reg";
begin
addr_delay_bf: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14\
     port map (
      D(1) => addr_delay_bf_n_0,
      D(0) => addr_delay_bf_n_1,
      \DELAY_BLOCK[17].shift_array_reg[18][0]_0\ => addr_delay_bf_n_4,
      \DELAY_BLOCK[17].shift_array_reg[18][0]_1\ => addr_gen_nr_n_1,
      \DELAY_BLOCK[17].shift_array_reg[18][1]_0\ => addr_delay_bf_n_5,
      \DELAY_BLOCK[17].shift_array_reg[18][1]_1\ => addr_gen_nr_n_8,
      \DELAY_BLOCK[17].shift_array_reg[18][2]_0\ => addr_delay_bf_n_6,
      \DELAY_BLOCK[17].shift_array_reg[18][2]_1\ => addr_gen_nr_n_9,
      \DELAY_BLOCK[17].shift_array_reg[18][3]_0\ => addr_delay_bf_n_7,
      \DELAY_BLOCK[17].shift_array_reg[18][3]_1\ => addr_gen_nr_n_10,
      \DELAY_BLOCK[17].shift_array_reg[18][4]_0\ => addr_delay_bf_n_8,
      \DELAY_BLOCK[17].shift_array_reg[18][4]_1\ => addr_gen_nr_n_11,
      \DELAY_BLOCK[17].shift_array_reg[18][5]_0\ => addr_delay_bf_n_9,
      \DELAY_BLOCK[17].shift_array_reg[18][5]_1\ => addr_gen_nr_n_12,
      \DELAY_BLOCK[17].shift_array_reg[18][8]_0\ => addr_delay_bf_n_2,
      clk => clk,
      ntt_opcode => ntt_opcode,
      ntt_opcode_reg(0) => addr_delay_bf_n_3,
      rd_addr(2 downto 0) => rd_addr(8 downto 6),
      waddr_polyArith(5 downto 0) => waddr_polyArith(5 downto 0)
    );
addr_gen_nr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen
     port map (
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(8) => addr_gen_rn_n_3,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(7) => addr_gen_rn_n_4,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(6) => addr_gen_rn_n_5,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(5) => addr_gen_rn_n_6,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(4) => addr_gen_rn_n_7,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(3) => addr_gen_rn_n_8,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(2) => addr_gen_rn_n_9,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(1) => addr_gen_rn_n_10,
      \DELAY_BLOCK[17].shift_array_reg[18][8]\(0) => addr_gen_rn_n_11,
      Q(0) => m(7),
      SR(0) => core_rst,
      clk => clk,
      done_internal => done_internal,
      forward_internal => forward_internal,
      \j_reg[5]_0\ => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      rd_addr(2 downto 0) => rd_addr(8 downto 6),
      \shift_array_reg[0][0]\ => addr_gen_nr_n_1,
      \shift_array_reg[0][1]\ => addr_gen_nr_n_8,
      \shift_array_reg[0][2]\ => addr_gen_nr_n_9,
      \shift_array_reg[0][3]\ => addr_gen_nr_n_10,
      \shift_array_reg[0][4]\ => addr_gen_nr_n_11,
      \shift_array_reg[0][5]\(5) => addr_gen_nr_n_2,
      \shift_array_reg[0][5]\(4) => addr_gen_nr_n_3,
      \shift_array_reg[0][5]\(3) => addr_gen_nr_n_4,
      \shift_array_reg[0][5]\(2) => addr_gen_nr_n_5,
      \shift_array_reg[0][5]\(1) => addr_gen_nr_n_6,
      \shift_array_reg[0][5]\(0) => addr_gen_nr_n_7,
      \shift_array_reg[0][5]_0\ => addr_gen_nr_n_12,
      stage_done => stage_done
    );
addr_gen_polyArith: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      Q(5) => addr_gen_rn_n_6,
      Q(4) => addr_gen_rn_n_7,
      Q(3) => addr_gen_rn_n_8,
      Q(2) => addr_gen_rn_n_9,
      Q(1) => addr_gen_rn_n_10,
      Q(0) => addr_gen_rn_n_11,
      addr_out(5 downto 0) => raddr_polyArith(5 downto 0),
      clk => clk,
      control_low_word(6 downto 0) => control_low_word(6 downto 0),
      dma_bram_abs_addr(6 downto 0) => dma_bram_abs_addr(6 downto 0),
      done_polyArith => done_polyArith,
      forward_internal => forward_internal,
      grant_ext => grant_ext,
      ntt_opcode => ntt_opcode,
      poly_base_a(0) => ntt_core_ram_waddr(6),
      poly_base_b(0) => \poly_base_b_DP_reg_n_0_[0]\,
      ram_reg(5) => addr_gen_nr_n_2,
      ram_reg(4) => addr_gen_nr_n_3,
      ram_reg(3) => addr_gen_nr_n_4,
      ram_reg(2) => addr_gen_nr_n_5,
      ram_reg(1) => addr_gen_nr_n_6,
      ram_reg(0) => addr_gen_nr_n_7,
      sub_opcode => sub_opcode,
      swap => swap_polyArith,
      valid_1DP => valid_1DP,
      valid_reg_0 => addr_gen_polyArith_n_1,
      valid_reg_1 => \DELAY_BLOCK[17].shift_array_reg[18][0]\
    );
addr_gen_rn: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0\
     port map (
      Q(0) => m(7),
      SR(0) => core_rst,
      clk => clk,
      \m_reg[1]_0\ => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      \shift_array_reg[0][8]\(8) => addr_gen_rn_n_3,
      \shift_array_reg[0][8]\(7) => addr_gen_rn_n_4,
      \shift_array_reg[0][8]\(6) => addr_gen_rn_n_5,
      \shift_array_reg[0][8]\(5) => addr_gen_rn_n_6,
      \shift_array_reg[0][8]\(4) => addr_gen_rn_n_7,
      \shift_array_reg[0][8]\(3) => addr_gen_rn_n_8,
      \shift_array_reg[0][8]\(2) => addr_gen_rn_n_9,
      \shift_array_reg[0][8]\(1) => addr_gen_rn_n_10,
      \shift_array_reg[0][8]\(0) => addr_gen_rn_n_11,
      stage_done => stage_done
    );
data_shuffler: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler
     port map (
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      D(1) => addr_delay_bf_n_3,
      D(0) => valid_delay_bf_n_0,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => DIBDI(15 downto 0),
      WEBWE(0) => WEBWE(0),
      clk => clk,
      done_DP => done_DP,
      \genblk1[0].dest_rom_gap_1DP_reg[1]_0\(1) => addr_delay_bf_n_0,
      \genblk1[0].dest_rom_gap_1DP_reg[1]_0\(0) => addr_delay_bf_n_1,
      \genblk1[1].op_addr_sel_1DP_reg_0\ => addr_delay_bf_n_2,
      \genblk2[0].io_ram_wen_local_b0\ => \genblk2[0].io_ram_wen_local_b0\,
      \genblk2[0].io_ram_wen_local_b0_reg\(0) => \genblk2[0].io_ram_wen_local_b0_reg\(0),
      \genblk2[0].io_ram_wen_local_b1\ => \genblk2[0].io_ram_wen_local_b1\,
      \genblk2[0].io_ram_wen_local_b1_reg\(0) => \genblk2[0].io_ram_wen_local_b1_reg\(0),
      \genblk2[1].io_ram_wen_local_b0\ => \genblk2[1].io_ram_wen_local_b0\,
      \genblk2[1].io_ram_wen_local_b1\ => \genblk2[1].io_ram_wen_local_b1\,
      \genblk2[1].io_ram_wen_local_b1_reg\(0) => \genblk2[1].io_ram_wen_local_b1_reg\(0),
      ntt_opcode => ntt_opcode,
      ram_reg => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      ram_reg_0(5 downto 0) => ram_reg(5 downto 0),
      ram_reg_1(31 downto 0) => ram_reg_0(31 downto 0),
      \shift_array_reg[0][31]\(31 downto 0) => \btf_out[1][1]_33\(31 downto 0),
      \shift_array_reg[0][31]_0\(31 downto 0) => \btf_out[1][0]_32\(31 downto 0),
      \shift_array_reg[0][31]_1\(31 downto 0) => \btf_out[0][1]_25\(31 downto 0),
      \shift_array_reg[0][31]_2\(31 downto 0) => \btf_out[0][0]_24\(31 downto 0),
      sub_opcode => sub_opcode,
      \waddr_internal_DP_reg[0]_0\ => addr_delay_bf_n_4,
      \waddr_internal_DP_reg[1]_0\ => addr_delay_bf_n_5,
      \waddr_internal_DP_reg[2]_0\ => addr_delay_bf_n_6,
      \waddr_internal_DP_reg[3]_0\ => addr_delay_bf_n_7,
      \waddr_internal_DP_reg[4]_0\ => addr_delay_bf_n_8,
      \waddr_internal_DP_reg[5]_0\ => addr_delay_bf_n_9,
      \wdata_internal_DP_reg[0][0][15]_0\(15 downto 0) => \wdata_internal_DP_reg[0][0][15]\(15 downto 0),
      \wdata_internal_DP_reg[0][0][31]_0\(15 downto 0) => \wdata_internal_DP_reg[0][0][31]\(15 downto 0),
      \wdata_internal_DP_reg[0][1][15]_0\(15 downto 0) => \wdata_internal_DP_reg[0][1][15]\(15 downto 0),
      \wdata_internal_DP_reg[0][1][31]_0\(15 downto 0) => \wdata_internal_DP_reg[0][1][31]\(15 downto 0),
      \wdata_internal_DP_reg[1][1][15]_0\(15 downto 0) => \wdata_internal_DP_reg[1][1][15]\(15 downto 0),
      \wdata_internal_DP_reg[1][1][31]_0\(15 downto 0) => \wdata_internal_DP_reg[1][1][31]\(15 downto 0)
    );
data_shuffler_PolyArith: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \addr_1DP_reg[5]_0\(5 downto 0) => raddr_polyArith(5 downto 0),
      b(31) => data_shuffler_PolyArith_n_40,
      b(30) => data_shuffler_PolyArith_n_41,
      b(29) => data_shuffler_PolyArith_n_42,
      b(28) => data_shuffler_PolyArith_n_43,
      b(27) => data_shuffler_PolyArith_n_44,
      b(26) => data_shuffler_PolyArith_n_45,
      b(25) => data_shuffler_PolyArith_n_46,
      b(24) => data_shuffler_PolyArith_n_47,
      b(23) => data_shuffler_PolyArith_n_48,
      b(22) => data_shuffler_PolyArith_n_49,
      b(21) => data_shuffler_PolyArith_n_50,
      b(20) => data_shuffler_PolyArith_n_51,
      b(19) => data_shuffler_PolyArith_n_52,
      b(18) => data_shuffler_PolyArith_n_53,
      b(17) => data_shuffler_PolyArith_n_54,
      b(16) => data_shuffler_PolyArith_n_55,
      b(15) => data_shuffler_PolyArith_n_56,
      b(14) => data_shuffler_PolyArith_n_57,
      b(13) => data_shuffler_PolyArith_n_58,
      b(12) => data_shuffler_PolyArith_n_59,
      b(11) => data_shuffler_PolyArith_n_60,
      b(10) => data_shuffler_PolyArith_n_61,
      b(9) => data_shuffler_PolyArith_n_62,
      b(8) => data_shuffler_PolyArith_n_63,
      b(7) => data_shuffler_PolyArith_n_64,
      b(6) => data_shuffler_PolyArith_n_65,
      b(5) => data_shuffler_PolyArith_n_66,
      b(4) => data_shuffler_PolyArith_n_67,
      b(3) => data_shuffler_PolyArith_n_68,
      b(2) => data_shuffler_PolyArith_n_69,
      b(1) => data_shuffler_PolyArith_n_70,
      b(0) => data_shuffler_PolyArith_n_71,
      \bf_c[0]\(31 downto 0) => \bf_c_polyArith[0]_12\(31 downto 0),
      \bf_c[1]\(31 downto 0) => \bf_c_polyArith[1]_13\(31 downto 0),
      clk => clk,
      \genblk1[1].bf_c_reg[1][31]_0\(31 downto 0) => montgomery_factor_DP(31 downto 0),
      \genblk3[1].genblk1[0].p_product_reg[2]\ => ntt_opcode_reg_rep_n_0,
      ntt_opcode => ntt_opcode,
      ram_reg => data_shuffler_PolyArith_n_8,
      ram_reg_0 => data_shuffler_PolyArith_n_9,
      ram_reg_1 => data_shuffler_PolyArith_n_10,
      ram_reg_10 => data_shuffler_PolyArith_n_19,
      ram_reg_11 => data_shuffler_PolyArith_n_20,
      ram_reg_12 => data_shuffler_PolyArith_n_21,
      ram_reg_13 => data_shuffler_PolyArith_n_22,
      ram_reg_14 => data_shuffler_PolyArith_n_23,
      ram_reg_15 => data_shuffler_PolyArith_n_24,
      ram_reg_16 => data_shuffler_PolyArith_n_25,
      ram_reg_17 => data_shuffler_PolyArith_n_26,
      ram_reg_18 => data_shuffler_PolyArith_n_27,
      ram_reg_19 => data_shuffler_PolyArith_n_28,
      ram_reg_2 => data_shuffler_PolyArith_n_11,
      ram_reg_20 => data_shuffler_PolyArith_n_29,
      ram_reg_21 => data_shuffler_PolyArith_n_30,
      ram_reg_22 => data_shuffler_PolyArith_n_31,
      ram_reg_23 => data_shuffler_PolyArith_n_32,
      ram_reg_24 => data_shuffler_PolyArith_n_33,
      ram_reg_25 => data_shuffler_PolyArith_n_34,
      ram_reg_26 => data_shuffler_PolyArith_n_35,
      ram_reg_27 => data_shuffler_PolyArith_n_36,
      ram_reg_28 => data_shuffler_PolyArith_n_37,
      ram_reg_29 => data_shuffler_PolyArith_n_38,
      ram_reg_3 => data_shuffler_PolyArith_n_12,
      ram_reg_30 => data_shuffler_PolyArith_n_39,
      ram_reg_31 => data_shuffler_PolyArith_n_72,
      ram_reg_32 => data_shuffler_PolyArith_n_73,
      ram_reg_33 => data_shuffler_PolyArith_n_74,
      ram_reg_34 => data_shuffler_PolyArith_n_75,
      ram_reg_35 => data_shuffler_PolyArith_n_76,
      ram_reg_36 => data_shuffler_PolyArith_n_77,
      ram_reg_37 => data_shuffler_PolyArith_n_78,
      ram_reg_38 => data_shuffler_PolyArith_n_79,
      ram_reg_39 => data_shuffler_PolyArith_n_80,
      ram_reg_4 => data_shuffler_PolyArith_n_13,
      ram_reg_40 => data_shuffler_PolyArith_n_81,
      ram_reg_41 => data_shuffler_PolyArith_n_82,
      ram_reg_42 => data_shuffler_PolyArith_n_83,
      ram_reg_43 => data_shuffler_PolyArith_n_84,
      ram_reg_44 => data_shuffler_PolyArith_n_85,
      ram_reg_45 => data_shuffler_PolyArith_n_86,
      ram_reg_46 => data_shuffler_PolyArith_n_87,
      ram_reg_47 => data_shuffler_PolyArith_n_88,
      ram_reg_48 => data_shuffler_PolyArith_n_89,
      ram_reg_49 => data_shuffler_PolyArith_n_90,
      ram_reg_5 => data_shuffler_PolyArith_n_14,
      ram_reg_50 => data_shuffler_PolyArith_n_91,
      ram_reg_51 => data_shuffler_PolyArith_n_92,
      ram_reg_52 => data_shuffler_PolyArith_n_93,
      ram_reg_53 => data_shuffler_PolyArith_n_94,
      ram_reg_54 => data_shuffler_PolyArith_n_95,
      ram_reg_55 => data_shuffler_PolyArith_n_96,
      ram_reg_56 => data_shuffler_PolyArith_n_97,
      ram_reg_57 => data_shuffler_PolyArith_n_98,
      ram_reg_58 => data_shuffler_PolyArith_n_99,
      ram_reg_59 => data_shuffler_PolyArith_n_100,
      ram_reg_6 => data_shuffler_PolyArith_n_15,
      ram_reg_60 => data_shuffler_PolyArith_n_101,
      ram_reg_61 => data_shuffler_PolyArith_n_102,
      ram_reg_62 => data_shuffler_PolyArith_n_103,
      ram_reg_63(31) => data_shuffler_PolyArith_n_104,
      ram_reg_63(30) => data_shuffler_PolyArith_n_105,
      ram_reg_63(29) => data_shuffler_PolyArith_n_106,
      ram_reg_63(28) => data_shuffler_PolyArith_n_107,
      ram_reg_63(27) => data_shuffler_PolyArith_n_108,
      ram_reg_63(26) => data_shuffler_PolyArith_n_109,
      ram_reg_63(25) => data_shuffler_PolyArith_n_110,
      ram_reg_63(24) => data_shuffler_PolyArith_n_111,
      ram_reg_63(23) => data_shuffler_PolyArith_n_112,
      ram_reg_63(22) => data_shuffler_PolyArith_n_113,
      ram_reg_63(21) => data_shuffler_PolyArith_n_114,
      ram_reg_63(20) => data_shuffler_PolyArith_n_115,
      ram_reg_63(19) => data_shuffler_PolyArith_n_116,
      ram_reg_63(18) => data_shuffler_PolyArith_n_117,
      ram_reg_63(17) => data_shuffler_PolyArith_n_118,
      ram_reg_63(16) => data_shuffler_PolyArith_n_119,
      ram_reg_63(15) => data_shuffler_PolyArith_n_120,
      ram_reg_63(14) => data_shuffler_PolyArith_n_121,
      ram_reg_63(13) => data_shuffler_PolyArith_n_122,
      ram_reg_63(12) => data_shuffler_PolyArith_n_123,
      ram_reg_63(11) => data_shuffler_PolyArith_n_124,
      ram_reg_63(10) => data_shuffler_PolyArith_n_125,
      ram_reg_63(9) => data_shuffler_PolyArith_n_126,
      ram_reg_63(8) => data_shuffler_PolyArith_n_127,
      ram_reg_63(7) => data_shuffler_PolyArith_n_128,
      ram_reg_63(6) => data_shuffler_PolyArith_n_129,
      ram_reg_63(5) => data_shuffler_PolyArith_n_130,
      ram_reg_63(4) => data_shuffler_PolyArith_n_131,
      ram_reg_63(3) => data_shuffler_PolyArith_n_132,
      ram_reg_63(2) => data_shuffler_PolyArith_n_133,
      ram_reg_63(1) => data_shuffler_PolyArith_n_134,
      ram_reg_63(0) => data_shuffler_PolyArith_n_135,
      ram_reg_7 => data_shuffler_PolyArith_n_16,
      ram_reg_8 => data_shuffler_PolyArith_n_17,
      ram_reg_9 => data_shuffler_PolyArith_n_18,
      \shift_array_reg[0][31]\(31 downto 0) => \shift_array_reg[0][31]\(31 downto 0),
      \shift_array_reg[0][31]_0\(31 downto 0) => \shift_array_reg[0][31]_0\(31 downto 0),
      \shift_array_reg[0][31]_1\(31 downto 0) => \shift_array_reg[0][31]_1\(31 downto 0),
      sub_opcode => sub_opcode,
      swap => swap_polyArith,
      valid_1DP => valid_1DP,
      valid_1DP_reg_0 => addr_gen_polyArith_n_1,
      valid_PolyArith => valid_PolyArith,
      waddr_polyArith(5 downto 0) => waddr_polyArith(5 downto 0)
    );
done_DP_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_delay1_n_1,
      Q => done_DP,
      R => '0'
    );
done_delay1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16\
     port map (
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      clk => clk,
      done_DP => done_DP,
      done_DP_reg => done_delay1_n_1,
      done_DP_reg_0 => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      done_internal => done_internal,
      done_polyArith => done_polyArith,
      \last_instruction__3\ => \last_instruction__3\,
      \nextstate1__6\ => \nextstate1__6\,
      ntt_opcode => ntt_opcode
    );
\genblk8[0].btf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni
     port map (
      \DELAY_BLOCK[12].shift_array_reg[13][0]\ => data_shuffler_PolyArith_n_8,
      \DELAY_BLOCK[12].shift_array_reg[13][10]\ => data_shuffler_PolyArith_n_18,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\ => data_shuffler_PolyArith_n_19,
      \DELAY_BLOCK[12].shift_array_reg[13][12]\ => data_shuffler_PolyArith_n_20,
      \DELAY_BLOCK[12].shift_array_reg[13][13]\ => data_shuffler_PolyArith_n_21,
      \DELAY_BLOCK[12].shift_array_reg[13][14]\ => data_shuffler_PolyArith_n_22,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\ => data_shuffler_PolyArith_n_23,
      \DELAY_BLOCK[12].shift_array_reg[13][16]\ => data_shuffler_PolyArith_n_24,
      \DELAY_BLOCK[12].shift_array_reg[13][17]\ => data_shuffler_PolyArith_n_25,
      \DELAY_BLOCK[12].shift_array_reg[13][18]\ => data_shuffler_PolyArith_n_26,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\ => data_shuffler_PolyArith_n_27,
      \DELAY_BLOCK[12].shift_array_reg[13][1]\ => data_shuffler_PolyArith_n_9,
      \DELAY_BLOCK[12].shift_array_reg[13][20]\ => data_shuffler_PolyArith_n_28,
      \DELAY_BLOCK[12].shift_array_reg[13][21]\ => data_shuffler_PolyArith_n_29,
      \DELAY_BLOCK[12].shift_array_reg[13][22]\ => data_shuffler_PolyArith_n_30,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\ => data_shuffler_PolyArith_n_31,
      \DELAY_BLOCK[12].shift_array_reg[13][24]\ => data_shuffler_PolyArith_n_32,
      \DELAY_BLOCK[12].shift_array_reg[13][25]\ => data_shuffler_PolyArith_n_33,
      \DELAY_BLOCK[12].shift_array_reg[13][26]\ => data_shuffler_PolyArith_n_34,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\ => data_shuffler_PolyArith_n_35,
      \DELAY_BLOCK[12].shift_array_reg[13][28]\ => data_shuffler_PolyArith_n_36,
      \DELAY_BLOCK[12].shift_array_reg[13][29]\ => data_shuffler_PolyArith_n_37,
      \DELAY_BLOCK[12].shift_array_reg[13][2]\ => data_shuffler_PolyArith_n_10,
      \DELAY_BLOCK[12].shift_array_reg[13][30]\ => data_shuffler_PolyArith_n_38,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\ => data_shuffler_PolyArith_n_39,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\ => data_shuffler_PolyArith_n_11,
      \DELAY_BLOCK[12].shift_array_reg[13][4]\ => data_shuffler_PolyArith_n_12,
      \DELAY_BLOCK[12].shift_array_reg[13][5]\ => data_shuffler_PolyArith_n_13,
      \DELAY_BLOCK[12].shift_array_reg[13][6]\ => data_shuffler_PolyArith_n_14,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\ => data_shuffler_PolyArith_n_15,
      \DELAY_BLOCK[12].shift_array_reg[13][8]\ => data_shuffler_PolyArith_n_16,
      \DELAY_BLOCK[12].shift_array_reg[13][9]\ => data_shuffler_PolyArith_n_17,
      b(31) => data_shuffler_PolyArith_n_40,
      b(30) => data_shuffler_PolyArith_n_41,
      b(29) => data_shuffler_PolyArith_n_42,
      b(28) => data_shuffler_PolyArith_n_43,
      b(27) => data_shuffler_PolyArith_n_44,
      b(26) => data_shuffler_PolyArith_n_45,
      b(25) => data_shuffler_PolyArith_n_46,
      b(24) => data_shuffler_PolyArith_n_47,
      b(23) => data_shuffler_PolyArith_n_48,
      b(22) => data_shuffler_PolyArith_n_49,
      b(21) => data_shuffler_PolyArith_n_50,
      b(20) => data_shuffler_PolyArith_n_51,
      b(19) => data_shuffler_PolyArith_n_52,
      b(18) => data_shuffler_PolyArith_n_53,
      b(17) => data_shuffler_PolyArith_n_54,
      b(16) => data_shuffler_PolyArith_n_55,
      b(15) => data_shuffler_PolyArith_n_56,
      b(14) => data_shuffler_PolyArith_n_57,
      b(13) => data_shuffler_PolyArith_n_58,
      b(12) => data_shuffler_PolyArith_n_59,
      b(11) => data_shuffler_PolyArith_n_60,
      b(10) => data_shuffler_PolyArith_n_61,
      b(9) => data_shuffler_PolyArith_n_62,
      b(8) => data_shuffler_PolyArith_n_63,
      b(7) => data_shuffler_PolyArith_n_64,
      b(6) => data_shuffler_PolyArith_n_65,
      b(5) => data_shuffler_PolyArith_n_66,
      b(4) => data_shuffler_PolyArith_n_67,
      b(3) => data_shuffler_PolyArith_n_68,
      b(2) => data_shuffler_PolyArith_n_69,
      b(1) => data_shuffler_PolyArith_n_70,
      b(0) => data_shuffler_PolyArith_n_71,
      clk => clk,
      dif_by_2_DP => dif_by_2_DP,
      dif_by_2_DP_reg_0 => \genblk8[0].sr_opcode_n_0\,
      \genblk1[0].q_reg\(18 downto 7) => \genblk1[0].q_reg\(31 downto 20),
      \genblk1[0].q_reg\(6 downto 0) => \genblk1[0].q_reg\(15 downto 9),
      \genblk8[0].q_reg\(12 downto 9) => \genblk8[0].q_reg\(19 downto 16),
      \genblk8[0].q_reg\(8 downto 0) => \genblk8[0].q_reg\(8 downto 0),
      \m_delay_reg[0]\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      w(31) => tw_gen_n_19,
      w(30) => tw_gen_n_20,
      w(29) => tw_gen_n_21,
      w(28) => tw_gen_n_22,
      w(27) => tw_gen_n_23,
      w(26) => tw_gen_n_24,
      w(25) => tw_gen_n_25,
      w(24) => tw_gen_n_26,
      w(23) => tw_gen_n_27,
      w(22) => tw_gen_n_28,
      w(21) => tw_gen_n_29,
      w(20) => tw_gen_n_30,
      w(19) => tw_gen_n_31,
      w(18) => tw_gen_n_32,
      w(17) => tw_gen_n_33,
      w(16) => tw_gen_n_34,
      w(15) => tw_gen_n_35,
      w(14) => tw_gen_n_36,
      w(13) => tw_gen_n_37,
      w(12) => tw_gen_n_38,
      w(11) => tw_gen_n_39,
      w(10) => tw_gen_n_40,
      w(9) => tw_gen_n_41,
      w(8) => tw_gen_n_42,
      w(7) => tw_gen_n_43,
      w(6) => tw_gen_n_44,
      w(5) => tw_gen_n_45,
      w(4) => tw_gen_n_46,
      w(3) => tw_gen_n_47,
      w(2) => tw_gen_n_48,
      w(1) => tw_gen_n_49,
      w(0) => tw_gen_n_50,
      \y_reg[31]\(31 downto 0) => \btf_out[0][0]_24\(31 downto 0),
      \y_reg[31]_0\(31 downto 0) => \btf_out[0][1]_25\(31 downto 0)
    );
\genblk8[0].sr_opcode\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8\
     port map (
      \DELAY_BLOCK[0].shift_array_reg[1][0]_0\ => \genblk8[0].sr_opcode_n_0\,
      Q(1 downto 0) => Q(1 downto 0),
      clk => clk,
      forward_internal => forward_internal
    );
\genblk8[0].sr_q\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5\
     port map (
      clk => clk,
      dina_ext_low_word(8 downto 0) => dina_ext_low_word(8 downto 0),
      \genblk8[0].q_reg\(12 downto 9) => \genblk8[0].q_reg\(19 downto 16),
      \genblk8[0].q_reg\(8 downto 0) => \genblk8[0].q_reg\(8 downto 0),
      \shift_array_reg[0][10]_0\ => \genblk8[0].sr_q_n_14\,
      \shift_array_reg[0][11]_0\ => \genblk8[0].sr_q_n_15\,
      \shift_array_reg[0][12]_0\ => \genblk8[0].sr_q_n_16\,
      \shift_array_reg[0][13]_0\ => \genblk8[0].sr_q_n_17\,
      \shift_array_reg[0][14]_0\ => \genblk8[0].sr_q_n_18\,
      \shift_array_reg[0][15]_0\ => \genblk8[0].sr_q_n_19\,
      \shift_array_reg[0][20]_0\ => \genblk8[0].sr_q_n_20\,
      \shift_array_reg[0][21]_0\ => \genblk8[0].sr_q_n_21\,
      \shift_array_reg[0][22]_0\ => \genblk8[0].sr_q_n_22\,
      \shift_array_reg[0][23]_0\ => \genblk8[0].sr_q_n_23\,
      \shift_array_reg[0][24]_0\ => \genblk8[0].sr_q_n_24\,
      \shift_array_reg[0][25]_0\ => \genblk8[0].sr_q_n_25\,
      \shift_array_reg[0][26]_0\ => \genblk8[0].sr_q_n_26\,
      \shift_array_reg[0][27]_0\ => \genblk8[0].sr_q_n_27\,
      \shift_array_reg[0][28]_0\ => \genblk8[0].sr_q_n_28\,
      \shift_array_reg[0][29]_0\ => \genblk8[0].sr_q_n_29\,
      \shift_array_reg[0][30]_0\ => \genblk8[0].sr_q_n_30\,
      \shift_array_reg[0][31]_0\ => \genblk8[0].sr_q_n_31\,
      \shift_array_reg[0][31]_1\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      \shift_array_reg[0][9]_0\ => \genblk8[0].sr_q_n_13\
    );
\genblk8[1].btf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1
     port map (
      \DELAY_BLOCK[12].shift_array_reg[13][0]\ => data_shuffler_PolyArith_n_72,
      \DELAY_BLOCK[12].shift_array_reg[13][10]\ => data_shuffler_PolyArith_n_82,
      \DELAY_BLOCK[12].shift_array_reg[13][11]\ => data_shuffler_PolyArith_n_83,
      \DELAY_BLOCK[12].shift_array_reg[13][12]\ => data_shuffler_PolyArith_n_84,
      \DELAY_BLOCK[12].shift_array_reg[13][13]\ => data_shuffler_PolyArith_n_85,
      \DELAY_BLOCK[12].shift_array_reg[13][14]\ => data_shuffler_PolyArith_n_86,
      \DELAY_BLOCK[12].shift_array_reg[13][15]\ => data_shuffler_PolyArith_n_87,
      \DELAY_BLOCK[12].shift_array_reg[13][16]\ => data_shuffler_PolyArith_n_88,
      \DELAY_BLOCK[12].shift_array_reg[13][17]\ => data_shuffler_PolyArith_n_89,
      \DELAY_BLOCK[12].shift_array_reg[13][18]\ => data_shuffler_PolyArith_n_90,
      \DELAY_BLOCK[12].shift_array_reg[13][19]\ => data_shuffler_PolyArith_n_91,
      \DELAY_BLOCK[12].shift_array_reg[13][1]\ => data_shuffler_PolyArith_n_73,
      \DELAY_BLOCK[12].shift_array_reg[13][20]\ => data_shuffler_PolyArith_n_92,
      \DELAY_BLOCK[12].shift_array_reg[13][21]\ => data_shuffler_PolyArith_n_93,
      \DELAY_BLOCK[12].shift_array_reg[13][22]\ => data_shuffler_PolyArith_n_94,
      \DELAY_BLOCK[12].shift_array_reg[13][23]\ => data_shuffler_PolyArith_n_95,
      \DELAY_BLOCK[12].shift_array_reg[13][24]\ => data_shuffler_PolyArith_n_96,
      \DELAY_BLOCK[12].shift_array_reg[13][25]\ => data_shuffler_PolyArith_n_97,
      \DELAY_BLOCK[12].shift_array_reg[13][26]\ => data_shuffler_PolyArith_n_98,
      \DELAY_BLOCK[12].shift_array_reg[13][27]\ => data_shuffler_PolyArith_n_99,
      \DELAY_BLOCK[12].shift_array_reg[13][28]\ => data_shuffler_PolyArith_n_100,
      \DELAY_BLOCK[12].shift_array_reg[13][29]\ => data_shuffler_PolyArith_n_101,
      \DELAY_BLOCK[12].shift_array_reg[13][2]\ => data_shuffler_PolyArith_n_74,
      \DELAY_BLOCK[12].shift_array_reg[13][30]\ => data_shuffler_PolyArith_n_102,
      \DELAY_BLOCK[12].shift_array_reg[13][31]\ => data_shuffler_PolyArith_n_103,
      \DELAY_BLOCK[12].shift_array_reg[13][3]\ => data_shuffler_PolyArith_n_75,
      \DELAY_BLOCK[12].shift_array_reg[13][4]\ => data_shuffler_PolyArith_n_76,
      \DELAY_BLOCK[12].shift_array_reg[13][5]\ => data_shuffler_PolyArith_n_77,
      \DELAY_BLOCK[12].shift_array_reg[13][6]\ => data_shuffler_PolyArith_n_78,
      \DELAY_BLOCK[12].shift_array_reg[13][7]\ => data_shuffler_PolyArith_n_79,
      \DELAY_BLOCK[12].shift_array_reg[13][8]\ => data_shuffler_PolyArith_n_80,
      \DELAY_BLOCK[12].shift_array_reg[13][9]\ => data_shuffler_PolyArith_n_81,
      b(31) => data_shuffler_PolyArith_n_104,
      b(30) => data_shuffler_PolyArith_n_105,
      b(29) => data_shuffler_PolyArith_n_106,
      b(28) => data_shuffler_PolyArith_n_107,
      b(27) => data_shuffler_PolyArith_n_108,
      b(26) => data_shuffler_PolyArith_n_109,
      b(25) => data_shuffler_PolyArith_n_110,
      b(24) => data_shuffler_PolyArith_n_111,
      b(23) => data_shuffler_PolyArith_n_112,
      b(22) => data_shuffler_PolyArith_n_113,
      b(21) => data_shuffler_PolyArith_n_114,
      b(20) => data_shuffler_PolyArith_n_115,
      b(19) => data_shuffler_PolyArith_n_116,
      b(18) => data_shuffler_PolyArith_n_117,
      b(17) => data_shuffler_PolyArith_n_118,
      b(16) => data_shuffler_PolyArith_n_119,
      b(15) => data_shuffler_PolyArith_n_120,
      b(14) => data_shuffler_PolyArith_n_121,
      b(13) => data_shuffler_PolyArith_n_122,
      b(12) => data_shuffler_PolyArith_n_123,
      b(11) => data_shuffler_PolyArith_n_124,
      b(10) => data_shuffler_PolyArith_n_125,
      b(9) => data_shuffler_PolyArith_n_126,
      b(8) => data_shuffler_PolyArith_n_127,
      b(7) => data_shuffler_PolyArith_n_128,
      b(6) => data_shuffler_PolyArith_n_129,
      b(5) => data_shuffler_PolyArith_n_130,
      b(4) => data_shuffler_PolyArith_n_131,
      b(3) => data_shuffler_PolyArith_n_132,
      b(2) => data_shuffler_PolyArith_n_133,
      b(1) => data_shuffler_PolyArith_n_134,
      b(0) => data_shuffler_PolyArith_n_135,
      clk => clk,
      dif_by_2_DP => dif_by_2_DP,
      \genblk1[0].q_reg\(18 downto 7) => \genblk1[0].q_reg\(31 downto 20),
      \genblk1[0].q_reg\(6 downto 0) => \genblk1[0].q_reg\(15 downto 9),
      \genblk8[0].q_reg\(12 downto 9) => \genblk8[0].q_reg\(19 downto 16),
      \genblk8[0].q_reg\(8 downto 0) => \genblk8[0].q_reg\(8 downto 0),
      \m_delay_reg[0]\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      w(31) => tw_gen_n_51,
      w(30) => tw_gen_n_52,
      w(29) => tw_gen_n_53,
      w(28) => tw_gen_n_54,
      w(27) => tw_gen_n_55,
      w(26) => tw_gen_n_56,
      w(25) => tw_gen_n_57,
      w(24) => tw_gen_n_58,
      w(23) => tw_gen_n_59,
      w(22) => tw_gen_n_60,
      w(21) => tw_gen_n_61,
      w(20) => tw_gen_n_62,
      w(19) => tw_gen_n_63,
      w(18) => tw_gen_n_64,
      w(17) => tw_gen_n_65,
      w(16) => tw_gen_n_66,
      w(15) => tw_gen_n_67,
      w(14) => tw_gen_n_68,
      w(13) => tw_gen_n_69,
      w(12) => tw_gen_n_70,
      w(11) => tw_gen_n_71,
      w(10) => tw_gen_n_72,
      w(9) => tw_gen_n_73,
      w(8) => tw_gen_n_74,
      w(7) => tw_gen_n_75,
      w(6) => tw_gen_n_76,
      w(5) => tw_gen_n_77,
      w(4) => tw_gen_n_78,
      w(3) => tw_gen_n_79,
      w(2) => tw_gen_n_80,
      w(1) => tw_gen_n_81,
      w(0) => tw_gen_n_82,
      \y_reg[31]\(31 downto 0) => \btf_out[1][0]_32\(31 downto 0),
      \y_reg[31]_0\(31 downto 0) => \btf_out[1][1]_33\(31 downto 0)
    );
\montgomery_factor_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(0),
      Q => montgomery_factor_DP(0),
      R => '0'
    );
\montgomery_factor_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(10),
      Q => montgomery_factor_DP(10),
      R => '0'
    );
\montgomery_factor_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(11),
      Q => montgomery_factor_DP(11),
      R => '0'
    );
\montgomery_factor_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(12),
      Q => montgomery_factor_DP(12),
      R => '0'
    );
\montgomery_factor_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(13),
      Q => montgomery_factor_DP(13),
      R => '0'
    );
\montgomery_factor_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(14),
      Q => montgomery_factor_DP(14),
      R => '0'
    );
\montgomery_factor_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(15),
      Q => montgomery_factor_DP(15),
      R => '0'
    );
\montgomery_factor_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(16),
      Q => montgomery_factor_DP(16),
      R => '0'
    );
\montgomery_factor_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(17),
      Q => montgomery_factor_DP(17),
      R => '0'
    );
\montgomery_factor_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(18),
      Q => montgomery_factor_DP(18),
      R => '0'
    );
\montgomery_factor_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(19),
      Q => montgomery_factor_DP(19),
      R => '0'
    );
\montgomery_factor_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(1),
      Q => montgomery_factor_DP(1),
      R => '0'
    );
\montgomery_factor_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(20),
      Q => montgomery_factor_DP(20),
      R => '0'
    );
\montgomery_factor_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(21),
      Q => montgomery_factor_DP(21),
      R => '0'
    );
\montgomery_factor_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(22),
      Q => montgomery_factor_DP(22),
      R => '0'
    );
\montgomery_factor_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(23),
      Q => montgomery_factor_DP(23),
      R => '0'
    );
\montgomery_factor_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(24),
      Q => montgomery_factor_DP(24),
      R => '0'
    );
\montgomery_factor_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(25),
      Q => montgomery_factor_DP(25),
      R => '0'
    );
\montgomery_factor_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(26),
      Q => montgomery_factor_DP(26),
      R => '0'
    );
\montgomery_factor_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(27),
      Q => montgomery_factor_DP(27),
      R => '0'
    );
\montgomery_factor_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(28),
      Q => montgomery_factor_DP(28),
      R => '0'
    );
\montgomery_factor_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(29),
      Q => montgomery_factor_DP(29),
      R => '0'
    );
\montgomery_factor_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(2),
      Q => montgomery_factor_DP(2),
      R => '0'
    );
\montgomery_factor_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(30),
      Q => montgomery_factor_DP(30),
      R => '0'
    );
\montgomery_factor_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(31),
      Q => montgomery_factor_DP(31),
      R => '0'
    );
\montgomery_factor_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(3),
      Q => montgomery_factor_DP(3),
      R => '0'
    );
\montgomery_factor_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(4),
      Q => montgomery_factor_DP(4),
      R => '0'
    );
\montgomery_factor_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(5),
      Q => montgomery_factor_DP(5),
      R => '0'
    );
\montgomery_factor_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(6),
      Q => montgomery_factor_DP(6),
      R => '0'
    );
\montgomery_factor_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(7),
      Q => montgomery_factor_DP(7),
      R => '0'
    );
\montgomery_factor_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(8),
      Q => montgomery_factor_DP(8),
      R => '0'
    );
\montgomery_factor_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \montgomery_factor_DP_reg[31]_0\(9),
      Q => montgomery_factor_DP(9),
      R => '0'
    );
ntt_opcode_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ntt_opcode_reg_0,
      Q => ntt_opcode,
      R => '0'
    );
ntt_opcode_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ntt_opcode_reg_rep_0,
      Q => ntt_opcode_reg_rep_n_0,
      R => '0'
    );
\poly_base_a_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(10),
      Q => ntt_core_ram_waddr(6),
      R => '0'
    );
\poly_base_b_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(11),
      Q => \poly_base_b_DP_reg_n_0_[0]\,
      R => '0'
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ntt_core_ram_waddr(6),
      I1 => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      I2 => ram_reg(6),
      O => ADDRBWRADDR(6)
    );
\rom_base_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => rom_base_addr_reg(0),
      R => '0'
    );
\rom_base_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(4),
      Q => rom_base_addr_reg(1),
      R => '0'
    );
\rom_base_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(5),
      Q => rom_base_addr_reg(2),
      R => '0'
    );
\rom_base_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(6),
      Q => rom_base_addr_reg(3),
      R => '0'
    );
\rom_base_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(7),
      Q => rom_base_addr_reg(4),
      R => '0'
    );
\rom_base_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(8),
      Q => rom_base_addr_reg(5),
      R => '0'
    );
\rom_base_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(9),
      Q => rom_base_addr_reg(6),
      R => '0'
    );
sr_forward: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2\
     port map (
      Q(0) => Q(2),
      clk => clk,
      forward_internal => forward_internal
    );
tw_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen
     port map (
      \DELAY_BLOCK[0].shift_array_reg[1][10]\ => \genblk8[0].sr_q_n_14\,
      \DELAY_BLOCK[0].shift_array_reg[1][11]\ => \genblk8[0].sr_q_n_15\,
      \DELAY_BLOCK[0].shift_array_reg[1][12]\ => \genblk8[0].sr_q_n_16\,
      \DELAY_BLOCK[0].shift_array_reg[1][13]\ => \genblk8[0].sr_q_n_17\,
      \DELAY_BLOCK[0].shift_array_reg[1][14]\ => \genblk8[0].sr_q_n_18\,
      \DELAY_BLOCK[0].shift_array_reg[1][15]\ => \genblk8[0].sr_q_n_19\,
      \DELAY_BLOCK[0].shift_array_reg[1][20]\ => \genblk8[0].sr_q_n_20\,
      \DELAY_BLOCK[0].shift_array_reg[1][21]\ => \genblk8[0].sr_q_n_21\,
      \DELAY_BLOCK[0].shift_array_reg[1][22]\ => \genblk8[0].sr_q_n_22\,
      \DELAY_BLOCK[0].shift_array_reg[1][23]\ => \genblk8[0].sr_q_n_23\,
      \DELAY_BLOCK[0].shift_array_reg[1][24]\ => \genblk8[0].sr_q_n_24\,
      \DELAY_BLOCK[0].shift_array_reg[1][25]\ => \genblk8[0].sr_q_n_25\,
      \DELAY_BLOCK[0].shift_array_reg[1][26]\ => \genblk8[0].sr_q_n_26\,
      \DELAY_BLOCK[0].shift_array_reg[1][27]\ => \genblk8[0].sr_q_n_27\,
      \DELAY_BLOCK[0].shift_array_reg[1][28]\ => \genblk8[0].sr_q_n_28\,
      \DELAY_BLOCK[0].shift_array_reg[1][29]\ => \genblk8[0].sr_q_n_29\,
      \DELAY_BLOCK[0].shift_array_reg[1][30]\ => \genblk8[0].sr_q_n_30\,
      \DELAY_BLOCK[0].shift_array_reg[1][31]\ => \genblk8[0].sr_q_n_31\,
      \DELAY_BLOCK[0].shift_array_reg[1][9]\ => \genblk8[0].sr_q_n_13\,
      Q(6 downto 0) => rom_base_addr_reg(6 downto 0),
      \bf_c[0]\(31 downto 0) => \bf_c_polyArith[0]_12\(31 downto 0),
      \bf_c[1]\(31 downto 0) => \bf_c_polyArith[1]_13\(31 downto 0),
      clk => clk,
      forward_internal => forward_internal,
      \genblk1[0].q_reg\(18 downto 7) => \genblk1[0].q_reg\(31 downto 20),
      \genblk1[0].q_reg\(6 downto 0) => \genblk1[0].q_reg\(15 downto 9),
      \genblk3[0].genblk1[1].p_product_reg[1]\ => ntt_opcode_reg_rep_n_0,
      \genblk8[0].q_reg\(12 downto 9) => \genblk8[0].q_reg\(19 downto 16),
      \genblk8[0].q_reg\(8 downto 0) => \genblk8[0].q_reg\(8 downto 0),
      \m_delay_reg[0]\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      ntt_opcode => ntt_opcode,
      \tmp_i_reg[0]\ => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      \tw_out_internal_DP_reg[31]\(31) => tw_gen_n_51,
      \tw_out_internal_DP_reg[31]\(30) => tw_gen_n_52,
      \tw_out_internal_DP_reg[31]\(29) => tw_gen_n_53,
      \tw_out_internal_DP_reg[31]\(28) => tw_gen_n_54,
      \tw_out_internal_DP_reg[31]\(27) => tw_gen_n_55,
      \tw_out_internal_DP_reg[31]\(26) => tw_gen_n_56,
      \tw_out_internal_DP_reg[31]\(25) => tw_gen_n_57,
      \tw_out_internal_DP_reg[31]\(24) => tw_gen_n_58,
      \tw_out_internal_DP_reg[31]\(23) => tw_gen_n_59,
      \tw_out_internal_DP_reg[31]\(22) => tw_gen_n_60,
      \tw_out_internal_DP_reg[31]\(21) => tw_gen_n_61,
      \tw_out_internal_DP_reg[31]\(20) => tw_gen_n_62,
      \tw_out_internal_DP_reg[31]\(19) => tw_gen_n_63,
      \tw_out_internal_DP_reg[31]\(18) => tw_gen_n_64,
      \tw_out_internal_DP_reg[31]\(17) => tw_gen_n_65,
      \tw_out_internal_DP_reg[31]\(16) => tw_gen_n_66,
      \tw_out_internal_DP_reg[31]\(15) => tw_gen_n_67,
      \tw_out_internal_DP_reg[31]\(14) => tw_gen_n_68,
      \tw_out_internal_DP_reg[31]\(13) => tw_gen_n_69,
      \tw_out_internal_DP_reg[31]\(12) => tw_gen_n_70,
      \tw_out_internal_DP_reg[31]\(11) => tw_gen_n_71,
      \tw_out_internal_DP_reg[31]\(10) => tw_gen_n_72,
      \tw_out_internal_DP_reg[31]\(9) => tw_gen_n_73,
      \tw_out_internal_DP_reg[31]\(8) => tw_gen_n_74,
      \tw_out_internal_DP_reg[31]\(7) => tw_gen_n_75,
      \tw_out_internal_DP_reg[31]\(6) => tw_gen_n_76,
      \tw_out_internal_DP_reg[31]\(5) => tw_gen_n_77,
      \tw_out_internal_DP_reg[31]\(4) => tw_gen_n_78,
      \tw_out_internal_DP_reg[31]\(3) => tw_gen_n_79,
      \tw_out_internal_DP_reg[31]\(2) => tw_gen_n_80,
      \tw_out_internal_DP_reg[31]\(1) => tw_gen_n_81,
      \tw_out_internal_DP_reg[31]\(0) => tw_gen_n_82,
      w(31) => tw_gen_n_19,
      w(30) => tw_gen_n_20,
      w(29) => tw_gen_n_21,
      w(28) => tw_gen_n_22,
      w(27) => tw_gen_n_23,
      w(26) => tw_gen_n_24,
      w(25) => tw_gen_n_25,
      w(24) => tw_gen_n_26,
      w(23) => tw_gen_n_27,
      w(22) => tw_gen_n_28,
      w(21) => tw_gen_n_29,
      w(20) => tw_gen_n_30,
      w(19) => tw_gen_n_31,
      w(18) => tw_gen_n_32,
      w(17) => tw_gen_n_33,
      w(16) => tw_gen_n_34,
      w(15) => tw_gen_n_35,
      w(14) => tw_gen_n_36,
      w(13) => tw_gen_n_37,
      w(12) => tw_gen_n_38,
      w(11) => tw_gen_n_39,
      w(10) => tw_gen_n_40,
      w(9) => tw_gen_n_41,
      w(8) => tw_gen_n_42,
      w(7) => tw_gen_n_43,
      w(6) => tw_gen_n_44,
      w(5) => tw_gen_n_45,
      w(4) => tw_gen_n_46,
      w(3) => tw_gen_n_47,
      w(2) => tw_gen_n_48,
      w(1) => tw_gen_n_49,
      w(0) => tw_gen_n_50
    );
valid_delay_bf: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15\
     port map (
      D(0) => valid_delay_bf_n_0,
      \DELAY_BLOCK[17].shift_array_reg[18][0]_0\ => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      clk => clk,
      ntt_opcode => ntt_opcode,
      valid_PolyArith => valid_PolyArith
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT is
  port (
    \nextstate1__6\ : out STD_LOGIC;
    dma_bram_doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \DELAY_BLOCK[17].shift_array_reg[18][0]\ : in STD_LOGIC;
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea_ext_core : in STD_LOGIC;
    grant_ext : in STD_LOGIC;
    dma_bram_en : in STD_LOGIC;
    dma_bram_byte_wea : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \last_instruction__3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    control_low_word : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dma_bram_dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_delay_reg[0]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \montgomery_factor_DP_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT is
  signal \DELAY_BLOCK[0].shift_array_reg[1]\ : STD_LOGIC;
  signal \DELAY_BLOCK[1].shift_array_reg[2]\ : STD_LOGIC;
  signal core_rwaddr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal core_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[0].io_ram_rdata_DP[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][26]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][29]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_rdata_DP_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[0].io_ram_waddr_low_DP\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \genblk2[0].io_ram_wdata_DP\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[0].io_ram_wen_local_b0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_wen_local_b0_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[0].io_ram_wen_local_b1\ : STD_LOGIC;
  signal \genblk2[0].io_ram_wen_local_b1_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[1].io_ram_rdata_DP_reg[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \genblk2[1].io_ram_wen_local_b0\ : STD_LOGIC;
  signal \genblk2[1].io_ram_wen_local_b0_i_1_n_0\ : STD_LOGIC;
  signal \genblk2[1].io_ram_wen_local_b0_i_2_n_0\ : STD_LOGIC;
  signal \genblk2[1].io_ram_wen_local_b0_i_3_n_0\ : STD_LOGIC;
  signal \genblk2[1].io_ram_wen_local_b1\ : STD_LOGIC;
  signal \genblk2[1].io_ram_wen_local_b1_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \io_ram_rdata_out[9]_i_1_n_0\ : STD_LOGIC;
  signal ntt_core_n_1 : STD_LOGIC;
  signal ntt_core_n_10 : STD_LOGIC;
  signal ntt_core_n_100 : STD_LOGIC;
  signal ntt_core_n_101 : STD_LOGIC;
  signal ntt_core_n_102 : STD_LOGIC;
  signal ntt_core_n_103 : STD_LOGIC;
  signal ntt_core_n_104 : STD_LOGIC;
  signal ntt_core_n_105 : STD_LOGIC;
  signal ntt_core_n_106 : STD_LOGIC;
  signal ntt_core_n_107 : STD_LOGIC;
  signal ntt_core_n_108 : STD_LOGIC;
  signal ntt_core_n_109 : STD_LOGIC;
  signal ntt_core_n_11 : STD_LOGIC;
  signal ntt_core_n_110 : STD_LOGIC;
  signal ntt_core_n_111 : STD_LOGIC;
  signal ntt_core_n_112 : STD_LOGIC;
  signal ntt_core_n_113 : STD_LOGIC;
  signal ntt_core_n_114 : STD_LOGIC;
  signal ntt_core_n_115 : STD_LOGIC;
  signal ntt_core_n_116 : STD_LOGIC;
  signal ntt_core_n_117 : STD_LOGIC;
  signal ntt_core_n_118 : STD_LOGIC;
  signal ntt_core_n_119 : STD_LOGIC;
  signal ntt_core_n_12 : STD_LOGIC;
  signal ntt_core_n_120 : STD_LOGIC;
  signal ntt_core_n_121 : STD_LOGIC;
  signal ntt_core_n_122 : STD_LOGIC;
  signal ntt_core_n_123 : STD_LOGIC;
  signal ntt_core_n_124 : STD_LOGIC;
  signal ntt_core_n_125 : STD_LOGIC;
  signal ntt_core_n_126 : STD_LOGIC;
  signal ntt_core_n_127 : STD_LOGIC;
  signal ntt_core_n_128 : STD_LOGIC;
  signal ntt_core_n_129 : STD_LOGIC;
  signal ntt_core_n_13 : STD_LOGIC;
  signal ntt_core_n_130 : STD_LOGIC;
  signal ntt_core_n_131 : STD_LOGIC;
  signal ntt_core_n_132 : STD_LOGIC;
  signal ntt_core_n_133 : STD_LOGIC;
  signal ntt_core_n_134 : STD_LOGIC;
  signal ntt_core_n_135 : STD_LOGIC;
  signal ntt_core_n_136 : STD_LOGIC;
  signal ntt_core_n_137 : STD_LOGIC;
  signal ntt_core_n_138 : STD_LOGIC;
  signal ntt_core_n_139 : STD_LOGIC;
  signal ntt_core_n_14 : STD_LOGIC;
  signal ntt_core_n_140 : STD_LOGIC;
  signal ntt_core_n_141 : STD_LOGIC;
  signal ntt_core_n_142 : STD_LOGIC;
  signal ntt_core_n_143 : STD_LOGIC;
  signal ntt_core_n_144 : STD_LOGIC;
  signal ntt_core_n_145 : STD_LOGIC;
  signal ntt_core_n_146 : STD_LOGIC;
  signal ntt_core_n_15 : STD_LOGIC;
  signal ntt_core_n_16 : STD_LOGIC;
  signal ntt_core_n_17 : STD_LOGIC;
  signal ntt_core_n_18 : STD_LOGIC;
  signal ntt_core_n_19 : STD_LOGIC;
  signal ntt_core_n_2 : STD_LOGIC;
  signal ntt_core_n_20 : STD_LOGIC;
  signal ntt_core_n_21 : STD_LOGIC;
  signal ntt_core_n_22 : STD_LOGIC;
  signal ntt_core_n_23 : STD_LOGIC;
  signal ntt_core_n_24 : STD_LOGIC;
  signal ntt_core_n_25 : STD_LOGIC;
  signal ntt_core_n_26 : STD_LOGIC;
  signal ntt_core_n_27 : STD_LOGIC;
  signal ntt_core_n_28 : STD_LOGIC;
  signal ntt_core_n_29 : STD_LOGIC;
  signal ntt_core_n_3 : STD_LOGIC;
  signal ntt_core_n_30 : STD_LOGIC;
  signal ntt_core_n_31 : STD_LOGIC;
  signal ntt_core_n_32 : STD_LOGIC;
  signal ntt_core_n_33 : STD_LOGIC;
  signal ntt_core_n_34 : STD_LOGIC;
  signal ntt_core_n_35 : STD_LOGIC;
  signal ntt_core_n_36 : STD_LOGIC;
  signal ntt_core_n_37 : STD_LOGIC;
  signal ntt_core_n_38 : STD_LOGIC;
  signal ntt_core_n_39 : STD_LOGIC;
  signal ntt_core_n_4 : STD_LOGIC;
  signal ntt_core_n_40 : STD_LOGIC;
  signal ntt_core_n_41 : STD_LOGIC;
  signal ntt_core_n_42 : STD_LOGIC;
  signal ntt_core_n_43 : STD_LOGIC;
  signal ntt_core_n_44 : STD_LOGIC;
  signal ntt_core_n_45 : STD_LOGIC;
  signal ntt_core_n_46 : STD_LOGIC;
  signal ntt_core_n_47 : STD_LOGIC;
  signal ntt_core_n_48 : STD_LOGIC;
  signal ntt_core_n_49 : STD_LOGIC;
  signal ntt_core_n_5 : STD_LOGIC;
  signal ntt_core_n_50 : STD_LOGIC;
  signal ntt_core_n_51 : STD_LOGIC;
  signal ntt_core_n_52 : STD_LOGIC;
  signal ntt_core_n_53 : STD_LOGIC;
  signal ntt_core_n_54 : STD_LOGIC;
  signal ntt_core_n_55 : STD_LOGIC;
  signal ntt_core_n_56 : STD_LOGIC;
  signal ntt_core_n_57 : STD_LOGIC;
  signal ntt_core_n_58 : STD_LOGIC;
  signal ntt_core_n_59 : STD_LOGIC;
  signal ntt_core_n_6 : STD_LOGIC;
  signal ntt_core_n_60 : STD_LOGIC;
  signal ntt_core_n_61 : STD_LOGIC;
  signal ntt_core_n_62 : STD_LOGIC;
  signal ntt_core_n_63 : STD_LOGIC;
  signal ntt_core_n_64 : STD_LOGIC;
  signal ntt_core_n_65 : STD_LOGIC;
  signal ntt_core_n_66 : STD_LOGIC;
  signal ntt_core_n_67 : STD_LOGIC;
  signal ntt_core_n_68 : STD_LOGIC;
  signal ntt_core_n_69 : STD_LOGIC;
  signal ntt_core_n_7 : STD_LOGIC;
  signal ntt_core_n_70 : STD_LOGIC;
  signal ntt_core_n_71 : STD_LOGIC;
  signal ntt_core_n_72 : STD_LOGIC;
  signal ntt_core_n_73 : STD_LOGIC;
  signal ntt_core_n_74 : STD_LOGIC;
  signal ntt_core_n_75 : STD_LOGIC;
  signal ntt_core_n_76 : STD_LOGIC;
  signal ntt_core_n_77 : STD_LOGIC;
  signal ntt_core_n_78 : STD_LOGIC;
  signal ntt_core_n_79 : STD_LOGIC;
  signal ntt_core_n_8 : STD_LOGIC;
  signal ntt_core_n_80 : STD_LOGIC;
  signal ntt_core_n_81 : STD_LOGIC;
  signal ntt_core_n_82 : STD_LOGIC;
  signal ntt_core_n_83 : STD_LOGIC;
  signal ntt_core_n_84 : STD_LOGIC;
  signal ntt_core_n_85 : STD_LOGIC;
  signal ntt_core_n_86 : STD_LOGIC;
  signal ntt_core_n_87 : STD_LOGIC;
  signal ntt_core_n_88 : STD_LOGIC;
  signal ntt_core_n_89 : STD_LOGIC;
  signal ntt_core_n_9 : STD_LOGIC;
  signal ntt_core_n_90 : STD_LOGIC;
  signal ntt_core_n_91 : STD_LOGIC;
  signal ntt_core_n_92 : STD_LOGIC;
  signal ntt_core_n_93 : STD_LOGIC;
  signal ntt_core_n_94 : STD_LOGIC;
  signal ntt_core_n_95 : STD_LOGIC;
  signal ntt_core_n_96 : STD_LOGIC;
  signal ntt_core_n_97 : STD_LOGIC;
  signal ntt_core_n_98 : STD_LOGIC;
  signal ntt_core_n_99 : STD_LOGIC;
  signal ntt_opcode_i_1_n_0 : STD_LOGIC;
  signal ntt_opcode_rep_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_rdata[0][0]_78\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_rdata[0][1]_79\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_rdata[1][0]_80\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_rdata[1][1]_81\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][0]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][10]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][11]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][12]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][13]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][14]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][15]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][16]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][17]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][18]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][19]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][1]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][20]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][21]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][22]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][23]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][24]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][25]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][26]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][27]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][28]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][29]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][2]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][30]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][31]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][3]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][4]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][5]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][6]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][7]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][8]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_rdata_DP[0][9]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[2]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[3]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[4]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[5]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_waddr_low_DP[6]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[10]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[11]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[12]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[13]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[14]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[15]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[16]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[17]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[18]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[19]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[20]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[21]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[22]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[23]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[24]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[25]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[26]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[27]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[28]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[29]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[30]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[31]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[3]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[4]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[5]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[6]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[7]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[8]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wdata_DP[9]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wen_local_b0_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \genblk2[0].io_ram_wen_local_b1_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][10]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][11]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][12]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][13]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][14]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][15]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][16]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][17]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][18]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][19]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][20]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][21]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][22]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][23]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][24]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][25]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][26]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][27]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][28]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][29]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][30]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][31]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][4]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][5]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][6]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][7]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][8]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_rdata_DP[1][9]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_wen_local_b0_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \genblk2[1].io_ram_wen_local_b1_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[10]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[11]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[12]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[13]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[14]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[15]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[16]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[17]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[18]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[19]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[20]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[21]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[22]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[23]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[24]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[25]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[26]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[27]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[28]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[29]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[30]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[31]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[3]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[4]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[6]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[7]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[8]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \io_ram_rdata_out[9]_i_1\ : label is "soft_lutpair393";
begin
\genblk2[0].bank_sel_shift\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0\
     port map (
      \DELAY_BLOCK[0].shift_array_reg[1]\ => \DELAY_BLOCK[0].shift_array_reg[1]\,
      clk => clk,
      control_low_word(0) => control_low_word(7),
      dma_bram_abs_addr(0) => dma_bram_abs_addr(7),
      grant_ext => grant_ext
    );
\genblk2[0].io_ram_rdata_DP[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(0),
      I1 => \ram_rdata[0][0]_78\(0),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][0]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(10),
      I1 => \ram_rdata[0][0]_78\(10),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][10]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(11),
      I1 => \ram_rdata[0][0]_78\(11),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][11]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(12),
      I1 => \ram_rdata[0][0]_78\(12),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][12]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(13),
      I1 => \ram_rdata[0][0]_78\(13),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][13]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(14),
      I1 => \ram_rdata[0][0]_78\(14),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][14]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(15),
      I1 => \ram_rdata[0][0]_78\(15),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][15]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(16),
      I1 => \ram_rdata[0][0]_78\(16),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][16]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(17),
      I1 => \ram_rdata[0][0]_78\(17),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][17]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(18),
      I1 => \ram_rdata[0][0]_78\(18),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][18]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(19),
      I1 => \ram_rdata[0][0]_78\(19),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][19]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(1),
      I1 => \ram_rdata[0][0]_78\(1),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][1]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(20),
      I1 => \ram_rdata[0][0]_78\(20),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][20]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(21),
      I1 => \ram_rdata[0][0]_78\(21),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][21]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(22),
      I1 => \ram_rdata[0][0]_78\(22),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][22]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(23),
      I1 => \ram_rdata[0][0]_78\(23),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][23]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(24),
      I1 => \ram_rdata[0][0]_78\(24),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][24]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(25),
      I1 => \ram_rdata[0][0]_78\(25),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][25]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(26),
      I1 => \ram_rdata[0][0]_78\(26),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][26]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(27),
      I1 => \ram_rdata[0][0]_78\(27),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][27]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(28),
      I1 => \ram_rdata[0][0]_78\(28),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][28]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(29),
      I1 => \ram_rdata[0][0]_78\(29),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][29]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(2),
      I1 => \ram_rdata[0][0]_78\(2),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][2]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(30),
      I1 => \ram_rdata[0][0]_78\(30),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][30]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(31),
      I1 => \ram_rdata[0][0]_78\(31),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][31]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(3),
      I1 => \ram_rdata[0][0]_78\(3),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][3]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(4),
      I1 => \ram_rdata[0][0]_78\(4),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][4]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(5),
      I1 => \ram_rdata[0][0]_78\(5),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][5]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(6),
      I1 => \ram_rdata[0][0]_78\(6),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][6]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(7),
      I1 => \ram_rdata[0][0]_78\(7),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][7]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(8),
      I1 => \ram_rdata[0][0]_78\(8),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][8]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[0][1]_79\(9),
      I1 => \ram_rdata[0][0]_78\(9),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => \genblk2[0].io_ram_rdata_DP[0][9]_i_1_n_0\
    );
\genblk2[0].io_ram_rdata_DP_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][0]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(0),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][10]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(10),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][11]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(11),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][12]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(12),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][13]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(13),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][14]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(14),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][15]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(15),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][16]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(16),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][17]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(17),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][18]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(18),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][19]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(19),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][1]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(1),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][20]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(20),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][21]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(21),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][22]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(22),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][23]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(23),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][24]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(24),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][25]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(25),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][26]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(26),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][27]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(27),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][28]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(28),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][29]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(29),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][2]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(2),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][30]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(30),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][31]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(31),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][3]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(3),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][4]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(4),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][5]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(5),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][6]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(6),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][7]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(7),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][8]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(8),
      R => '0'
    );
\genblk2[0].io_ram_rdata_DP_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_rdata_DP[0][9]_i_1_n_0\,
      Q => \genblk2[0].io_ram_rdata_DP_reg[0]\(9),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(0),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(0),
      O => core_rwaddr(0)
    );
\genblk2[0].io_ram_waddr_low_DP[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(1),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(1),
      O => core_rwaddr(1)
    );
\genblk2[0].io_ram_waddr_low_DP[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(2),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(2),
      O => core_rwaddr(2)
    );
\genblk2[0].io_ram_waddr_low_DP[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(3),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(3),
      O => core_rwaddr(3)
    );
\genblk2[0].io_ram_waddr_low_DP[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(4),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(4),
      O => core_rwaddr(4)
    );
\genblk2[0].io_ram_waddr_low_DP[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(5),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(5),
      O => core_rwaddr(5)
    );
\genblk2[0].io_ram_waddr_low_DP[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => control_low_word(6),
      I1 => grant_ext,
      I2 => dma_bram_abs_addr(6),
      O => core_rwaddr(6)
    );
\genblk2[0].io_ram_waddr_low_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(0),
      Q => \genblk2[0].io_ram_waddr_low_DP\(0),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(1),
      Q => \genblk2[0].io_ram_waddr_low_DP\(1),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(2),
      Q => \genblk2[0].io_ram_waddr_low_DP\(2),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(3),
      Q => \genblk2[0].io_ram_waddr_low_DP\(3),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(4),
      Q => \genblk2[0].io_ram_waddr_low_DP\(4),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(5),
      Q => \genblk2[0].io_ram_waddr_low_DP\(5),
      R => '0'
    );
\genblk2[0].io_ram_waddr_low_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_rwaddr(6),
      Q => \genblk2[0].io_ram_waddr_low_DP\(6),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(0),
      I1 => grant_ext,
      I2 => dma_bram_dina(0),
      O => core_wdata(0)
    );
\genblk2[0].io_ram_wdata_DP[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(10),
      I1 => grant_ext,
      I2 => dma_bram_dina(10),
      O => core_wdata(10)
    );
\genblk2[0].io_ram_wdata_DP[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(11),
      I1 => grant_ext,
      I2 => dma_bram_dina(11),
      O => core_wdata(11)
    );
\genblk2[0].io_ram_wdata_DP[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(12),
      I1 => grant_ext,
      I2 => dma_bram_dina(12),
      O => core_wdata(12)
    );
\genblk2[0].io_ram_wdata_DP[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(13),
      I1 => grant_ext,
      I2 => dma_bram_dina(13),
      O => core_wdata(13)
    );
\genblk2[0].io_ram_wdata_DP[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(14),
      I1 => grant_ext,
      I2 => dma_bram_dina(14),
      O => core_wdata(14)
    );
\genblk2[0].io_ram_wdata_DP[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(15),
      I1 => grant_ext,
      I2 => dma_bram_dina(15),
      O => core_wdata(15)
    );
\genblk2[0].io_ram_wdata_DP[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(16),
      I1 => grant_ext,
      I2 => dma_bram_dina(16),
      O => core_wdata(16)
    );
\genblk2[0].io_ram_wdata_DP[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(17),
      I1 => grant_ext,
      I2 => dma_bram_dina(17),
      O => core_wdata(17)
    );
\genblk2[0].io_ram_wdata_DP[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(18),
      I1 => grant_ext,
      I2 => dma_bram_dina(18),
      O => core_wdata(18)
    );
\genblk2[0].io_ram_wdata_DP[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(19),
      I1 => grant_ext,
      I2 => dma_bram_dina(19),
      O => core_wdata(19)
    );
\genblk2[0].io_ram_wdata_DP[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(1),
      I1 => grant_ext,
      I2 => dma_bram_dina(1),
      O => core_wdata(1)
    );
\genblk2[0].io_ram_wdata_DP[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(20),
      I1 => grant_ext,
      I2 => dma_bram_dina(20),
      O => core_wdata(20)
    );
\genblk2[0].io_ram_wdata_DP[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(21),
      I1 => grant_ext,
      I2 => dma_bram_dina(21),
      O => core_wdata(21)
    );
\genblk2[0].io_ram_wdata_DP[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(22),
      I1 => grant_ext,
      I2 => dma_bram_dina(22),
      O => core_wdata(22)
    );
\genblk2[0].io_ram_wdata_DP[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(23),
      I1 => grant_ext,
      I2 => dma_bram_dina(23),
      O => core_wdata(23)
    );
\genblk2[0].io_ram_wdata_DP[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(24),
      I1 => grant_ext,
      I2 => dma_bram_dina(24),
      O => core_wdata(24)
    );
\genblk2[0].io_ram_wdata_DP[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(25),
      I1 => grant_ext,
      I2 => dma_bram_dina(25),
      O => core_wdata(25)
    );
\genblk2[0].io_ram_wdata_DP[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(26),
      I1 => grant_ext,
      I2 => dma_bram_dina(26),
      O => core_wdata(26)
    );
\genblk2[0].io_ram_wdata_DP[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(27),
      I1 => grant_ext,
      I2 => dma_bram_dina(27),
      O => core_wdata(27)
    );
\genblk2[0].io_ram_wdata_DP[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(28),
      I1 => grant_ext,
      I2 => dma_bram_dina(28),
      O => core_wdata(28)
    );
\genblk2[0].io_ram_wdata_DP[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(29),
      I1 => grant_ext,
      I2 => dma_bram_dina(29),
      O => core_wdata(29)
    );
\genblk2[0].io_ram_wdata_DP[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(2),
      I1 => grant_ext,
      I2 => dma_bram_dina(2),
      O => core_wdata(2)
    );
\genblk2[0].io_ram_wdata_DP[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(30),
      I1 => grant_ext,
      I2 => dma_bram_dina(30),
      O => core_wdata(30)
    );
\genblk2[0].io_ram_wdata_DP[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(31),
      I1 => grant_ext,
      I2 => dma_bram_dina(31),
      O => core_wdata(31)
    );
\genblk2[0].io_ram_wdata_DP[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(3),
      I1 => grant_ext,
      I2 => dma_bram_dina(3),
      O => core_wdata(3)
    );
\genblk2[0].io_ram_wdata_DP[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(4),
      I1 => grant_ext,
      I2 => dma_bram_dina(4),
      O => core_wdata(4)
    );
\genblk2[0].io_ram_wdata_DP[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(5),
      I1 => grant_ext,
      I2 => dma_bram_dina(5),
      O => core_wdata(5)
    );
\genblk2[0].io_ram_wdata_DP[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(6),
      I1 => grant_ext,
      I2 => dma_bram_dina(6),
      O => core_wdata(6)
    );
\genblk2[0].io_ram_wdata_DP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(7),
      I1 => grant_ext,
      I2 => dma_bram_dina(7),
      O => core_wdata(7)
    );
\genblk2[0].io_ram_wdata_DP[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(8),
      I1 => grant_ext,
      I2 => dma_bram_dina(8),
      O => core_wdata(8)
    );
\genblk2[0].io_ram_wdata_DP[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dina_ext_low_word(9),
      I1 => grant_ext,
      I2 => dma_bram_dina(9),
      O => core_wdata(9)
    );
\genblk2[0].io_ram_wdata_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(0),
      Q => \genblk2[0].io_ram_wdata_DP\(0),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(10),
      Q => \genblk2[0].io_ram_wdata_DP\(10),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(11),
      Q => \genblk2[0].io_ram_wdata_DP\(11),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(12),
      Q => \genblk2[0].io_ram_wdata_DP\(12),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(13),
      Q => \genblk2[0].io_ram_wdata_DP\(13),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(14),
      Q => \genblk2[0].io_ram_wdata_DP\(14),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(15),
      Q => \genblk2[0].io_ram_wdata_DP\(15),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(16),
      Q => \genblk2[0].io_ram_wdata_DP\(16),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(17),
      Q => \genblk2[0].io_ram_wdata_DP\(17),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(18),
      Q => \genblk2[0].io_ram_wdata_DP\(18),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(19),
      Q => \genblk2[0].io_ram_wdata_DP\(19),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(1),
      Q => \genblk2[0].io_ram_wdata_DP\(1),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(20),
      Q => \genblk2[0].io_ram_wdata_DP\(20),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(21),
      Q => \genblk2[0].io_ram_wdata_DP\(21),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(22),
      Q => \genblk2[0].io_ram_wdata_DP\(22),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(23),
      Q => \genblk2[0].io_ram_wdata_DP\(23),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(24),
      Q => \genblk2[0].io_ram_wdata_DP\(24),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(25),
      Q => \genblk2[0].io_ram_wdata_DP\(25),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(26),
      Q => \genblk2[0].io_ram_wdata_DP\(26),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(27),
      Q => \genblk2[0].io_ram_wdata_DP\(27),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(28),
      Q => \genblk2[0].io_ram_wdata_DP\(28),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(29),
      Q => \genblk2[0].io_ram_wdata_DP\(29),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(2),
      Q => \genblk2[0].io_ram_wdata_DP\(2),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(30),
      Q => \genblk2[0].io_ram_wdata_DP\(30),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(31),
      Q => \genblk2[0].io_ram_wdata_DP\(31),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(3),
      Q => \genblk2[0].io_ram_wdata_DP\(3),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(4),
      Q => \genblk2[0].io_ram_wdata_DP\(4),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(5),
      Q => \genblk2[0].io_ram_wdata_DP\(5),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(6),
      Q => \genblk2[0].io_ram_wdata_DP\(6),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(7),
      Q => \genblk2[0].io_ram_wdata_DP\(7),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(8),
      Q => \genblk2[0].io_ram_wdata_DP\(8),
      R => '0'
    );
\genblk2[0].io_ram_wdata_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => core_wdata(9),
      Q => \genblk2[0].io_ram_wdata_DP\(9),
      R => '0'
    );
\genblk2[0].io_ram_wen_local_b0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => dma_bram_abs_addr(7),
      I1 => control_low_word(7),
      I2 => dma_bram_abs_addr(8),
      I3 => grant_ext,
      I4 => control_low_word(8),
      O => \genblk2[0].io_ram_wen_local_b0_i_1_n_0\
    );
\genblk2[0].io_ram_wen_local_b0_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_wen_local_b0_i_1_n_0\,
      Q => \genblk2[0].io_ram_wen_local_b0\,
      R => \genblk2[1].io_ram_wen_local_b0_i_1_n_0\
    );
\genblk2[0].io_ram_wen_local_b1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => dma_bram_abs_addr(7),
      I1 => control_low_word(7),
      I2 => dma_bram_abs_addr(8),
      I3 => grant_ext,
      I4 => control_low_word(8),
      O => \genblk2[0].io_ram_wen_local_b1_i_1_n_0\
    );
\genblk2[0].io_ram_wen_local_b1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[0].io_ram_wen_local_b1_i_1_n_0\,
      Q => \genblk2[0].io_ram_wen_local_b1\,
      R => \genblk2[1].io_ram_wen_local_b0_i_1_n_0\
    );
\genblk2[0].poly_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM
     port map (
      ADDRARDADDR(6) => ntt_core_n_5,
      ADDRARDADDR(5) => ntt_core_n_6,
      ADDRARDADDR(4) => ntt_core_n_7,
      ADDRARDADDR(3) => ntt_core_n_8,
      ADDRARDADDR(2) => ntt_core_n_9,
      ADDRARDADDR(1) => ntt_core_n_10,
      ADDRARDADDR(0) => ntt_core_n_11,
      ADDRBWRADDR(6) => ntt_core_n_12,
      ADDRBWRADDR(5) => ntt_core_n_13,
      ADDRBWRADDR(4) => ntt_core_n_14,
      ADDRBWRADDR(3) => ntt_core_n_15,
      ADDRBWRADDR(2) => ntt_core_n_16,
      ADDRBWRADDR(1) => ntt_core_n_17,
      ADDRBWRADDR(0) => ntt_core_n_18,
      DIADI(15) => ntt_core_n_131,
      DIADI(14) => ntt_core_n_132,
      DIADI(13) => ntt_core_n_133,
      DIADI(12) => ntt_core_n_134,
      DIADI(11) => ntt_core_n_135,
      DIADI(10) => ntt_core_n_136,
      DIADI(9) => ntt_core_n_137,
      DIADI(8) => ntt_core_n_138,
      DIADI(7) => ntt_core_n_139,
      DIADI(6) => ntt_core_n_140,
      DIADI(5) => ntt_core_n_141,
      DIADI(4) => ntt_core_n_142,
      DIADI(3) => ntt_core_n_143,
      DIADI(2) => ntt_core_n_144,
      DIADI(1) => ntt_core_n_145,
      DIADI(0) => ntt_core_n_146,
      DIBDI(15) => ntt_core_n_67,
      DIBDI(14) => ntt_core_n_68,
      DIBDI(13) => ntt_core_n_69,
      DIBDI(12) => ntt_core_n_70,
      DIBDI(11) => ntt_core_n_71,
      DIBDI(10) => ntt_core_n_72,
      DIBDI(9) => ntt_core_n_73,
      DIBDI(8) => ntt_core_n_74,
      DIBDI(7) => ntt_core_n_75,
      DIBDI(6) => ntt_core_n_76,
      DIBDI(5) => ntt_core_n_77,
      DIBDI(4) => ntt_core_n_78,
      DIBDI(3) => ntt_core_n_79,
      DIBDI(2) => ntt_core_n_80,
      DIBDI(1) => ntt_core_n_81,
      DIBDI(0) => ntt_core_n_82,
      WEBWE(0) => ntt_core_n_4,
      clk => clk,
      ram_reg(15) => ntt_core_n_115,
      ram_reg(14) => ntt_core_n_116,
      ram_reg(13) => ntt_core_n_117,
      ram_reg(12) => ntt_core_n_118,
      ram_reg(11) => ntt_core_n_119,
      ram_reg(10) => ntt_core_n_120,
      ram_reg(9) => ntt_core_n_121,
      ram_reg(8) => ntt_core_n_122,
      ram_reg(7) => ntt_core_n_123,
      ram_reg(6) => ntt_core_n_124,
      ram_reg(5) => ntt_core_n_125,
      ram_reg(4) => ntt_core_n_126,
      ram_reg(3) => ntt_core_n_127,
      ram_reg(2) => ntt_core_n_128,
      ram_reg(1) => ntt_core_n_129,
      ram_reg(0) => ntt_core_n_130,
      ram_reg_0(15) => ntt_core_n_51,
      ram_reg_0(14) => ntt_core_n_52,
      ram_reg_0(13) => ntt_core_n_53,
      ram_reg_0(12) => ntt_core_n_54,
      ram_reg_0(11) => ntt_core_n_55,
      ram_reg_0(10) => ntt_core_n_56,
      ram_reg_0(9) => ntt_core_n_57,
      ram_reg_0(8) => ntt_core_n_58,
      ram_reg_0(7) => ntt_core_n_59,
      ram_reg_0(6) => ntt_core_n_60,
      ram_reg_0(5) => ntt_core_n_61,
      ram_reg_0(4) => ntt_core_n_62,
      ram_reg_0(3) => ntt_core_n_63,
      ram_reg_0(2) => ntt_core_n_64,
      ram_reg_0(1) => ntt_core_n_65,
      ram_reg_0(0) => ntt_core_n_66,
      ram_reg_1(0) => ntt_core_n_3,
      \rdata[0][0]\(31 downto 0) => \ram_rdata[0][0]_78\(31 downto 0),
      \rdata[0][1]\(31 downto 0) => \ram_rdata[0][1]_79\(31 downto 0)
    );
\genblk2[1].io_ram_rdata_DP[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(0),
      I1 => \ram_rdata[1][0]_80\(0),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(0)
    );
\genblk2[1].io_ram_rdata_DP[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(10),
      I1 => \ram_rdata[1][0]_80\(10),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(10)
    );
\genblk2[1].io_ram_rdata_DP[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(11),
      I1 => \ram_rdata[1][0]_80\(11),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(11)
    );
\genblk2[1].io_ram_rdata_DP[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(12),
      I1 => \ram_rdata[1][0]_80\(12),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(12)
    );
\genblk2[1].io_ram_rdata_DP[1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(13),
      I1 => \ram_rdata[1][0]_80\(13),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(13)
    );
\genblk2[1].io_ram_rdata_DP[1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(14),
      I1 => \ram_rdata[1][0]_80\(14),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(14)
    );
\genblk2[1].io_ram_rdata_DP[1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(15),
      I1 => \ram_rdata[1][0]_80\(15),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(15)
    );
\genblk2[1].io_ram_rdata_DP[1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(16),
      I1 => \ram_rdata[1][0]_80\(16),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(16)
    );
\genblk2[1].io_ram_rdata_DP[1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(17),
      I1 => \ram_rdata[1][0]_80\(17),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(17)
    );
\genblk2[1].io_ram_rdata_DP[1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(18),
      I1 => \ram_rdata[1][0]_80\(18),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(18)
    );
\genblk2[1].io_ram_rdata_DP[1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(19),
      I1 => \ram_rdata[1][0]_80\(19),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(19)
    );
\genblk2[1].io_ram_rdata_DP[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(1),
      I1 => \ram_rdata[1][0]_80\(1),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(1)
    );
\genblk2[1].io_ram_rdata_DP[1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(20),
      I1 => \ram_rdata[1][0]_80\(20),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(20)
    );
\genblk2[1].io_ram_rdata_DP[1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(21),
      I1 => \ram_rdata[1][0]_80\(21),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(21)
    );
\genblk2[1].io_ram_rdata_DP[1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(22),
      I1 => \ram_rdata[1][0]_80\(22),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(22)
    );
\genblk2[1].io_ram_rdata_DP[1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(23),
      I1 => \ram_rdata[1][0]_80\(23),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(23)
    );
\genblk2[1].io_ram_rdata_DP[1][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(24),
      I1 => \ram_rdata[1][0]_80\(24),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(24)
    );
\genblk2[1].io_ram_rdata_DP[1][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(25),
      I1 => \ram_rdata[1][0]_80\(25),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(25)
    );
\genblk2[1].io_ram_rdata_DP[1][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(26),
      I1 => \ram_rdata[1][0]_80\(26),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(26)
    );
\genblk2[1].io_ram_rdata_DP[1][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(27),
      I1 => \ram_rdata[1][0]_80\(27),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(27)
    );
\genblk2[1].io_ram_rdata_DP[1][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(28),
      I1 => \ram_rdata[1][0]_80\(28),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(28)
    );
\genblk2[1].io_ram_rdata_DP[1][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(29),
      I1 => \ram_rdata[1][0]_80\(29),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(29)
    );
\genblk2[1].io_ram_rdata_DP[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(2),
      I1 => \ram_rdata[1][0]_80\(2),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(2)
    );
\genblk2[1].io_ram_rdata_DP[1][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(30),
      I1 => \ram_rdata[1][0]_80\(30),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(30)
    );
\genblk2[1].io_ram_rdata_DP[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(31),
      I1 => \ram_rdata[1][0]_80\(31),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(31)
    );
\genblk2[1].io_ram_rdata_DP[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(3),
      I1 => \ram_rdata[1][0]_80\(3),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(3)
    );
\genblk2[1].io_ram_rdata_DP[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(4),
      I1 => \ram_rdata[1][0]_80\(4),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(4)
    );
\genblk2[1].io_ram_rdata_DP[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(5),
      I1 => \ram_rdata[1][0]_80\(5),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(5)
    );
\genblk2[1].io_ram_rdata_DP[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(6),
      I1 => \ram_rdata[1][0]_80\(6),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(6)
    );
\genblk2[1].io_ram_rdata_DP[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(7),
      I1 => \ram_rdata[1][0]_80\(7),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(7)
    );
\genblk2[1].io_ram_rdata_DP[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(8),
      I1 => \ram_rdata[1][0]_80\(8),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(8)
    );
\genblk2[1].io_ram_rdata_DP[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ram_rdata[1][1]_81\(9),
      I1 => \ram_rdata[1][0]_80\(9),
      I2 => \DELAY_BLOCK[0].shift_array_reg[1]\,
      O => p_0_in(9)
    );
\genblk2[1].io_ram_rdata_DP_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(0),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(10),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(10),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(11),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(11),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(12),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(12),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(13),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(13),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(14),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(14),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(15),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(15),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(16),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(16),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(17),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(17),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(18),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(18),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(19),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(19),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(1),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(20),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(20),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(21),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(21),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(22),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(22),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(23),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(23),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(24),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(24),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(25),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(25),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(26),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(26),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(27),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(27),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(28),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(28),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(29),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(29),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(2),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(30),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(30),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(31),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(3),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(4),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(5),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(6),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(7),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(8),
      R => '0'
    );
\genblk2[1].io_ram_rdata_DP_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => \genblk2[1].io_ram_rdata_DP_reg[1]\(9),
      R => '0'
    );
\genblk2[1].io_ram_wen_local_b0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777777777777777"
    )
        port map (
      I0 => wea_ext_core,
      I1 => grant_ext,
      I2 => dma_bram_en,
      I3 => dma_bram_byte_wea(1),
      I4 => dma_bram_byte_wea(0),
      I5 => \genblk2[1].io_ram_wen_local_b0_i_3_n_0\,
      O => \genblk2[1].io_ram_wen_local_b0_i_1_n_0\
    );
\genblk2[1].io_ram_wen_local_b0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => dma_bram_abs_addr(8),
      I1 => control_low_word(8),
      I2 => dma_bram_abs_addr(7),
      I3 => grant_ext,
      I4 => control_low_word(7),
      O => \genblk2[1].io_ram_wen_local_b0_i_2_n_0\
    );
\genblk2[1].io_ram_wen_local_b0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dma_bram_byte_wea(2),
      I1 => dma_bram_byte_wea(3),
      I2 => dma_bram_byte_wea(4),
      I3 => dma_bram_byte_wea(5),
      I4 => dma_bram_byte_wea(7),
      I5 => dma_bram_byte_wea(6),
      O => \genblk2[1].io_ram_wen_local_b0_i_3_n_0\
    );
\genblk2[1].io_ram_wen_local_b0_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[1].io_ram_wen_local_b0_i_2_n_0\,
      Q => \genblk2[1].io_ram_wen_local_b0\,
      R => \genblk2[1].io_ram_wen_local_b0_i_1_n_0\
    );
\genblk2[1].io_ram_wen_local_b1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => dma_bram_abs_addr(7),
      I1 => control_low_word(7),
      I2 => dma_bram_abs_addr(8),
      I3 => grant_ext,
      I4 => control_low_word(8),
      O => \genblk2[1].io_ram_wen_local_b1_i_1_n_0\
    );
\genblk2[1].io_ram_wen_local_b1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \genblk2[1].io_ram_wen_local_b1_i_1_n_0\,
      Q => \genblk2[1].io_ram_wen_local_b1\,
      R => \genblk2[1].io_ram_wen_local_b0_i_1_n_0\
    );
\genblk2[1].poly_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0
     port map (
      ADDRARDADDR(6) => ntt_core_n_5,
      ADDRARDADDR(5) => ntt_core_n_6,
      ADDRARDADDR(4) => ntt_core_n_7,
      ADDRARDADDR(3) => ntt_core_n_8,
      ADDRARDADDR(2) => ntt_core_n_9,
      ADDRARDADDR(1) => ntt_core_n_10,
      ADDRARDADDR(0) => ntt_core_n_11,
      ADDRBWRADDR(6) => ntt_core_n_12,
      ADDRBWRADDR(5) => ntt_core_n_13,
      ADDRBWRADDR(4) => ntt_core_n_14,
      ADDRBWRADDR(3) => ntt_core_n_15,
      ADDRBWRADDR(2) => ntt_core_n_16,
      ADDRBWRADDR(1) => ntt_core_n_17,
      ADDRBWRADDR(0) => ntt_core_n_18,
      DIADI(15) => ntt_core_n_99,
      DIADI(14) => ntt_core_n_100,
      DIADI(13) => ntt_core_n_101,
      DIADI(12) => ntt_core_n_102,
      DIADI(11) => ntt_core_n_103,
      DIADI(10) => ntt_core_n_104,
      DIADI(9) => ntt_core_n_105,
      DIADI(8) => ntt_core_n_106,
      DIADI(7) => ntt_core_n_107,
      DIADI(6) => ntt_core_n_108,
      DIADI(5) => ntt_core_n_109,
      DIADI(4) => ntt_core_n_110,
      DIADI(3) => ntt_core_n_111,
      DIADI(2) => ntt_core_n_112,
      DIADI(1) => ntt_core_n_113,
      DIADI(0) => ntt_core_n_114,
      DIBDI(15) => ntt_core_n_35,
      DIBDI(14) => ntt_core_n_36,
      DIBDI(13) => ntt_core_n_37,
      DIBDI(12) => ntt_core_n_38,
      DIBDI(11) => ntt_core_n_39,
      DIBDI(10) => ntt_core_n_40,
      DIBDI(9) => ntt_core_n_41,
      DIBDI(8) => ntt_core_n_42,
      DIBDI(7) => ntt_core_n_43,
      DIBDI(6) => ntt_core_n_44,
      DIBDI(5) => ntt_core_n_45,
      DIBDI(4) => ntt_core_n_46,
      DIBDI(3) => ntt_core_n_47,
      DIBDI(2) => ntt_core_n_48,
      DIBDI(1) => ntt_core_n_49,
      DIBDI(0) => ntt_core_n_50,
      WEBWE(0) => ntt_core_n_2,
      clk => clk,
      ram_reg(15) => ntt_core_n_83,
      ram_reg(14) => ntt_core_n_84,
      ram_reg(13) => ntt_core_n_85,
      ram_reg(12) => ntt_core_n_86,
      ram_reg(11) => ntt_core_n_87,
      ram_reg(10) => ntt_core_n_88,
      ram_reg(9) => ntt_core_n_89,
      ram_reg(8) => ntt_core_n_90,
      ram_reg(7) => ntt_core_n_91,
      ram_reg(6) => ntt_core_n_92,
      ram_reg(5) => ntt_core_n_93,
      ram_reg(4) => ntt_core_n_94,
      ram_reg(3) => ntt_core_n_95,
      ram_reg(2) => ntt_core_n_96,
      ram_reg(1) => ntt_core_n_97,
      ram_reg(0) => ntt_core_n_98,
      ram_reg_0(15) => ntt_core_n_19,
      ram_reg_0(14) => ntt_core_n_20,
      ram_reg_0(13) => ntt_core_n_21,
      ram_reg_0(12) => ntt_core_n_22,
      ram_reg_0(11) => ntt_core_n_23,
      ram_reg_0(10) => ntt_core_n_24,
      ram_reg_0(9) => ntt_core_n_25,
      ram_reg_0(8) => ntt_core_n_26,
      ram_reg_0(7) => ntt_core_n_27,
      ram_reg_0(6) => ntt_core_n_28,
      ram_reg_0(5) => ntt_core_n_29,
      ram_reg_0(4) => ntt_core_n_30,
      ram_reg_0(3) => ntt_core_n_31,
      ram_reg_0(2) => ntt_core_n_32,
      ram_reg_0(1) => ntt_core_n_33,
      ram_reg_0(0) => ntt_core_n_34,
      ram_reg_1(0) => ntt_core_n_1,
      \rdata[1][0]\(31 downto 0) => \ram_rdata[1][0]_80\(31 downto 0),
      \rdata[1][1]\(31 downto 0) => \ram_rdata[1][1]_81\(31 downto 0)
    );
\io_ram_rdata_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(0),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(0),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[0]_i_1_n_0\
    );
\io_ram_rdata_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(10),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(10),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[10]_i_1_n_0\
    );
\io_ram_rdata_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(11),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(11),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[11]_i_1_n_0\
    );
\io_ram_rdata_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(12),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(12),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[12]_i_1_n_0\
    );
\io_ram_rdata_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(13),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(13),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[13]_i_1_n_0\
    );
\io_ram_rdata_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(14),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(14),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[14]_i_1_n_0\
    );
\io_ram_rdata_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(15),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(15),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[15]_i_1_n_0\
    );
\io_ram_rdata_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(16),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(16),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[16]_i_1_n_0\
    );
\io_ram_rdata_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(17),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(17),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[17]_i_1_n_0\
    );
\io_ram_rdata_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(18),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(18),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[18]_i_1_n_0\
    );
\io_ram_rdata_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(19),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(19),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[19]_i_1_n_0\
    );
\io_ram_rdata_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(1),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(1),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[1]_i_1_n_0\
    );
\io_ram_rdata_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(20),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(20),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[20]_i_1_n_0\
    );
\io_ram_rdata_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(21),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(21),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[21]_i_1_n_0\
    );
\io_ram_rdata_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(22),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(22),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[22]_i_1_n_0\
    );
\io_ram_rdata_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(23),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(23),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[23]_i_1_n_0\
    );
\io_ram_rdata_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(24),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(24),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[24]_i_1_n_0\
    );
\io_ram_rdata_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(25),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(25),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[25]_i_1_n_0\
    );
\io_ram_rdata_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(26),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(26),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[26]_i_1_n_0\
    );
\io_ram_rdata_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(27),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(27),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[27]_i_1_n_0\
    );
\io_ram_rdata_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(28),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(28),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[28]_i_1_n_0\
    );
\io_ram_rdata_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(29),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(29),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[29]_i_1_n_0\
    );
\io_ram_rdata_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(2),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(2),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[2]_i_1_n_0\
    );
\io_ram_rdata_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(30),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(30),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[30]_i_1_n_0\
    );
\io_ram_rdata_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(31),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(31),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[31]_i_1_n_0\
    );
\io_ram_rdata_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(3),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(3),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[3]_i_1_n_0\
    );
\io_ram_rdata_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(4),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(4),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[4]_i_1_n_0\
    );
\io_ram_rdata_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(5),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(5),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[5]_i_1_n_0\
    );
\io_ram_rdata_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(6),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(6),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[6]_i_1_n_0\
    );
\io_ram_rdata_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(7),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(7),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[7]_i_1_n_0\
    );
\io_ram_rdata_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(8),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(8),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[8]_i_1_n_0\
    );
\io_ram_rdata_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \genblk2[1].io_ram_rdata_DP_reg[1]\(9),
      I1 => \genblk2[0].io_ram_rdata_DP_reg[0]\(9),
      I2 => \DELAY_BLOCK[1].shift_array_reg[2]\,
      O => \io_ram_rdata_out[9]_i_1_n_0\
    );
\io_ram_rdata_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[0]_i_1_n_0\,
      Q => dma_bram_doutb(0),
      R => '0'
    );
\io_ram_rdata_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[10]_i_1_n_0\,
      Q => dma_bram_doutb(10),
      R => '0'
    );
\io_ram_rdata_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[11]_i_1_n_0\,
      Q => dma_bram_doutb(11),
      R => '0'
    );
\io_ram_rdata_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[12]_i_1_n_0\,
      Q => dma_bram_doutb(12),
      R => '0'
    );
\io_ram_rdata_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[13]_i_1_n_0\,
      Q => dma_bram_doutb(13),
      R => '0'
    );
\io_ram_rdata_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[14]_i_1_n_0\,
      Q => dma_bram_doutb(14),
      R => '0'
    );
\io_ram_rdata_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[15]_i_1_n_0\,
      Q => dma_bram_doutb(15),
      R => '0'
    );
\io_ram_rdata_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[16]_i_1_n_0\,
      Q => dma_bram_doutb(16),
      R => '0'
    );
\io_ram_rdata_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[17]_i_1_n_0\,
      Q => dma_bram_doutb(17),
      R => '0'
    );
\io_ram_rdata_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[18]_i_1_n_0\,
      Q => dma_bram_doutb(18),
      R => '0'
    );
\io_ram_rdata_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[19]_i_1_n_0\,
      Q => dma_bram_doutb(19),
      R => '0'
    );
\io_ram_rdata_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[1]_i_1_n_0\,
      Q => dma_bram_doutb(1),
      R => '0'
    );
\io_ram_rdata_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[20]_i_1_n_0\,
      Q => dma_bram_doutb(20),
      R => '0'
    );
\io_ram_rdata_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[21]_i_1_n_0\,
      Q => dma_bram_doutb(21),
      R => '0'
    );
\io_ram_rdata_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[22]_i_1_n_0\,
      Q => dma_bram_doutb(22),
      R => '0'
    );
\io_ram_rdata_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[23]_i_1_n_0\,
      Q => dma_bram_doutb(23),
      R => '0'
    );
\io_ram_rdata_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[24]_i_1_n_0\,
      Q => dma_bram_doutb(24),
      R => '0'
    );
\io_ram_rdata_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[25]_i_1_n_0\,
      Q => dma_bram_doutb(25),
      R => '0'
    );
\io_ram_rdata_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[26]_i_1_n_0\,
      Q => dma_bram_doutb(26),
      R => '0'
    );
\io_ram_rdata_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[27]_i_1_n_0\,
      Q => dma_bram_doutb(27),
      R => '0'
    );
\io_ram_rdata_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[28]_i_1_n_0\,
      Q => dma_bram_doutb(28),
      R => '0'
    );
\io_ram_rdata_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[29]_i_1_n_0\,
      Q => dma_bram_doutb(29),
      R => '0'
    );
\io_ram_rdata_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[2]_i_1_n_0\,
      Q => dma_bram_doutb(2),
      R => '0'
    );
\io_ram_rdata_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[30]_i_1_n_0\,
      Q => dma_bram_doutb(30),
      R => '0'
    );
\io_ram_rdata_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[31]_i_1_n_0\,
      Q => dma_bram_doutb(31),
      R => '0'
    );
\io_ram_rdata_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[3]_i_1_n_0\,
      Q => dma_bram_doutb(3),
      R => '0'
    );
\io_ram_rdata_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[4]_i_1_n_0\,
      Q => dma_bram_doutb(4),
      R => '0'
    );
\io_ram_rdata_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[5]_i_1_n_0\,
      Q => dma_bram_doutb(5),
      R => '0'
    );
\io_ram_rdata_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[6]_i_1_n_0\,
      Q => dma_bram_doutb(6),
      R => '0'
    );
\io_ram_rdata_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[7]_i_1_n_0\,
      Q => dma_bram_doutb(7),
      R => '0'
    );
\io_ram_rdata_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[8]_i_1_n_0\,
      Q => dma_bram_doutb(8),
      R => '0'
    );
\io_ram_rdata_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \io_ram_rdata_out[9]_i_1_n_0\,
      Q => dma_bram_doutb(9),
      R => '0'
    );
ntt_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore
     port map (
      ADDRARDADDR(6) => ntt_core_n_5,
      ADDRARDADDR(5) => ntt_core_n_6,
      ADDRARDADDR(4) => ntt_core_n_7,
      ADDRARDADDR(3) => ntt_core_n_8,
      ADDRARDADDR(2) => ntt_core_n_9,
      ADDRARDADDR(1) => ntt_core_n_10,
      ADDRARDADDR(0) => ntt_core_n_11,
      ADDRBWRADDR(6) => ntt_core_n_12,
      ADDRBWRADDR(5) => ntt_core_n_13,
      ADDRBWRADDR(4) => ntt_core_n_14,
      ADDRBWRADDR(3) => ntt_core_n_15,
      ADDRBWRADDR(2) => ntt_core_n_16,
      ADDRBWRADDR(1) => ntt_core_n_17,
      ADDRBWRADDR(0) => ntt_core_n_18,
      D(31 downto 0) => \ram_rdata[0][0]_78\(31 downto 0),
      \DELAY_BLOCK[17].shift_array_reg[18][0]\ => \DELAY_BLOCK[17].shift_array_reg[18][0]\,
      DIADI(15) => ntt_core_n_99,
      DIADI(14) => ntt_core_n_100,
      DIADI(13) => ntt_core_n_101,
      DIADI(12) => ntt_core_n_102,
      DIADI(11) => ntt_core_n_103,
      DIADI(10) => ntt_core_n_104,
      DIADI(9) => ntt_core_n_105,
      DIADI(8) => ntt_core_n_106,
      DIADI(7) => ntt_core_n_107,
      DIADI(6) => ntt_core_n_108,
      DIADI(5) => ntt_core_n_109,
      DIADI(4) => ntt_core_n_110,
      DIADI(3) => ntt_core_n_111,
      DIADI(2) => ntt_core_n_112,
      DIADI(1) => ntt_core_n_113,
      DIADI(0) => ntt_core_n_114,
      DIBDI(15) => ntt_core_n_35,
      DIBDI(14) => ntt_core_n_36,
      DIBDI(13) => ntt_core_n_37,
      DIBDI(12) => ntt_core_n_38,
      DIBDI(11) => ntt_core_n_39,
      DIBDI(10) => ntt_core_n_40,
      DIBDI(9) => ntt_core_n_41,
      DIBDI(8) => ntt_core_n_42,
      DIBDI(7) => ntt_core_n_43,
      DIBDI(6) => ntt_core_n_44,
      DIBDI(5) => ntt_core_n_45,
      DIBDI(4) => ntt_core_n_46,
      DIBDI(3) => ntt_core_n_47,
      DIBDI(2) => ntt_core_n_48,
      DIBDI(1) => ntt_core_n_49,
      DIBDI(0) => ntt_core_n_50,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      Q(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => ntt_core_n_2,
      clk => clk,
      control_low_word(6 downto 0) => control_low_word(6 downto 0),
      dina_ext_low_word(8 downto 0) => dina_ext_low_word(8 downto 0),
      dma_bram_abs_addr(6 downto 0) => dma_bram_abs_addr(6 downto 0),
      \genblk2[0].io_ram_wen_local_b0\ => \genblk2[0].io_ram_wen_local_b0\,
      \genblk2[0].io_ram_wen_local_b0_reg\(0) => ntt_core_n_4,
      \genblk2[0].io_ram_wen_local_b1\ => \genblk2[0].io_ram_wen_local_b1\,
      \genblk2[0].io_ram_wen_local_b1_reg\(0) => ntt_core_n_3,
      \genblk2[1].io_ram_wen_local_b0\ => \genblk2[1].io_ram_wen_local_b0\,
      \genblk2[1].io_ram_wen_local_b1\ => \genblk2[1].io_ram_wen_local_b1\,
      \genblk2[1].io_ram_wen_local_b1_reg\(0) => ntt_core_n_1,
      grant_ext => grant_ext,
      \last_instruction__3\ => \last_instruction__3\,
      \m_delay_reg[0]\(22 downto 0) => \m_delay_reg[0]\(22 downto 0),
      \montgomery_factor_DP_reg[31]_0\(31 downto 0) => \montgomery_factor_DP_reg[31]\(31 downto 0),
      \nextstate1__6\ => \nextstate1__6\,
      ntt_opcode_reg_0 => ntt_opcode_i_1_n_0,
      ntt_opcode_reg_rep_0 => ntt_opcode_rep_i_1_n_0,
      ram_reg(6 downto 0) => \genblk2[0].io_ram_waddr_low_DP\(6 downto 0),
      ram_reg_0(31 downto 0) => \genblk2[0].io_ram_wdata_DP\(31 downto 0),
      \shift_array_reg[0][31]\(31 downto 0) => \ram_rdata[0][1]_79\(31 downto 0),
      \shift_array_reg[0][31]_0\(31 downto 0) => \ram_rdata[1][0]_80\(31 downto 0),
      \shift_array_reg[0][31]_1\(31 downto 0) => \ram_rdata[1][1]_81\(31 downto 0),
      \wdata_internal_DP_reg[0][0][15]\(15) => ntt_core_n_131,
      \wdata_internal_DP_reg[0][0][15]\(14) => ntt_core_n_132,
      \wdata_internal_DP_reg[0][0][15]\(13) => ntt_core_n_133,
      \wdata_internal_DP_reg[0][0][15]\(12) => ntt_core_n_134,
      \wdata_internal_DP_reg[0][0][15]\(11) => ntt_core_n_135,
      \wdata_internal_DP_reg[0][0][15]\(10) => ntt_core_n_136,
      \wdata_internal_DP_reg[0][0][15]\(9) => ntt_core_n_137,
      \wdata_internal_DP_reg[0][0][15]\(8) => ntt_core_n_138,
      \wdata_internal_DP_reg[0][0][15]\(7) => ntt_core_n_139,
      \wdata_internal_DP_reg[0][0][15]\(6) => ntt_core_n_140,
      \wdata_internal_DP_reg[0][0][15]\(5) => ntt_core_n_141,
      \wdata_internal_DP_reg[0][0][15]\(4) => ntt_core_n_142,
      \wdata_internal_DP_reg[0][0][15]\(3) => ntt_core_n_143,
      \wdata_internal_DP_reg[0][0][15]\(2) => ntt_core_n_144,
      \wdata_internal_DP_reg[0][0][15]\(1) => ntt_core_n_145,
      \wdata_internal_DP_reg[0][0][15]\(0) => ntt_core_n_146,
      \wdata_internal_DP_reg[0][0][31]\(15) => ntt_core_n_67,
      \wdata_internal_DP_reg[0][0][31]\(14) => ntt_core_n_68,
      \wdata_internal_DP_reg[0][0][31]\(13) => ntt_core_n_69,
      \wdata_internal_DP_reg[0][0][31]\(12) => ntt_core_n_70,
      \wdata_internal_DP_reg[0][0][31]\(11) => ntt_core_n_71,
      \wdata_internal_DP_reg[0][0][31]\(10) => ntt_core_n_72,
      \wdata_internal_DP_reg[0][0][31]\(9) => ntt_core_n_73,
      \wdata_internal_DP_reg[0][0][31]\(8) => ntt_core_n_74,
      \wdata_internal_DP_reg[0][0][31]\(7) => ntt_core_n_75,
      \wdata_internal_DP_reg[0][0][31]\(6) => ntt_core_n_76,
      \wdata_internal_DP_reg[0][0][31]\(5) => ntt_core_n_77,
      \wdata_internal_DP_reg[0][0][31]\(4) => ntt_core_n_78,
      \wdata_internal_DP_reg[0][0][31]\(3) => ntt_core_n_79,
      \wdata_internal_DP_reg[0][0][31]\(2) => ntt_core_n_80,
      \wdata_internal_DP_reg[0][0][31]\(1) => ntt_core_n_81,
      \wdata_internal_DP_reg[0][0][31]\(0) => ntt_core_n_82,
      \wdata_internal_DP_reg[0][1][15]\(15) => ntt_core_n_115,
      \wdata_internal_DP_reg[0][1][15]\(14) => ntt_core_n_116,
      \wdata_internal_DP_reg[0][1][15]\(13) => ntt_core_n_117,
      \wdata_internal_DP_reg[0][1][15]\(12) => ntt_core_n_118,
      \wdata_internal_DP_reg[0][1][15]\(11) => ntt_core_n_119,
      \wdata_internal_DP_reg[0][1][15]\(10) => ntt_core_n_120,
      \wdata_internal_DP_reg[0][1][15]\(9) => ntt_core_n_121,
      \wdata_internal_DP_reg[0][1][15]\(8) => ntt_core_n_122,
      \wdata_internal_DP_reg[0][1][15]\(7) => ntt_core_n_123,
      \wdata_internal_DP_reg[0][1][15]\(6) => ntt_core_n_124,
      \wdata_internal_DP_reg[0][1][15]\(5) => ntt_core_n_125,
      \wdata_internal_DP_reg[0][1][15]\(4) => ntt_core_n_126,
      \wdata_internal_DP_reg[0][1][15]\(3) => ntt_core_n_127,
      \wdata_internal_DP_reg[0][1][15]\(2) => ntt_core_n_128,
      \wdata_internal_DP_reg[0][1][15]\(1) => ntt_core_n_129,
      \wdata_internal_DP_reg[0][1][15]\(0) => ntt_core_n_130,
      \wdata_internal_DP_reg[0][1][31]\(15) => ntt_core_n_51,
      \wdata_internal_DP_reg[0][1][31]\(14) => ntt_core_n_52,
      \wdata_internal_DP_reg[0][1][31]\(13) => ntt_core_n_53,
      \wdata_internal_DP_reg[0][1][31]\(12) => ntt_core_n_54,
      \wdata_internal_DP_reg[0][1][31]\(11) => ntt_core_n_55,
      \wdata_internal_DP_reg[0][1][31]\(10) => ntt_core_n_56,
      \wdata_internal_DP_reg[0][1][31]\(9) => ntt_core_n_57,
      \wdata_internal_DP_reg[0][1][31]\(8) => ntt_core_n_58,
      \wdata_internal_DP_reg[0][1][31]\(7) => ntt_core_n_59,
      \wdata_internal_DP_reg[0][1][31]\(6) => ntt_core_n_60,
      \wdata_internal_DP_reg[0][1][31]\(5) => ntt_core_n_61,
      \wdata_internal_DP_reg[0][1][31]\(4) => ntt_core_n_62,
      \wdata_internal_DP_reg[0][1][31]\(3) => ntt_core_n_63,
      \wdata_internal_DP_reg[0][1][31]\(2) => ntt_core_n_64,
      \wdata_internal_DP_reg[0][1][31]\(1) => ntt_core_n_65,
      \wdata_internal_DP_reg[0][1][31]\(0) => ntt_core_n_66,
      \wdata_internal_DP_reg[1][1][15]\(15) => ntt_core_n_83,
      \wdata_internal_DP_reg[1][1][15]\(14) => ntt_core_n_84,
      \wdata_internal_DP_reg[1][1][15]\(13) => ntt_core_n_85,
      \wdata_internal_DP_reg[1][1][15]\(12) => ntt_core_n_86,
      \wdata_internal_DP_reg[1][1][15]\(11) => ntt_core_n_87,
      \wdata_internal_DP_reg[1][1][15]\(10) => ntt_core_n_88,
      \wdata_internal_DP_reg[1][1][15]\(9) => ntt_core_n_89,
      \wdata_internal_DP_reg[1][1][15]\(8) => ntt_core_n_90,
      \wdata_internal_DP_reg[1][1][15]\(7) => ntt_core_n_91,
      \wdata_internal_DP_reg[1][1][15]\(6) => ntt_core_n_92,
      \wdata_internal_DP_reg[1][1][15]\(5) => ntt_core_n_93,
      \wdata_internal_DP_reg[1][1][15]\(4) => ntt_core_n_94,
      \wdata_internal_DP_reg[1][1][15]\(3) => ntt_core_n_95,
      \wdata_internal_DP_reg[1][1][15]\(2) => ntt_core_n_96,
      \wdata_internal_DP_reg[1][1][15]\(1) => ntt_core_n_97,
      \wdata_internal_DP_reg[1][1][15]\(0) => ntt_core_n_98,
      \wdata_internal_DP_reg[1][1][31]\(15) => ntt_core_n_19,
      \wdata_internal_DP_reg[1][1][31]\(14) => ntt_core_n_20,
      \wdata_internal_DP_reg[1][1][31]\(13) => ntt_core_n_21,
      \wdata_internal_DP_reg[1][1][31]\(12) => ntt_core_n_22,
      \wdata_internal_DP_reg[1][1][31]\(11) => ntt_core_n_23,
      \wdata_internal_DP_reg[1][1][31]\(10) => ntt_core_n_24,
      \wdata_internal_DP_reg[1][1][31]\(9) => ntt_core_n_25,
      \wdata_internal_DP_reg[1][1][31]\(8) => ntt_core_n_26,
      \wdata_internal_DP_reg[1][1][31]\(7) => ntt_core_n_27,
      \wdata_internal_DP_reg[1][1][31]\(6) => ntt_core_n_28,
      \wdata_internal_DP_reg[1][1][31]\(5) => ntt_core_n_29,
      \wdata_internal_DP_reg[1][1][31]\(4) => ntt_core_n_30,
      \wdata_internal_DP_reg[1][1][31]\(3) => ntt_core_n_31,
      \wdata_internal_DP_reg[1][1][31]\(2) => ntt_core_n_32,
      \wdata_internal_DP_reg[1][1][31]\(1) => ntt_core_n_33,
      \wdata_internal_DP_reg[1][1][31]\(0) => ntt_core_n_34
    );
ntt_opcode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => ntt_opcode_i_1_n_0
    );
ntt_opcode_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => ntt_opcode_rep_i_1_n_0
    );
raddr_high_shift: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1\
     port map (
      \DELAY_BLOCK[1].shift_array_reg[2]\ => \DELAY_BLOCK[1].shift_array_reg[2]\,
      clk => clk,
      control_low_word(0) => control_low_word(8),
      dma_bram_abs_addr(0) => dma_bram_abs_addr(8),
      grant_ext => grant_ext
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore is
  port (
    command_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nextstate1__6\ : out STD_LOGIC;
    dma_bram_doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    control_high_word : in STD_LOGIC_VECTOR ( 0 to 0 );
    \command_reg_reg[7]_0\ : in STD_LOGIC;
    wea_ext_core : in STD_LOGIC;
    grant_ext : in STD_LOGIC;
    dma_bram_en : in STD_LOGIC;
    dma_bram_byte_wea : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \last_instruction__3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    dina2_ext_word : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina3_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    control_low_word : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dma_bram_dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore is
  signal \^command_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dina2_ext_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \dina2_ext_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \dina2_ext_DP_reg_n_0_[28]\ : STD_LOGIC;
  signal \dina2_ext_DP_reg_n_0_[30]\ : STD_LOGIC;
  signal dina3_ext_DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dina_ext_DP : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal forward : STD_LOGIC;
  signal rom_base_addr : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  command_reg(0) <= \^command_reg\(0);
\command_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \command_reg_reg[7]_0\,
      Q => \^command_reg\(0),
      R => control_high_word(0)
    );
\dina2_ext_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(0),
      Q => \dina2_ext_DP_reg_n_0_[0]\,
      R => '0'
    );
\dina2_ext_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(1),
      Q => \dina2_ext_DP_reg_n_0_[1]\,
      R => '0'
    );
\dina2_ext_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(10),
      Q => \dina2_ext_DP_reg_n_0_[28]\,
      R => '0'
    );
\dina2_ext_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(2),
      Q => forward,
      R => '0'
    );
\dina2_ext_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(11),
      Q => \dina2_ext_DP_reg_n_0_[30]\,
      R => '0'
    );
\dina2_ext_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(3),
      Q => rom_base_addr(0),
      R => '0'
    );
\dina2_ext_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(4),
      Q => rom_base_addr(1),
      R => '0'
    );
\dina2_ext_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(5),
      Q => rom_base_addr(2),
      R => '0'
    );
\dina2_ext_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(6),
      Q => rom_base_addr(3),
      R => '0'
    );
\dina2_ext_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(7),
      Q => rom_base_addr(4),
      R => '0'
    );
\dina2_ext_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(8),
      Q => rom_base_addr(5),
      R => '0'
    );
\dina2_ext_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina2_ext_word(9),
      Q => rom_base_addr(6),
      R => '0'
    );
\dina3_ext_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(0),
      Q => dina3_ext_DP(0),
      R => '0'
    );
\dina3_ext_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(10),
      Q => dina3_ext_DP(10),
      R => '0'
    );
\dina3_ext_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(11),
      Q => dina3_ext_DP(11),
      R => '0'
    );
\dina3_ext_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(12),
      Q => dina3_ext_DP(12),
      R => '0'
    );
\dina3_ext_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(13),
      Q => dina3_ext_DP(13),
      R => '0'
    );
\dina3_ext_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(14),
      Q => dina3_ext_DP(14),
      R => '0'
    );
\dina3_ext_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(15),
      Q => dina3_ext_DP(15),
      R => '0'
    );
\dina3_ext_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(16),
      Q => dina3_ext_DP(16),
      R => '0'
    );
\dina3_ext_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(17),
      Q => dina3_ext_DP(17),
      R => '0'
    );
\dina3_ext_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(18),
      Q => dina3_ext_DP(18),
      R => '0'
    );
\dina3_ext_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(19),
      Q => dina3_ext_DP(19),
      R => '0'
    );
\dina3_ext_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(1),
      Q => dina3_ext_DP(1),
      R => '0'
    );
\dina3_ext_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(20),
      Q => dina3_ext_DP(20),
      R => '0'
    );
\dina3_ext_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(21),
      Q => dina3_ext_DP(21),
      R => '0'
    );
\dina3_ext_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(22),
      Q => dina3_ext_DP(22),
      R => '0'
    );
\dina3_ext_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(23),
      Q => dina3_ext_DP(23),
      R => '0'
    );
\dina3_ext_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(24),
      Q => dina3_ext_DP(24),
      R => '0'
    );
\dina3_ext_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(25),
      Q => dina3_ext_DP(25),
      R => '0'
    );
\dina3_ext_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(26),
      Q => dina3_ext_DP(26),
      R => '0'
    );
\dina3_ext_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(27),
      Q => dina3_ext_DP(27),
      R => '0'
    );
\dina3_ext_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(28),
      Q => dina3_ext_DP(28),
      R => '0'
    );
\dina3_ext_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(29),
      Q => dina3_ext_DP(29),
      R => '0'
    );
\dina3_ext_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(2),
      Q => dina3_ext_DP(2),
      R => '0'
    );
\dina3_ext_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(30),
      Q => dina3_ext_DP(30),
      R => '0'
    );
\dina3_ext_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(31),
      Q => dina3_ext_DP(31),
      R => '0'
    );
\dina3_ext_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(3),
      Q => dina3_ext_DP(3),
      R => '0'
    );
\dina3_ext_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(4),
      Q => dina3_ext_DP(4),
      R => '0'
    );
\dina3_ext_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(5),
      Q => dina3_ext_DP(5),
      R => '0'
    );
\dina3_ext_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(6),
      Q => dina3_ext_DP(6),
      R => '0'
    );
\dina3_ext_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(7),
      Q => dina3_ext_DP(7),
      R => '0'
    );
\dina3_ext_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(8),
      Q => dina3_ext_DP(8),
      R => '0'
    );
\dina3_ext_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina3_ext_low_word(9),
      Q => dina3_ext_DP(9),
      R => '0'
    );
\dina_ext_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(10),
      Q => dina_ext_DP(10),
      R => '0'
    );
\dina_ext_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(11),
      Q => dina_ext_DP(11),
      R => '0'
    );
\dina_ext_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(12),
      Q => dina_ext_DP(12),
      R => '0'
    );
\dina_ext_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(13),
      Q => dina_ext_DP(13),
      R => '0'
    );
\dina_ext_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(14),
      Q => dina_ext_DP(14),
      R => '0'
    );
\dina_ext_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(15),
      Q => dina_ext_DP(15),
      R => '0'
    );
\dina_ext_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(16),
      Q => dina_ext_DP(16),
      R => '0'
    );
\dina_ext_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(17),
      Q => dina_ext_DP(17),
      R => '0'
    );
\dina_ext_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(18),
      Q => dina_ext_DP(18),
      R => '0'
    );
\dina_ext_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(19),
      Q => dina_ext_DP(19),
      R => '0'
    );
\dina_ext_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(20),
      Q => dina_ext_DP(20),
      R => '0'
    );
\dina_ext_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(21),
      Q => dina_ext_DP(21),
      R => '0'
    );
\dina_ext_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(22),
      Q => dina_ext_DP(22),
      R => '0'
    );
\dina_ext_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(23),
      Q => dina_ext_DP(23),
      R => '0'
    );
\dina_ext_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(24),
      Q => dina_ext_DP(24),
      R => '0'
    );
\dina_ext_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(25),
      Q => dina_ext_DP(25),
      R => '0'
    );
\dina_ext_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(26),
      Q => dina_ext_DP(26),
      R => '0'
    );
\dina_ext_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(27),
      Q => dina_ext_DP(27),
      R => '0'
    );
\dina_ext_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(28),
      Q => dina_ext_DP(28),
      R => '0'
    );
\dina_ext_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(29),
      Q => dina_ext_DP(29),
      R => '0'
    );
\dina_ext_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(30),
      Q => dina_ext_DP(30),
      R => '0'
    );
\dina_ext_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(31),
      Q => dina_ext_DP(31),
      R => '0'
    );
\dina_ext_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dina_ext_low_word(9),
      Q => dina_ext_DP(9),
      R => '0'
    );
open_ntt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT
     port map (
      \DELAY_BLOCK[17].shift_array_reg[18][0]\ => \^command_reg\(0),
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state_reg[1]\,
      Q(11) => \dina2_ext_DP_reg_n_0_[30]\,
      Q(10) => \dina2_ext_DP_reg_n_0_[28]\,
      Q(9 downto 3) => rom_base_addr(6 downto 0),
      Q(2) => forward,
      Q(1) => \dina2_ext_DP_reg_n_0_[1]\,
      Q(0) => \dina2_ext_DP_reg_n_0_[0]\,
      clk => clk,
      control_low_word(8 downto 0) => control_low_word(8 downto 0),
      dina_ext_low_word(31 downto 0) => dina_ext_low_word(31 downto 0),
      dma_bram_abs_addr(8 downto 0) => dma_bram_abs_addr(8 downto 0),
      dma_bram_byte_wea(7 downto 0) => dma_bram_byte_wea(7 downto 0),
      dma_bram_dina(31 downto 0) => dma_bram_dina(31 downto 0),
      dma_bram_doutb(31 downto 0) => dma_bram_doutb(31 downto 0),
      dma_bram_en => dma_bram_en,
      grant_ext => grant_ext,
      \last_instruction__3\ => \last_instruction__3\,
      \m_delay_reg[0]\(22 downto 0) => dina_ext_DP(31 downto 9),
      \montgomery_factor_DP_reg[31]\(31 downto 0) => dina3_ext_DP(31 downto 0),
      \nextstate1__6\ => \nextstate1__6\,
      wea_ext_core => wea_ext_core
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper is
  port (
    dma_bram_doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_ext_low_word : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status : out STD_LOGIC_VECTOR ( 30 downto 0 );
    clk : in STD_LOGIC;
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_bram_en : in STD_LOGIC;
    dma_bram_byte_wea : in STD_LOGIC_VECTOR ( 7 downto 0 );
    control_high_word : in STD_LOGIC_VECTOR ( 1 downto 0 );
    control_low_word : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina2_ext_word : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina3_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dma_bram_dina : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper is
  signal ISA_CTRL_n_32 : STD_LOGIC;
  signal ISA_CTRL_n_33 : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal cycle_count_reg : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^dma_bram_doutb\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_all_computation : STD_LOGIC;
  signal grant_ext : STD_LOGIC;
  signal \last_instruction__3\ : STD_LOGIC;
  signal \nextstate1__6\ : STD_LOGIC;
  signal wea_ext_core : STD_LOGIC;
  signal wea_ext_core0 : STD_LOGIC;
begin
  dma_bram_doutb(31 downto 0) <= \^dma_bram_doutb\(31 downto 0);
CORE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore
     port map (
      \FSM_sequential_state_reg[1]\ => ISA_CTRL_n_32,
      clk => clk,
      command_reg(0) => command_reg(7),
      \command_reg_reg[7]_0\ => ISA_CTRL_n_33,
      control_high_word(0) => control_high_word(0),
      control_low_word(8 downto 0) => control_low_word(8 downto 0),
      dina2_ext_word(11 downto 0) => dina2_ext_word(11 downto 0),
      dina3_ext_low_word(31 downto 0) => dina3_ext_low_word(31 downto 0),
      dina_ext_low_word(31 downto 0) => dina_ext_low_word(31 downto 0),
      dma_bram_abs_addr(8 downto 0) => dma_bram_abs_addr(8 downto 0),
      dma_bram_byte_wea(7 downto 0) => dma_bram_byte_wea(7 downto 0),
      dma_bram_dina(31 downto 0) => dma_bram_dina(31 downto 0),
      dma_bram_doutb(31 downto 0) => \^dma_bram_doutb\(31 downto 0),
      dma_bram_en => dma_bram_en,
      grant_ext => grant_ext,
      \last_instruction__3\ => \last_instruction__3\,
      \nextstate1__6\ => \nextstate1__6\,
      wea_ext_core => wea_ext_core
    );
ISA_CTRL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control
     port map (
      D(30 downto 1) => cycle_count_reg(29 downto 0),
      D(0) => done_all_computation,
      clk => clk,
      command_reg(0) => command_reg(7),
      control_high_word(1 downto 0) => control_high_word(1 downto 0),
      control_low_word(6 downto 5) => control_low_word(10 downto 9),
      control_low_word(4 downto 0) => control_low_word(4 downto 0),
      dina_ext_low_word(9 downto 0) => dina_ext_low_word(9 downto 0),
      \dout_ram_reg[7]\ => ISA_CTRL_n_33,
      \dout_ram_reg[9]\ => ISA_CTRL_n_32,
      \last_instruction__3\ => \last_instruction__3\,
      \nextstate1__6\ => \nextstate1__6\
    );
\dout_ext_DP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(0),
      Q => dout_ext_low_word(0),
      R => '0'
    );
\dout_ext_DP_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(10),
      Q => dout_ext_low_word(10),
      R => '0'
    );
\dout_ext_DP_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(11),
      Q => dout_ext_low_word(11),
      R => '0'
    );
\dout_ext_DP_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(12),
      Q => dout_ext_low_word(12),
      R => '0'
    );
\dout_ext_DP_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(13),
      Q => dout_ext_low_word(13),
      R => '0'
    );
\dout_ext_DP_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(14),
      Q => dout_ext_low_word(14),
      R => '0'
    );
\dout_ext_DP_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(15),
      Q => dout_ext_low_word(15),
      R => '0'
    );
\dout_ext_DP_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(16),
      Q => dout_ext_low_word(16),
      R => '0'
    );
\dout_ext_DP_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(17),
      Q => dout_ext_low_word(17),
      R => '0'
    );
\dout_ext_DP_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(18),
      Q => dout_ext_low_word(18),
      R => '0'
    );
\dout_ext_DP_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(19),
      Q => dout_ext_low_word(19),
      R => '0'
    );
\dout_ext_DP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(1),
      Q => dout_ext_low_word(1),
      R => '0'
    );
\dout_ext_DP_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(20),
      Q => dout_ext_low_word(20),
      R => '0'
    );
\dout_ext_DP_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(21),
      Q => dout_ext_low_word(21),
      R => '0'
    );
\dout_ext_DP_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(22),
      Q => dout_ext_low_word(22),
      R => '0'
    );
\dout_ext_DP_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(23),
      Q => dout_ext_low_word(23),
      R => '0'
    );
\dout_ext_DP_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(24),
      Q => dout_ext_low_word(24),
      R => '0'
    );
\dout_ext_DP_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(25),
      Q => dout_ext_low_word(25),
      R => '0'
    );
\dout_ext_DP_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(26),
      Q => dout_ext_low_word(26),
      R => '0'
    );
\dout_ext_DP_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(27),
      Q => dout_ext_low_word(27),
      R => '0'
    );
\dout_ext_DP_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(28),
      Q => dout_ext_low_word(28),
      R => '0'
    );
\dout_ext_DP_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(29),
      Q => dout_ext_low_word(29),
      R => '0'
    );
\dout_ext_DP_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(2),
      Q => dout_ext_low_word(2),
      R => '0'
    );
\dout_ext_DP_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(30),
      Q => dout_ext_low_word(30),
      R => '0'
    );
\dout_ext_DP_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(31),
      Q => dout_ext_low_word(31),
      R => '0'
    );
\dout_ext_DP_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(3),
      Q => dout_ext_low_word(3),
      R => '0'
    );
\dout_ext_DP_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(4),
      Q => dout_ext_low_word(4),
      R => '0'
    );
\dout_ext_DP_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(5),
      Q => dout_ext_low_word(5),
      R => '0'
    );
\dout_ext_DP_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(6),
      Q => dout_ext_low_word(6),
      R => '0'
    );
\dout_ext_DP_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(7),
      Q => dout_ext_low_word(7),
      R => '0'
    );
\dout_ext_DP_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(8),
      Q => dout_ext_low_word(8),
      R => '0'
    );
\dout_ext_DP_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^dma_bram_doutb\(9),
      Q => dout_ext_low_word(9),
      R => '0'
    );
grant_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => control_low_word(11),
      Q => grant_ext,
      R => '0'
    );
\status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_all_computation,
      Q => status(0),
      R => '0'
    );
\status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(8),
      Q => status(9),
      R => '0'
    );
\status_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(9),
      Q => status(10),
      R => '0'
    );
\status_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(10),
      Q => status(11),
      R => '0'
    );
\status_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(11),
      Q => status(12),
      R => '0'
    );
\status_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(12),
      Q => status(13),
      R => '0'
    );
\status_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(13),
      Q => status(14),
      R => '0'
    );
\status_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(14),
      Q => status(15),
      R => '0'
    );
\status_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(15),
      Q => status(16),
      R => '0'
    );
\status_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(16),
      Q => status(17),
      R => '0'
    );
\status_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(17),
      Q => status(18),
      R => '0'
    );
\status_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(18),
      Q => status(19),
      R => '0'
    );
\status_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(19),
      Q => status(20),
      R => '0'
    );
\status_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(20),
      Q => status(21),
      R => '0'
    );
\status_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(21),
      Q => status(22),
      R => '0'
    );
\status_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(22),
      Q => status(23),
      R => '0'
    );
\status_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(23),
      Q => status(24),
      R => '0'
    );
\status_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(24),
      Q => status(25),
      R => '0'
    );
\status_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(25),
      Q => status(26),
      R => '0'
    );
\status_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(26),
      Q => status(27),
      R => '0'
    );
\status_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(27),
      Q => status(28),
      R => '0'
    );
\status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(0),
      Q => status(1),
      R => '0'
    );
\status_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(28),
      Q => status(29),
      R => '0'
    );
\status_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(29),
      Q => status(30),
      R => '0'
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(1),
      Q => status(2),
      R => '0'
    );
\status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(2),
      Q => status(3),
      R => '0'
    );
\status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(3),
      Q => status(4),
      R => '0'
    );
\status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(4),
      Q => status(5),
      R => '0'
    );
\status_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(5),
      Q => status(6),
      R => '0'
    );
\status_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(6),
      Q => status(7),
      R => '0'
    );
\status_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cycle_count_reg(7),
      Q => status(8),
      R => '0'
    );
wea_ext_core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_low_word(9),
      I1 => control_low_word(10),
      O => wea_ext_core0
    );
wea_ext_core_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => wea_ext_core0,
      Q => wea_ext_core,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    control_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    control_high_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina_ext_high_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina2_ext_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina3_ext_low_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina3_ext_high_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_ext_low_word : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_ext_high_word : out STD_LOGIC_VECTOR ( 31 downto 0 );
    status : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_bram_byte_wea : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dma_bram_abs_addr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    dma_bram_dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    dma_bram_doutb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dma_bram_en : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "OpenNTT_BD_ComputeCoreWrapper_0_0,ComputeCoreWrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ComputeCoreWrapper,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^dma_bram_doutb\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^status\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN OpenNTT_BD_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
begin
  dma_bram_doutb(63) <= \<const0>\;
  dma_bram_doutb(62) <= \<const0>\;
  dma_bram_doutb(61) <= \<const0>\;
  dma_bram_doutb(60) <= \<const0>\;
  dma_bram_doutb(59) <= \<const0>\;
  dma_bram_doutb(58) <= \<const0>\;
  dma_bram_doutb(57) <= \<const0>\;
  dma_bram_doutb(56) <= \<const0>\;
  dma_bram_doutb(55) <= \<const0>\;
  dma_bram_doutb(54) <= \<const0>\;
  dma_bram_doutb(53) <= \<const0>\;
  dma_bram_doutb(52) <= \<const0>\;
  dma_bram_doutb(51) <= \<const0>\;
  dma_bram_doutb(50) <= \<const0>\;
  dma_bram_doutb(49) <= \<const0>\;
  dma_bram_doutb(48) <= \<const0>\;
  dma_bram_doutb(47) <= \<const0>\;
  dma_bram_doutb(46) <= \<const0>\;
  dma_bram_doutb(45) <= \<const0>\;
  dma_bram_doutb(44) <= \<const0>\;
  dma_bram_doutb(43) <= \<const0>\;
  dma_bram_doutb(42) <= \<const0>\;
  dma_bram_doutb(41) <= \<const0>\;
  dma_bram_doutb(40) <= \<const0>\;
  dma_bram_doutb(39) <= \<const0>\;
  dma_bram_doutb(38) <= \<const0>\;
  dma_bram_doutb(37) <= \<const0>\;
  dma_bram_doutb(36) <= \<const0>\;
  dma_bram_doutb(35) <= \<const0>\;
  dma_bram_doutb(34) <= \<const0>\;
  dma_bram_doutb(33) <= \<const0>\;
  dma_bram_doutb(32) <= \<const0>\;
  dma_bram_doutb(31 downto 0) <= \^dma_bram_doutb\(31 downto 0);
  dout_ext_high_word(31) <= \<const0>\;
  dout_ext_high_word(30) <= \<const0>\;
  dout_ext_high_word(29) <= \<const0>\;
  dout_ext_high_word(28) <= \<const0>\;
  dout_ext_high_word(27) <= \<const0>\;
  dout_ext_high_word(26) <= \<const0>\;
  dout_ext_high_word(25) <= \<const0>\;
  dout_ext_high_word(24) <= \<const0>\;
  dout_ext_high_word(23) <= \<const0>\;
  dout_ext_high_word(22) <= \<const0>\;
  dout_ext_high_word(21) <= \<const0>\;
  dout_ext_high_word(20) <= \<const0>\;
  dout_ext_high_word(19) <= \<const0>\;
  dout_ext_high_word(18) <= \<const0>\;
  dout_ext_high_word(17) <= \<const0>\;
  dout_ext_high_word(16) <= \<const0>\;
  dout_ext_high_word(15) <= \<const0>\;
  dout_ext_high_word(14) <= \<const0>\;
  dout_ext_high_word(13) <= \<const0>\;
  dout_ext_high_word(12) <= \<const0>\;
  dout_ext_high_word(11) <= \<const0>\;
  dout_ext_high_word(10) <= \<const0>\;
  dout_ext_high_word(9) <= \<const0>\;
  dout_ext_high_word(8) <= \<const0>\;
  dout_ext_high_word(7) <= \<const0>\;
  dout_ext_high_word(6) <= \<const0>\;
  dout_ext_high_word(5) <= \<const0>\;
  dout_ext_high_word(4) <= \<const0>\;
  dout_ext_high_word(3) <= \<const0>\;
  dout_ext_high_word(2) <= \<const0>\;
  dout_ext_high_word(1) <= \<const0>\;
  dout_ext_high_word(0) <= \<const0>\;
  status(31 downto 2) <= \^status\(31 downto 2);
  status(1) <= \<const0>\;
  status(0) <= \^status\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper
     port map (
      clk => clk,
      control_high_word(1 downto 0) => control_high_word(1 downto 0),
      control_low_word(11 downto 9) => control_low_word(22 downto 20),
      control_low_word(8 downto 0) => control_low_word(8 downto 0),
      dina2_ext_word(11) => dina2_ext_word(30),
      dina2_ext_word(10) => dina2_ext_word(28),
      dina2_ext_word(9 downto 0) => dina2_ext_word(9 downto 0),
      dina3_ext_low_word(31 downto 0) => dina3_ext_low_word(31 downto 0),
      dina_ext_low_word(31 downto 0) => dina_ext_low_word(31 downto 0),
      dma_bram_abs_addr(8 downto 0) => dma_bram_abs_addr(11 downto 3),
      dma_bram_byte_wea(7 downto 0) => dma_bram_byte_wea(7 downto 0),
      dma_bram_dina(31 downto 0) => dma_bram_dina(31 downto 0),
      dma_bram_doutb(31 downto 0) => \^dma_bram_doutb\(31 downto 0),
      dma_bram_en => dma_bram_en,
      dout_ext_low_word(31 downto 0) => dout_ext_low_word(31 downto 0),
      status(30 downto 1) => \^status\(31 downto 2),
      status(0) => \^status\(0)
    );
end STRUCTURE;
