Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Sqrt
Name "a"
SID "1"
}
Block {
BlockType Delay
Name "b"
SID "32"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "c"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Reference
Name "d"
SID "2"
Ports [1, 1]
SourceBlock "simulink/Discrete/Difference"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
ICPrevInput "0.0"
OutMin "[]"
OutMax "[]"
OutDataType "fixdt(1, 16)"
OutScaling "2^-10"
LockScale off
RndMeth "Floor"
DoSatur off
}
Block {
BlockType DiscreteFilter
Name "e"
SID "4"
Ports [1, 1]
InputPortMap "u0"
OutputPortMap "o0"
SampleTime "1"
}
Block {
BlockType Reference
Name "i"
SID "5"
Ports [0, 1]
SourceBlock "simulink/Sources/Chirp Signal"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
uplimit "[868.000000]"
tsamp "-1"
}
Block {
BlockType Constant
Name "c"
SID "4"
Value "[754394672.157911]"
SampleTime "1"
}
Block {
BlockType SubSystem
Name "e"
SID "5"
Ports [1, 2]
RequestExecContextInheritance off
System {
Name "e"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "7"
}
Block {
BlockType Constant
Name "f"
SID "15"
Value "[-398751576.053849]"
SampleTime "1"
}
Block {
BlockType Constant
Name "g"
SID "16"
Value "[190569297.223999]"
SampleTime "1"
}
Block {
BlockType Constant
Name "h"
SID "17"
Value "[-670226116.172425]"
SampleTime "1"
}
Block {
BlockType Outport
Name "i"
SID "11"
VectorParamsAs1DForOutWhenUnconnected	off
}
Block {
BlockType Outport
Name "j"
SID "17"
Port "2"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
Branch {
DstBlock "i"
DstPort 1
}
Branch {
DstBlock "l"
DstPort 1
}
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "j"
DstPort 2
}
}
}
Block {
BlockType Delay
Name "f"
SID "17"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "k"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Outport
Name "d"
SID "7"
VectorParamsAs1DForOutWhenUnconnected off
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "d"
DstPort 2
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 2
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "j"
DstPort 2
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "c"
DstPort 1
}
}
}