Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Mar 24 13:09:46 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   PMOD1<4>_IBUF
   PMOD1<5>_IBUF
   PMOD1<6>_IBUF
   PMOD1<7>_IBUF


