# 👋 Hi, I'm Hamza Abu-Alkhair

Aspiring **Digital Design Engineer** based in Montreal, Canada!
Currently studying **Electrical Engineering at McGill University** and building systems using **VHDL** and **Verilog**. Passionate about **FPGA design**, **ASIC/RTL development**, and solving real-world problems with low-level hardware solutions.

---

## 🛠️ Skills & Tools

**Hardware:** Verilog, VHDL, Altera FPGAs (Cyclone V), Quartus, ModelSim  
**Software:** Python, C, MATLAB, Linux

---

## 🔬 Projects & Highlights

### 🔷 [Arccos Computation in VHDL](https://github.com/hamooza03/Arccos_in_VHDL)
- Fixed-point `arccos(x)` calculator on an **Altera DE1-SoC FPGA**
- Designed custom VHDL modules for **BCD conversion** and **7-segment display**
- Integrated with **JTAG I/O** using a custom **Avalon slave interface**

### 🟩 HDLBits Verilog Practice
- Completed **60+ exercises** on combinational logic, FSMs, and sequential circuits  
- Repo link: [HDLBits Problem Sets](https://hdlbits.01xz.net/wiki/Problem_sets)

### ⚙️ CPU Design in Logisim
- Built a 16-bit CPU with ALU, memory access, and branching logic


---

## 🌱 Currently Learning

- UVM & SystemVerilog for testbench automation  
- Combinational and Sequential circuit testing methods

---

## 📫 Get in Touch

- 🔗 [LinkedIn](https://www.linkedin.com/in/hamza-abk)  
