Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:31:59 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (27)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src25_reg[0]/C
src25_reg[1]/C
src26_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src25_reg[0]/D
src25_reg[1]/D
src26_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  224          inf        0.000                      0                  224           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 4.588ns (47.305%)  route 5.111ns (52.695%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.206 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.206    compressor/chain2_0/carryout[7]
    SLICE_X1Y79                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.436 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.840     7.276    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     9.699 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.699    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 5.284ns (54.555%)  route 4.402ns (45.445%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.138 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.138    compressor/chain0_0/carryout[7]
    SLICE_X2Y76                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.375 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.797     3.172    compressor/chain1_1/lut6_2_inst8_0[3]
    SLICE_X3Y79                                                       r  compressor/chain1_1/lut5_prop5/I0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.222     3.394 r  compressor/chain1_1/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.394    compressor/chain1_1/prop[5]
    SLICE_X3Y79                                                       r  compressor/chain1_1/carry4_inst1/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.806 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.806    compressor/chain1_1/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.895    compressor/chain1_1/carryout[11]
    SLICE_X3Y81                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.054 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=6, routed)           0.728     4.782    compressor/chain2_0/lut4_gene17_0[10]
    SLICE_X1Y80                                                       r  compressor/chain2_0/lut4_prop13/I0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.224     5.006 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     5.006    compressor/chain2_0/prop[13]
    SLICE_X1Y80                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.418 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.418    compressor/chain2_0/carryout[15]
    SLICE_X1Y81                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.648 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.646     7.294    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392     9.686 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.686    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.662ns  (logic 5.219ns (54.019%)  route 4.443ns (45.981%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.138 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.138    compressor/chain0_0/carryout[7]
    SLICE_X2Y76                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.375 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.797     3.172    compressor/chain1_1/lut6_2_inst8_0[3]
    SLICE_X3Y79                                                       r  compressor/chain1_1/lut5_prop5/I0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.222     3.394 r  compressor/chain1_1/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.394    compressor/chain1_1/prop[5]
    SLICE_X3Y79                                                       r  compressor/chain1_1/carry4_inst1/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.806 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.806    compressor/chain1_1/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.895    compressor/chain1_1/carryout[11]
    SLICE_X3Y81                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.054 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=6, routed)           0.728     4.782    compressor/chain2_0/lut4_gene17_0[10]
    SLICE_X1Y80                                                       r  compressor/chain2_0/lut4_prop13/I0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.224     5.006 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     5.006    compressor/chain2_0/prop[13]
    SLICE_X1Y80                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.418 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.418    compressor/chain2_0/carryout[15]
    SLICE_X1Y81                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.577 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.687     7.264    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398     9.662 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.662    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.608ns  (logic 4.477ns (46.597%)  route 5.131ns (53.403%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.347 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.861     7.207    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     9.608 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.608    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.650ns (48.444%)  route 4.949ns (51.556%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.206 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.206    compressor/chain2_0/carryout[7]
    SLICE_X1Y79                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.295 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.295    compressor/chain2_0/carryout[11]
    SLICE_X1Y80                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.525 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.678     7.203    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     9.599 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.599    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.486ns (46.732%)  route 5.113ns (53.268%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.351 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.843     7.193    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     9.599 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.599    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.584ns  (logic 4.601ns (48.001%)  route 4.984ns (51.999%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.206 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.206    compressor/chain2_0/carryout[7]
    SLICE_X1Y79                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.440 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.713     7.153    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     9.584 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.584    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 5.281ns (55.150%)  route 4.294ns (44.850%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.138 r  compressor/chain0_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.138    compressor/chain0_0/carryout[7]
    SLICE_X2Y76                                                       r  compressor/chain0_0/carry4_inst2/CI
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.375 r  compressor/chain0_0/carry4_inst2/O[3]
                         net (fo=4, routed)           0.797     3.172    compressor/chain1_1/lut6_2_inst8_0[3]
    SLICE_X3Y79                                                       r  compressor/chain1_1/lut5_prop5/I0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.222     3.394 r  compressor/chain1_1/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.394    compressor/chain1_1/prop[5]
    SLICE_X3Y79                                                       r  compressor/chain1_1/carry4_inst1/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.806 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.806    compressor/chain1_1/carryout[7]
    SLICE_X3Y80                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.895 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.895    compressor/chain1_1/carryout[11]
    SLICE_X3Y81                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.054 r  compressor/chain1_1/carry4_inst3/O[0]
                         net (fo=6, routed)           0.728     4.782    compressor/chain2_0/lut4_gene17_0[10]
    SLICE_X1Y80                                                       r  compressor/chain2_0/lut4_prop13/I0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.224     5.006 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     5.006    compressor/chain2_0/prop[13]
    SLICE_X1Y80                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.418 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.418    compressor/chain2_0/carryout[15]
    SLICE_X1Y81                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.652 r  compressor/chain2_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.539     7.190    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385     9.575 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.575    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.561ns  (logic 4.610ns (48.214%)  route 4.951ns (51.786%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.206 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.206    compressor/chain2_0/carryout[7]
    SLICE_X1Y79                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.295 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.295    compressor/chain2_0/carryout[11]
    SLICE_X1Y80                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.476 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.681     7.156    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405     9.561 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.561    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.561ns  (logic 4.431ns (46.342%)  route 5.130ns (53.658%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[4]/Q
                         net (fo=5, routed)           1.231     1.544    compressor/chain0_0/lut6_2_inst4/I3
    SLICE_X2Y75                                                       r  compressor/chain0_0/lut6_2_inst4/LUT6/I3
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.215     1.759 r  compressor/chain0_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.759    compressor/chain0_0/prop[4]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.165 r  compressor/chain0_0/carry4_inst1/O[2]
                         net (fo=1, routed)           0.570     2.735    compressor/chain1_0/lut6_2_inst3/I5
    SLICE_X1Y74                                                       r  compressor/chain1_0/lut6_2_inst3/LUT6/I5
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.217     2.952 r  compressor/chain1_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     2.952    compressor/chain1_0/lut6_2_inst3_n_1
    SLICE_X1Y74                                                       r  compressor/chain1_0/carry4_inst0/S[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.251 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.470     4.721    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X1Y77                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.097     4.818 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.818    compressor/chain2_0/prop[3]
    SLICE_X1Y77                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.117 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.117    compressor/chain2_0/carryout[3]
    SLICE_X1Y78                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.298 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.859     7.157    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     9.561 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.561    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src18_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.164ns (73.471%)  route 0.059ns (26.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  src18_reg[1]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src18_reg[1]/Q
                         net (fo=5, routed)           0.059     0.223    src18[1]
    SLICE_X7Y80          FDRE                                         r  src18_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src23_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.947%)  route 0.118ns (48.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src23_reg[1]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src23_reg[1]/Q
                         net (fo=5, routed)           0.118     0.246    src23[1]
    SLICE_X2Y82          FDRE                                         r  src23_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=5, routed)           0.119     0.247    src8[7]
    SLICE_X3Y78          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.650%)  route 0.108ns (43.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  src10_reg[9]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[9]/Q
                         net (fo=5, routed)           0.108     0.249    src10[9]
    SLICE_X5Y75          FDRE                                         r  src10_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.827%)  route 0.112ns (44.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  src12_reg[2]/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[2]/Q
                         net (fo=5, routed)           0.112     0.253    src12[2]
    SLICE_X6Y77          FDRE                                         r  src12_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  src17_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[1]/Q
                         net (fo=2, routed)           0.113     0.254    src17[1]
    SLICE_X7Y81          FDRE                                         r  src17_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE                         0.000     0.000 r  src18_reg[5]/C
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src18[5]
    SLICE_X7Y80          FDRE                                         r  src18_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.328%)  route 0.114ns (44.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  src15_reg[3]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[3]/Q
                         net (fo=5, routed)           0.114     0.255    src15[3]
    SLICE_X3Y77          FDRE                                         r  src15_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.893%)  route 0.129ns (50.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src16_reg[7]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[7]/Q
                         net (fo=5, routed)           0.129     0.257    src16[7]
    SLICE_X4Y80          FDRE                                         r  src16_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.505%)  route 0.131ns (50.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  src13_reg[4]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[4]/Q
                         net (fo=5, routed)           0.131     0.259    src13[4]
    SLICE_X3Y77          FDRE                                         r  src13_reg[5]/D
  -------------------------------------------------------------------    -------------------





