DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 2152,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 163,0
optionalChildren [
*2 (LogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 21
suid 1,0
)
)
uid 168,0
)
*3 (RefLabelRowHdr
)
*4 (TitleRowHdr
)
*5 (FilterRowHdr
)
*6 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*7 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*8 (GroupColHdr
tm "GroupColHdrMgr"
)
*9 (NameColHdr
tm "NameColHdrMgr"
)
*10 (ModeColHdr
tm "ModeColHdrMgr"
)
*11 (TypeColHdr
tm "TypeColHdrMgr"
)
*12 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*13 (InitColHdr
tm "InitColHdrMgr"
)
*14 (EolColHdr
tm "EolColHdrMgr"
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 22
suid 2006,0
)
)
uid 427,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 2010,0
)
)
uid 745,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 2011,0
)
)
uid 747,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 2012,0
)
)
uid 749,0
)
*19 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 2013,0
)
)
uid 751,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 2014,0
)
)
uid 753,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 2015,0
)
)
uid 755,0
)
*22 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 2016,0
)
)
uid 757,0
)
*23 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 2017,0
)
)
uid 759,0
)
*24 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 2018,0
)
)
uid 761,0
)
*25 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 2019,0
)
)
uid 763,0
)
*26 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 2020,0
)
)
uid 765,0
)
*27 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 2021,0
)
)
uid 767,0
)
*28 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 2022,0
)
)
uid 769,0
)
*29 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 2023,0
)
)
uid 771,0
)
*30 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 2024,0
)
)
uid 773,0
)
*31 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 2025,0
)
)
uid 775,0
)
*32 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 2026,0
)
)
uid 777,0
)
*33 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 2027,0
)
)
uid 779,0
)
*34 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 2028,0
)
)
uid 781,0
)
*35 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 2029,0
)
)
uid 783,0
)
*36 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 23
suid 2030,0
)
)
uid 785,0
)
*37 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 34
suid 2031,0
)
)
uid 787,0
)
*38 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 35
suid 2032,0
)
)
uid 789,0
)
*39 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 36
suid 2033,0
)
)
uid 791,0
)
*40 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 37
suid 2034,0
)
)
uid 793,0
)
*41 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 38
suid 2035,0
)
)
uid 795,0
)
*42 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 39
suid 2036,0
)
)
uid 797,0
)
*43 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 40
suid 2037,0
)
)
uid 799,0
)
*44 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 41
suid 2038,0
)
)
uid 801,0
)
*45 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 42
suid 2039,0
)
)
uid 803,0
)
*46 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 24
suid 2046,0
)
)
uid 805,0
)
*47 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 25
suid 2047,0
)
)
uid 867,0
)
*48 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 26
suid 2048,0
)
)
uid 869,0
)
*49 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 27
suid 2049,0
)
)
uid 871,0
)
*50 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 28
suid 2050,0
)
)
uid 873,0
)
*51 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 29
suid 2051,0
)
)
uid 875,0
)
*52 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 30
suid 2052,0
)
)
uid 877,0
)
*53 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 31
suid 2053,0
)
)
uid 879,0
)
*54 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 32
suid 2054,0
)
)
uid 881,0
)
*55 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 33
suid 2055,0
)
)
uid 883,0
)
*56 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 43
suid 2077,0
)
)
uid 1045,0
)
*57 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 50
suid 2079,0
)
)
uid 1167,0
)
*58 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 51
suid 2080,0
)
)
uid 1169,0
)
*59 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 52
suid 2081,0
)
)
uid 1171,0
)
*60 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 53
suid 2082,0
)
)
uid 1173,0
)
*61 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 54
suid 2083,0
)
)
uid 1175,0
)
*62 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 55
suid 2084,0
)
)
uid 1177,0
)
*63 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 56
suid 2085,0
)
)
uid 1179,0
)
*64 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 57
suid 2086,0
)
)
uid 1181,0
)
*65 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 58
suid 2087,0
)
)
uid 1183,0
)
*66 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 59
suid 2088,0
)
)
uid 1185,0
)
*67 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 60
suid 2089,0
)
)
uid 1187,0
)
*68 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 61
suid 2090,0
)
)
uid 1189,0
)
*69 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 62
suid 2091,0
)
)
uid 1191,0
)
*70 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 63
suid 2092,0
)
)
uid 1193,0
)
*71 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 64
suid 2093,0
)
)
uid 1195,0
)
*72 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 65
suid 2094,0
)
)
uid 1197,0
)
*73 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 66
suid 2095,0
)
)
uid 1199,0
)
*74 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 67
suid 2096,0
)
)
uid 1201,0
)
*75 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 44
suid 2097,0
)
)
uid 1203,0
)
*76 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 45
suid 2098,0
)
)
uid 1205,0
)
*77 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 46
suid 2099,0
)
)
uid 1207,0
)
*78 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 47
suid 2100,0
)
)
uid 1209,0
)
*79 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 48
suid 2101,0
)
)
uid 1211,0
)
*80 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 49
suid 2102,0
)
)
uid 1213,0
)
*81 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 72
suid 2104,0
)
)
uid 1358,0
)
*82 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 73
suid 2105,0
)
)
uid 1360,0
)
*83 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 83
suid 2106,0
)
)
uid 1362,0
)
*84 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 93
suid 2107,0
)
)
uid 1364,0
)
*85 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 101
suid 2108,0
)
)
uid 1366,0
)
*86 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 102
suid 2109,0
)
)
uid 1368,0
)
*87 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 103
suid 2110,0
)
)
uid 1370,0
)
*88 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 104
suid 2111,0
)
)
uid 1372,0
)
*89 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 105
suid 2112,0
)
)
uid 1374,0
)
*90 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 106
suid 2113,0
)
)
uid 1376,0
)
*91 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 74
suid 2114,0
)
)
uid 1378,0
)
*92 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 75
suid 2115,0
)
)
uid 1380,0
)
*93 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 76
suid 2117,0
)
)
uid 1382,0
)
*94 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 77
suid 2118,0
)
)
uid 1384,0
)
*95 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 78
suid 2119,0
)
)
uid 1386,0
)
*96 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 79
suid 2120,0
)
)
uid 1388,0
)
*97 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 80
suid 2121,0
)
)
uid 1390,0
)
*98 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 81
suid 2122,0
)
)
uid 1392,0
)
*99 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 82
suid 2123,0
)
)
uid 1394,0
)
*100 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 84
suid 2124,0
)
)
uid 1396,0
)
*101 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 85
suid 2125,0
)
)
uid 1398,0
)
*102 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 86
suid 2126,0
)
)
uid 1400,0
)
*103 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 87
suid 2127,0
)
)
uid 1402,0
)
*104 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 88
suid 2128,0
)
)
uid 1404,0
)
*105 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 89
suid 2130,0
)
)
uid 1466,0
)
*106 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 90
suid 2131,0
)
)
uid 1468,0
)
*107 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 91
suid 2132,0
)
)
uid 1470,0
)
*108 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 92
suid 2133,0
)
)
uid 1472,0
)
*109 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 94
suid 2134,0
)
)
uid 1474,0
)
*110 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 95
suid 2135,0
)
)
uid 1476,0
)
*111 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 96
suid 2137,0
)
)
uid 1478,0
)
*112 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 97
suid 2138,0
)
)
uid 1480,0
)
*113 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 98
suid 2139,0
)
)
uid 1482,0
)
*114 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 99
suid 2140,0
)
)
uid 1484,0
)
*115 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 100
suid 2141,0
)
)
uid 1486,0
)
*116 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 71
suid 2142,0
)
)
uid 1488,0
)
*117 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_EN"
t "std_ulogic"
o 68
suid 2144,0
)
)
uid 1530,0
)
*118 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 70
suid 2145,0
)
)
uid 1532,0
)
*119 (LogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 69
suid 2146,0
)
)
uid 1534,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 169,0
optionalChildren [
*120 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *121 (MRCItem
litem &1
pos 106
dimension 20
)
uid 104,0
optionalChildren [
*122 (MRCItem
litem &3
pos 0
dimension 20
uid 107,0
)
*123 (MRCItem
litem &4
pos 1
dimension 23
uid 109,0
)
*124 (MRCItem
litem &5
pos 2
hidden 1
dimension 20
uid 111,0
)
*125 (MRCItem
litem &2
pos 0
dimension 20
uid 134,0
)
*126 (MRCItem
litem &15
pos 1
dimension 20
uid 426,0
)
*127 (MRCItem
litem &16
pos 2
dimension 20
uid 746,0
)
*128 (MRCItem
litem &17
pos 3
dimension 20
uid 748,0
)
*129 (MRCItem
litem &18
pos 4
dimension 20
uid 750,0
)
*130 (MRCItem
litem &19
pos 5
dimension 20
uid 752,0
)
*131 (MRCItem
litem &20
pos 6
dimension 20
uid 754,0
)
*132 (MRCItem
litem &21
pos 7
dimension 20
uid 756,0
)
*133 (MRCItem
litem &22
pos 8
dimension 20
uid 758,0
)
*134 (MRCItem
litem &23
pos 9
dimension 20
uid 760,0
)
*135 (MRCItem
litem &24
pos 10
dimension 20
uid 762,0
)
*136 (MRCItem
litem &25
pos 11
dimension 20
uid 764,0
)
*137 (MRCItem
litem &26
pos 12
dimension 20
uid 766,0
)
*138 (MRCItem
litem &27
pos 13
dimension 20
uid 768,0
)
*139 (MRCItem
litem &28
pos 14
dimension 20
uid 770,0
)
*140 (MRCItem
litem &29
pos 15
dimension 20
uid 772,0
)
*141 (MRCItem
litem &30
pos 16
dimension 20
uid 774,0
)
*142 (MRCItem
litem &31
pos 17
dimension 20
uid 776,0
)
*143 (MRCItem
litem &32
pos 18
dimension 20
uid 778,0
)
*144 (MRCItem
litem &33
pos 19
dimension 20
uid 780,0
)
*145 (MRCItem
litem &34
pos 20
dimension 20
uid 782,0
)
*146 (MRCItem
litem &35
pos 21
dimension 20
uid 784,0
)
*147 (MRCItem
litem &36
pos 22
dimension 20
uid 786,0
)
*148 (MRCItem
litem &37
pos 23
dimension 20
uid 788,0
)
*149 (MRCItem
litem &38
pos 24
dimension 20
uid 790,0
)
*150 (MRCItem
litem &39
pos 25
dimension 20
uid 792,0
)
*151 (MRCItem
litem &40
pos 26
dimension 20
uid 794,0
)
*152 (MRCItem
litem &41
pos 27
dimension 20
uid 796,0
)
*153 (MRCItem
litem &42
pos 28
dimension 20
uid 798,0
)
*154 (MRCItem
litem &43
pos 29
dimension 20
uid 800,0
)
*155 (MRCItem
litem &44
pos 30
dimension 20
uid 802,0
)
*156 (MRCItem
litem &45
pos 31
dimension 20
uid 804,0
)
*157 (MRCItem
litem &46
pos 32
dimension 20
uid 806,0
)
*158 (MRCItem
litem &47
pos 33
dimension 20
uid 868,0
)
*159 (MRCItem
litem &48
pos 34
dimension 20
uid 870,0
)
*160 (MRCItem
litem &49
pos 35
dimension 20
uid 872,0
)
*161 (MRCItem
litem &50
pos 36
dimension 20
uid 874,0
)
*162 (MRCItem
litem &51
pos 37
dimension 20
uid 876,0
)
*163 (MRCItem
litem &52
pos 38
dimension 20
uid 878,0
)
*164 (MRCItem
litem &53
pos 39
dimension 20
uid 880,0
)
*165 (MRCItem
litem &54
pos 40
dimension 20
uid 882,0
)
*166 (MRCItem
litem &55
pos 41
dimension 20
uid 884,0
)
*167 (MRCItem
litem &56
pos 42
dimension 20
uid 1046,0
)
*168 (MRCItem
litem &57
pos 43
dimension 20
uid 1168,0
)
*169 (MRCItem
litem &58
pos 44
dimension 20
uid 1170,0
)
*170 (MRCItem
litem &59
pos 45
dimension 20
uid 1172,0
)
*171 (MRCItem
litem &60
pos 46
dimension 20
uid 1174,0
)
*172 (MRCItem
litem &61
pos 47
dimension 20
uid 1176,0
)
*173 (MRCItem
litem &62
pos 48
dimension 20
uid 1178,0
)
*174 (MRCItem
litem &63
pos 49
dimension 20
uid 1180,0
)
*175 (MRCItem
litem &64
pos 50
dimension 20
uid 1182,0
)
*176 (MRCItem
litem &65
pos 51
dimension 20
uid 1184,0
)
*177 (MRCItem
litem &66
pos 52
dimension 20
uid 1186,0
)
*178 (MRCItem
litem &67
pos 53
dimension 20
uid 1188,0
)
*179 (MRCItem
litem &68
pos 54
dimension 20
uid 1190,0
)
*180 (MRCItem
litem &69
pos 55
dimension 20
uid 1192,0
)
*181 (MRCItem
litem &70
pos 56
dimension 20
uid 1194,0
)
*182 (MRCItem
litem &71
pos 57
dimension 20
uid 1196,0
)
*183 (MRCItem
litem &72
pos 58
dimension 20
uid 1198,0
)
*184 (MRCItem
litem &73
pos 59
dimension 20
uid 1200,0
)
*185 (MRCItem
litem &74
pos 60
dimension 20
uid 1202,0
)
*186 (MRCItem
litem &75
pos 61
dimension 20
uid 1204,0
)
*187 (MRCItem
litem &76
pos 62
dimension 20
uid 1206,0
)
*188 (MRCItem
litem &77
pos 63
dimension 20
uid 1208,0
)
*189 (MRCItem
litem &78
pos 64
dimension 20
uid 1210,0
)
*190 (MRCItem
litem &79
pos 65
dimension 20
uid 1212,0
)
*191 (MRCItem
litem &80
pos 66
dimension 20
uid 1214,0
)
*192 (MRCItem
litem &81
pos 67
dimension 20
uid 1359,0
)
*193 (MRCItem
litem &82
pos 68
dimension 20
uid 1361,0
)
*194 (MRCItem
litem &83
pos 69
dimension 20
uid 1363,0
)
*195 (MRCItem
litem &84
pos 70
dimension 20
uid 1365,0
)
*196 (MRCItem
litem &85
pos 71
dimension 20
uid 1367,0
)
*197 (MRCItem
litem &86
pos 72
dimension 20
uid 1369,0
)
*198 (MRCItem
litem &87
pos 73
dimension 20
uid 1371,0
)
*199 (MRCItem
litem &88
pos 74
dimension 20
uid 1373,0
)
*200 (MRCItem
litem &89
pos 75
dimension 20
uid 1375,0
)
*201 (MRCItem
litem &90
pos 76
dimension 20
uid 1377,0
)
*202 (MRCItem
litem &91
pos 77
dimension 20
uid 1379,0
)
*203 (MRCItem
litem &92
pos 78
dimension 20
uid 1381,0
)
*204 (MRCItem
litem &93
pos 79
dimension 20
uid 1383,0
)
*205 (MRCItem
litem &94
pos 80
dimension 20
uid 1385,0
)
*206 (MRCItem
litem &95
pos 81
dimension 20
uid 1387,0
)
*207 (MRCItem
litem &96
pos 82
dimension 20
uid 1389,0
)
*208 (MRCItem
litem &97
pos 83
dimension 20
uid 1391,0
)
*209 (MRCItem
litem &98
pos 84
dimension 20
uid 1393,0
)
*210 (MRCItem
litem &99
pos 85
dimension 20
uid 1395,0
)
*211 (MRCItem
litem &100
pos 86
dimension 20
uid 1397,0
)
*212 (MRCItem
litem &101
pos 87
dimension 20
uid 1399,0
)
*213 (MRCItem
litem &102
pos 88
dimension 20
uid 1401,0
)
*214 (MRCItem
litem &103
pos 89
dimension 20
uid 1403,0
)
*215 (MRCItem
litem &104
pos 90
dimension 20
uid 1405,0
)
*216 (MRCItem
litem &105
pos 91
dimension 20
uid 1467,0
)
*217 (MRCItem
litem &106
pos 92
dimension 20
uid 1469,0
)
*218 (MRCItem
litem &107
pos 93
dimension 20
uid 1471,0
)
*219 (MRCItem
litem &108
pos 94
dimension 20
uid 1473,0
)
*220 (MRCItem
litem &109
pos 95
dimension 20
uid 1475,0
)
*221 (MRCItem
litem &110
pos 96
dimension 20
uid 1477,0
)
*222 (MRCItem
litem &111
pos 97
dimension 20
uid 1479,0
)
*223 (MRCItem
litem &112
pos 98
dimension 20
uid 1481,0
)
*224 (MRCItem
litem &113
pos 99
dimension 20
uid 1483,0
)
*225 (MRCItem
litem &114
pos 100
dimension 20
uid 1485,0
)
*226 (MRCItem
litem &115
pos 101
dimension 20
uid 1487,0
)
*227 (MRCItem
litem &116
pos 102
dimension 20
uid 1489,0
)
*228 (MRCItem
litem &117
pos 103
dimension 20
uid 1531,0
)
*229 (MRCItem
litem &118
pos 104
dimension 20
uid 1533,0
)
*230 (MRCItem
litem &119
pos 105
dimension 20
uid 1535,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 105,0
optionalChildren [
*231 (MRCItem
litem &6
pos 0
dimension 20
uid 113,0
)
*232 (MRCItem
litem &8
pos 1
dimension 50
uid 117,0
)
*233 (MRCItem
litem &9
pos 2
dimension 100
uid 119,0
)
*234 (MRCItem
litem &10
pos 3
dimension 50
uid 121,0
)
*235 (MRCItem
litem &11
pos 4
dimension 100
uid 123,0
)
*236 (MRCItem
litem &12
pos 5
dimension 100
uid 125,0
)
*237 (MRCItem
litem &13
pos 6
dimension 50
uid 127,0
)
*238 (MRCItem
litem &14
pos 7
dimension 80
uid 129,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 103,0
vaOverrides [
]
)
]
)
uid 162,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *239 (LEmptyRow
)
uid 171,0
optionalChildren [
*240 (RefLabelRowHdr
)
*241 (TitleRowHdr
)
*242 (FilterRowHdr
)
*243 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*244 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*245 (GroupColHdr
tm "GroupColHdrMgr"
)
*246 (NameColHdr
tm "GenericNameColHdrMgr"
)
*247 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*248 (InitColHdr
tm "GenericValueColHdrMgr"
)
*249 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*250 (EolColHdr
tm "GenericEolColHdrMgr"
)
*251 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "16"
)
uid 160,0
)
*252 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "16"
)
uid 479,0
)
*253 (LogGeneric
generic (GiElement
name "stepX"
type "positive"
value "1"
)
uid 481,0
)
*254 (LogGeneric
generic (GiElement
name "stepY"
type "positive"
value "1"
)
uid 483,0
)
*255 (LogGeneric
generic (GiElement
name "botNb"
type "positive"
value "16"
)
uid 545,0
)
]
)
pdm (PhysicalDM
uid 172,0
optionalChildren [
*256 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *257 (MRCItem
litem &239
pos 5
dimension 20
)
uid 136,0
optionalChildren [
*258 (MRCItem
litem &240
pos 0
dimension 20
uid 139,0
)
*259 (MRCItem
litem &241
pos 1
dimension 23
uid 141,0
)
*260 (MRCItem
litem &242
pos 2
hidden 1
dimension 20
uid 143,0
)
*261 (MRCItem
litem &251
pos 0
dimension 20
uid 161,0
)
*262 (MRCItem
litem &252
pos 1
dimension 20
uid 480,0
)
*263 (MRCItem
litem &253
pos 2
dimension 20
uid 482,0
)
*264 (MRCItem
litem &254
pos 3
dimension 20
uid 484,0
)
*265 (MRCItem
litem &255
pos 4
dimension 20
uid 546,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 137,0
optionalChildren [
*266 (MRCItem
litem &243
pos 0
dimension 20
uid 145,0
)
*267 (MRCItem
litem &245
pos 1
dimension 50
uid 149,0
)
*268 (MRCItem
litem &246
pos 2
dimension 100
uid 151,0
)
*269 (MRCItem
litem &247
pos 3
dimension 100
uid 153,0
)
*270 (MRCItem
litem &248
pos 4
dimension 50
uid 155,0
)
*271 (MRCItem
litem &249
pos 5
dimension 50
uid 157,0
)
*272 (MRCItem
litem &250
pos 6
dimension 80
uid 159,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 135,0
vaOverrides [
]
)
]
)
uid 170,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "date"
value "17.06.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "17.06.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "10:59:20"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "poetic"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "10:59:20"
)
(vvPair
variable "unit"
value "poetic"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 51,0
optionalChildren [
*273 (SymbolBody
uid 8,0
optionalChildren [
*274 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,5625,32000,6375"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "33000,5500,36300,6700"
st "reset"
blo "33000,6500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 432,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,32000,16300,33000"
st "reset         : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 22
suid 2006,0
)
)
)
*275 (CptPort
uid 52,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,6625,32000,7375"
)
tg (CPTG
uid 54,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 55,0
va (VaSet
)
xt "33000,6400,36400,7600"
st "clock"
blo "33000,7400"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 56,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,31000,16300,32000"
st "clock         : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 21
suid 1,0
)
)
)
*276 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-56375,32000,-55625"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-56500,40100,-55500"
st "ADC_CH0_SDO"
blo "33000,-55700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 574,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,11000,18600,12000"
st "ADC_CH0_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 2010,0
)
)
)
*277 (CptPort
uid 575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-55375,32000,-54625"
)
tg (CPTG
uid 577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 578,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-55500,40100,-54500"
st "ADC_CH1_SDO"
blo "33000,-54700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 579,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,22000,18600,23000"
st "ADC_CH1_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 2011,0
)
)
)
*278 (CptPort
uid 580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-54375,32000,-53625"
)
tg (CPTG
uid 582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 583,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-54500,40100,-53500"
st "ADC_CH2_SDO"
blo "33000,-53700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 584,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,23000,18600,24000"
st "ADC_CH2_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 2012,0
)
)
)
*279 (CptPort
uid 585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-53375,32000,-52625"
)
tg (CPTG
uid 587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-53500,40100,-52500"
st "ADC_CH3_SDO"
blo "33000,-52700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 589,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,24000,18600,25000"
st "ADC_CH3_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 2013,0
)
)
)
*280 (CptPort
uid 590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-52375,32000,-51625"
)
tg (CPTG
uid 592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 593,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-52500,40100,-51500"
st "ADC_CH4_SDO"
blo "33000,-51700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 594,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,25000,18600,26000"
st "ADC_CH4_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 2014,0
)
)
)
*281 (CptPort
uid 595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-51375,32000,-50625"
)
tg (CPTG
uid 597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 598,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-51500,40100,-50500"
st "ADC_CH5_SDO"
blo "33000,-50700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 599,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,26000,18600,27000"
st "ADC_CH5_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 2015,0
)
)
)
*282 (CptPort
uid 600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-50375,32000,-49625"
)
tg (CPTG
uid 602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 603,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-50500,40100,-49500"
st "ADC_CH6_SDO"
blo "33000,-49700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 604,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,27000,18600,28000"
st "ADC_CH6_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 2016,0
)
)
)
*283 (CptPort
uid 605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-49375,32000,-48625"
)
tg (CPTG
uid 607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 608,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-49500,40100,-48500"
st "ADC_CH7_SDO"
blo "33000,-48700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 609,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,28000,18600,29000"
st "ADC_CH7_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 2017,0
)
)
)
*284 (CptPort
uid 610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-48375,32000,-47625"
)
tg (CPTG
uid 612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 613,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-48500,40100,-47500"
st "ADC_CH8_SDO"
blo "33000,-47700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 614,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,29000,18600,30000"
st "ADC_CH8_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 2018,0
)
)
)
*285 (CptPort
uid 615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-47375,32000,-46625"
)
tg (CPTG
uid 617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 618,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-47500,40100,-46500"
st "ADC_CH9_SDO"
blo "33000,-46700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 619,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,30000,18600,31000"
st "ADC_CH9_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 2019,0
)
)
)
*286 (CptPort
uid 620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-46375,32000,-45625"
)
tg (CPTG
uid 622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 623,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-46500,40600,-45500"
st "ADC_CH10_SDO"
blo "33000,-45700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 624,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,12000,18800,13000"
st "ADC_CH10_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 2020,0
)
)
)
*287 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-45375,32000,-44625"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-45500,40600,-44500"
st "ADC_CH11_SDO"
blo "33000,-44700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 629,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,13000,18800,14000"
st "ADC_CH11_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 2021,0
)
)
)
*288 (CptPort
uid 630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-44375,32000,-43625"
)
tg (CPTG
uid 632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 633,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-44500,40600,-43500"
st "ADC_CH12_SDO"
blo "33000,-43700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 634,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,14000,18800,15000"
st "ADC_CH12_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 2022,0
)
)
)
*289 (CptPort
uid 635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-43375,32000,-42625"
)
tg (CPTG
uid 637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 638,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-43500,40600,-42500"
st "ADC_CH13_SDO"
blo "33000,-42700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 639,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,15000,18800,16000"
st "ADC_CH13_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 2023,0
)
)
)
*290 (CptPort
uid 640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-42375,32000,-41625"
)
tg (CPTG
uid 642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 643,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-42500,40600,-41500"
st "ADC_CH14_SDO"
blo "33000,-41700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 644,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,16000,18800,17000"
st "ADC_CH14_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 2024,0
)
)
)
*291 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-41375,32000,-40625"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-41500,40600,-40500"
st "ADC_CH15_SDO"
blo "33000,-40700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 649,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,17000,18800,18000"
st "ADC_CH15_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 2025,0
)
)
)
*292 (CptPort
uid 650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-40375,32000,-39625"
)
tg (CPTG
uid 652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 653,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-40500,40600,-39500"
st "ADC_CH16_SDO"
blo "33000,-39700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 654,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,18000,18800,19000"
st "ADC_CH16_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 2026,0
)
)
)
*293 (CptPort
uid 655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-39375,32000,-38625"
)
tg (CPTG
uid 657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-39500,40600,-38500"
st "ADC_CH17_SDO"
blo "33000,-38700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 659,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,19000,18800,20000"
st "ADC_CH17_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 2027,0
)
)
)
*294 (CptPort
uid 660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-38375,32000,-37625"
)
tg (CPTG
uid 662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 663,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-38500,40600,-37500"
st "ADC_CH18_SDO"
blo "33000,-37700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 664,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,20000,18800,21000"
st "ADC_CH18_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 2028,0
)
)
)
*295 (CptPort
uid 665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-37375,32000,-36625"
)
tg (CPTG
uid 667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 668,0
va (VaSet
font "Verdana,8,0"
)
xt "33000,-37500,40600,-36500"
st "ADC_CH19_SDO"
blo "33000,-36700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 669,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,21000,18800,22000"
st "ADC_CH19_SDO  : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 2029,0
)
)
)
*296 (CptPort
uid 670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-56375,57750,-55625"
)
tg (CPTG
uid 672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-56500,56000,-55500"
st "ADC_CH0_CS"
ju 2
blo "56000,-55700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 674,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,33000,18800,34000"
st "ADC_CH0_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 23
suid 2030,0
)
)
)
*297 (CptPort
uid 675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-55375,57750,-54625"
)
tg (CPTG
uid 677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 678,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-55500,56000,-54500"
st "ADC_CH1_CS"
ju 2
blo "56000,-54700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 679,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,44000,18800,45000"
st "ADC_CH1_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 34
suid 2031,0
)
)
)
*298 (CptPort
uid 680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-54375,57750,-53625"
)
tg (CPTG
uid 682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 683,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-54500,56000,-53500"
st "ADC_CH2_CS"
ju 2
blo "56000,-53700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 684,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,45000,18800,46000"
st "ADC_CH2_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 35
suid 2032,0
)
)
)
*299 (CptPort
uid 685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-53375,57750,-52625"
)
tg (CPTG
uid 687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 688,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-53500,56000,-52500"
st "ADC_CH3_CS"
ju 2
blo "56000,-52700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 689,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,46000,18800,47000"
st "ADC_CH3_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 36
suid 2033,0
)
)
)
*300 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-52375,57750,-51625"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-52500,56000,-51500"
st "ADC_CH4_CS"
ju 2
blo "56000,-51700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 694,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,47000,18800,48000"
st "ADC_CH4_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 37
suid 2034,0
)
)
)
*301 (CptPort
uid 695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-51375,57750,-50625"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 698,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-51500,56000,-50500"
st "ADC_CH5_CS"
ju 2
blo "56000,-50700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 699,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,48000,18800,49000"
st "ADC_CH5_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 38
suid 2035,0
)
)
)
*302 (CptPort
uid 700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-50375,57750,-49625"
)
tg (CPTG
uid 702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 703,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-50500,56000,-49500"
st "ADC_CH6_CS"
ju 2
blo "56000,-49700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 704,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,49000,18800,50000"
st "ADC_CH6_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 39
suid 2036,0
)
)
)
*303 (CptPort
uid 705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-49375,57750,-48625"
)
tg (CPTG
uid 707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 708,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-49500,56000,-48500"
st "ADC_CH7_CS"
ju 2
blo "56000,-48700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 709,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,50000,18800,51000"
st "ADC_CH7_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 40
suid 2037,0
)
)
)
*304 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-48375,57750,-47625"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-48500,56000,-47500"
st "ADC_CH8_CS"
ju 2
blo "56000,-47700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 714,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,51000,18800,52000"
st "ADC_CH8_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 41
suid 2038,0
)
)
)
*305 (CptPort
uid 715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-47375,57750,-46625"
)
tg (CPTG
uid 717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 718,0
va (VaSet
font "Verdana,8,0"
)
xt "49500,-47500,56000,-46500"
st "ADC_CH9_CS"
ju 2
blo "56000,-46700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 719,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,52000,18800,53000"
st "ADC_CH9_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 42
suid 2039,0
)
)
)
*306 (CptPort
uid 807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-46375,57750,-45625"
)
tg (CPTG
uid 809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-46500,56000,-45500"
st "ADC_CH10_CS"
ju 2
blo "56000,-45700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 811,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,34000,19000,35000"
st "ADC_CH10_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 24
suid 2046,0
)
)
)
*307 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-45375,57750,-44625"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-45500,56000,-44500"
st "ADC_CH11_CS"
ju 2
blo "56000,-44700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 816,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,35000,19000,36000"
st "ADC_CH11_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 25
suid 2047,0
)
)
)
*308 (CptPort
uid 817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-44375,57750,-43625"
)
tg (CPTG
uid 819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 820,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-44500,56000,-43500"
st "ADC_CH12_CS"
ju 2
blo "56000,-43700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 821,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,36000,19000,37000"
st "ADC_CH12_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 26
suid 2048,0
)
)
)
*309 (CptPort
uid 822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-43375,57750,-42625"
)
tg (CPTG
uid 824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 825,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-43500,56000,-42500"
st "ADC_CH13_CS"
ju 2
blo "56000,-42700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 826,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,37000,19000,38000"
st "ADC_CH13_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 27
suid 2049,0
)
)
)
*310 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-42375,57750,-41625"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-42500,56000,-41500"
st "ADC_CH14_CS"
ju 2
blo "56000,-41700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 831,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,38000,19000,39000"
st "ADC_CH14_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 28
suid 2050,0
)
)
)
*311 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-41375,57750,-40625"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-41500,56000,-40500"
st "ADC_CH15_CS"
ju 2
blo "56000,-40700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 836,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,39000,19000,40000"
st "ADC_CH15_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 29
suid 2051,0
)
)
)
*312 (CptPort
uid 837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-40375,57750,-39625"
)
tg (CPTG
uid 839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-40500,56000,-39500"
st "ADC_CH16_CS"
ju 2
blo "56000,-39700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 841,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,40000,19000,41000"
st "ADC_CH16_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 30
suid 2052,0
)
)
)
*313 (CptPort
uid 842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-39375,57750,-38625"
)
tg (CPTG
uid 844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 845,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-39500,56000,-38500"
st "ADC_CH17_CS"
ju 2
blo "56000,-38700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 846,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,41000,19000,42000"
st "ADC_CH17_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 31
suid 2053,0
)
)
)
*314 (CptPort
uid 847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-38375,57750,-37625"
)
tg (CPTG
uid 849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 850,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-38500,56000,-37500"
st "ADC_CH18_CS"
ju 2
blo "56000,-37700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 851,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,42000,19000,43000"
st "ADC_CH18_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 32
suid 2054,0
)
)
)
*315 (CptPort
uid 852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-37375,57750,-36625"
)
tg (CPTG
uid 854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 855,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-37500,56000,-36500"
st "ADC_CH19_CS"
ju 2
blo "56000,-36700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 856,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,43000,19000,44000"
st "ADC_CH19_CS   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 33
suid 2055,0
)
)
)
*316 (CptPort
uid 1040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-35375,57750,-34625"
)
tg (CPTG
uid 1042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1043,0
va (VaSet
font "Verdana,8,0"
)
xt "51200,-35500,56000,-34500"
st "ADC_SCLK"
ju 2
blo "56000,-34700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1044,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,53000,18200,54000"
st "ADC_SCLK      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 43
suid 2077,0
)
)
)
*317 (CptPort
uid 1047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-32375,57750,-31625"
)
tg (CPTG
uid 1049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-32500,56000,-31500"
st "BP_PWM1A"
ju 2
blo "56000,-31700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1051,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,60000,18400,61000"
st "BP_PWM1A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 50
suid 2079,0
)
)
)
*318 (CptPort
uid 1052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-31375,57750,-30625"
)
tg (CPTG
uid 1054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1055,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-31500,56000,-30500"
st "BP_PWM1B"
ju 2
blo "56000,-30700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1056,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,61000,18400,62000"
st "BP_PWM1B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 51
suid 2080,0
)
)
)
*319 (CptPort
uid 1057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-30375,57750,-29625"
)
tg (CPTG
uid 1059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1060,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-30500,56000,-29500"
st "BP_PWM2A"
ju 2
blo "56000,-29700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1061,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,62000,18400,63000"
st "BP_PWM2A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 52
suid 2081,0
)
)
)
*320 (CptPort
uid 1062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-29375,57750,-28625"
)
tg (CPTG
uid 1064,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1065,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-29500,56000,-28500"
st "BP_PWM2B"
ju 2
blo "56000,-28700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1066,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,63000,18400,64000"
st "BP_PWM2B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 53
suid 2082,0
)
)
)
*321 (CptPort
uid 1067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-28375,57750,-27625"
)
tg (CPTG
uid 1069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-28500,56000,-27500"
st "BP_PWM3A"
ju 2
blo "56000,-27700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1071,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,64000,18400,65000"
st "BP_PWM3A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 54
suid 2083,0
)
)
)
*322 (CptPort
uid 1072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1073,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-27375,57750,-26625"
)
tg (CPTG
uid 1074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1075,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-27500,56000,-26500"
st "BP_PWM3B"
ju 2
blo "56000,-26700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1076,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,65000,18400,66000"
st "BP_PWM3B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 55
suid 2084,0
)
)
)
*323 (CptPort
uid 1077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-26375,57750,-25625"
)
tg (CPTG
uid 1079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1080,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-26500,56000,-25500"
st "BP_PWM4A"
ju 2
blo "56000,-25700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1081,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,66000,18400,67000"
st "BP_PWM4A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 56
suid 2085,0
)
)
)
*324 (CptPort
uid 1082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-25375,57750,-24625"
)
tg (CPTG
uid 1084,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1085,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-25500,56000,-24500"
st "BP_PWM4B"
ju 2
blo "56000,-24700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1086,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,67000,18400,68000"
st "BP_PWM4B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 57
suid 2086,0
)
)
)
*325 (CptPort
uid 1087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-24375,57750,-23625"
)
tg (CPTG
uid 1089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1090,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-24500,56000,-23500"
st "BP_PWM5A"
ju 2
blo "56000,-23700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1091,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,68000,18400,69000"
st "BP_PWM5A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 58
suid 2087,0
)
)
)
*326 (CptPort
uid 1092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-23375,57750,-22625"
)
tg (CPTG
uid 1094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1095,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-23500,56000,-22500"
st "BP_PWM5B"
ju 2
blo "56000,-22700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1096,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,69000,18400,70000"
st "BP_PWM5B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 59
suid 2088,0
)
)
)
*327 (CptPort
uid 1097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-22375,57750,-21625"
)
tg (CPTG
uid 1099,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1100,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-22500,56000,-21500"
st "BP_PWM6A"
ju 2
blo "56000,-21700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1101,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,70000,18400,71000"
st "BP_PWM6A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 60
suid 2089,0
)
)
)
*328 (CptPort
uid 1102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-21375,57750,-20625"
)
tg (CPTG
uid 1104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1105,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-21500,56000,-20500"
st "BP_PWM6B"
ju 2
blo "56000,-20700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1106,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,71000,18400,72000"
st "BP_PWM6B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 61
suid 2090,0
)
)
)
*329 (CptPort
uid 1107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-20375,57750,-19625"
)
tg (CPTG
uid 1109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1110,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-20500,56000,-19500"
st "BP_PWM7A"
ju 2
blo "56000,-19700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1111,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,72000,18400,73000"
st "BP_PWM7A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 62
suid 2091,0
)
)
)
*330 (CptPort
uid 1112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-19375,57750,-18625"
)
tg (CPTG
uid 1114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1115,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-19500,56000,-18500"
st "BP_PWM7B"
ju 2
blo "56000,-18700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1116,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,73000,18400,74000"
st "BP_PWM7B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 63
suid 2092,0
)
)
)
*331 (CptPort
uid 1117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-18375,57750,-17625"
)
tg (CPTG
uid 1119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1120,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-18500,56000,-17500"
st "BP_PWM8A"
ju 2
blo "56000,-17700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1121,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,74000,18400,75000"
st "BP_PWM8A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 64
suid 2093,0
)
)
)
*332 (CptPort
uid 1122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-17375,57750,-16625"
)
tg (CPTG
uid 1124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1125,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-17500,56000,-16500"
st "BP_PWM8B"
ju 2
blo "56000,-16700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1126,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,75000,18400,76000"
st "BP_PWM8B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 65
suid 2094,0
)
)
)
*333 (CptPort
uid 1127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-16375,57750,-15625"
)
tg (CPTG
uid 1129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1130,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-16500,56000,-15500"
st "BP_PWM9A"
ju 2
blo "56000,-15700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1131,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,76000,18400,77000"
st "BP_PWM9A      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 66
suid 2095,0
)
)
)
*334 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-15375,57750,-14625"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-15500,56000,-14500"
st "BP_PWM9B"
ju 2
blo "56000,-14700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1136,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,77000,18400,78000"
st "BP_PWM9B      : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 67
suid 2096,0
)
)
)
*335 (CptPort
uid 1137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-14375,57750,-13625"
)
tg (CPTG
uid 1139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1140,0
va (VaSet
font "Verdana,8,0"
)
xt "50500,-14500,56000,-13500"
st "BP_PWM10A"
ju 2
blo "56000,-13700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1141,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,54000,18600,55000"
st "BP_PWM10A     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 44
suid 2097,0
)
)
)
*336 (CptPort
uid 1142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-13375,57750,-12625"
)
tg (CPTG
uid 1144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1145,0
va (VaSet
font "Verdana,8,0"
)
xt "50500,-13500,56000,-12500"
st "BP_PWM10B"
ju 2
blo "56000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1146,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,55000,18600,56000"
st "BP_PWM10B     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 45
suid 2098,0
)
)
)
*337 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-12375,57750,-11625"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
font "Verdana,8,0"
)
xt "50500,-12500,56000,-11500"
st "BP_PWM11A"
ju 2
blo "56000,-11700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1151,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,56000,18600,57000"
st "BP_PWM11A     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 46
suid 2099,0
)
)
)
*338 (CptPort
uid 1152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-11375,57750,-10625"
)
tg (CPTG
uid 1154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1155,0
va (VaSet
font "Verdana,8,0"
)
xt "50500,-11500,56000,-10500"
st "BP_PWM11B"
ju 2
blo "56000,-10700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1156,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,57000,18600,58000"
st "BP_PWM11B     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 47
suid 2100,0
)
)
)
*339 (CptPort
uid 1157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-10375,57750,-9625"
)
tg (CPTG
uid 1159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1160,0
va (VaSet
font "Verdana,8,0"
)
xt "50500,-10500,56000,-9500"
st "BP_PWM12A"
ju 2
blo "56000,-9700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1161,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,58000,18600,59000"
st "BP_PWM12A     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 48
suid 2101,0
)
)
)
*340 (CptPort
uid 1162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-9375,57750,-8625"
)
tg (CPTG
uid 1164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1165,0
va (VaSet
font "Verdana,8,0"
)
xt "50500,-9500,56000,-8500"
st "BP_PWM12B"
ju 2
blo "56000,-8700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1166,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,59000,18600,60000"
st "BP_PWM12B     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 49
suid 2102,0
)
)
)
*341 (CptPort
uid 1238,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-6375,57750,-5625"
)
tg (CPTG
uid 1240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1241,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-6500,56000,-5500"
st "BP_GPIO_0"
ju 2
blo "56000,-5700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1242,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,82000,18400,83000"
st "BP_GPIO_0     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 72
suid 2104,0
)
)
)
*342 (CptPort
uid 1243,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-5375,57750,-4625"
)
tg (CPTG
uid 1245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-5500,56000,-4500"
st "BP_GPIO_1"
ju 2
blo "56000,-4700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1247,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,83000,18400,84000"
st "BP_GPIO_1     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 73
suid 2105,0
)
)
)
*343 (CptPort
uid 1248,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-4375,57750,-3625"
)
tg (CPTG
uid 1250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1251,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-4500,56000,-3500"
st "BP_GPIO_2"
ju 2
blo "56000,-3700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1252,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,93000,18400,94000"
st "BP_GPIO_2     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 83
suid 2106,0
)
)
)
*344 (CptPort
uid 1253,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-3375,57750,-2625"
)
tg (CPTG
uid 1255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1256,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-3500,56000,-2500"
st "BP_GPIO_3"
ju 2
blo "56000,-2700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1257,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,103000,18400,104000"
st "BP_GPIO_3     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 93
suid 2107,0
)
)
)
*345 (CptPort
uid 1258,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-2375,57750,-1625"
)
tg (CPTG
uid 1260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1261,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-2500,56000,-1500"
st "BP_GPIO_4"
ju 2
blo "56000,-1700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1262,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,111000,18400,112000"
st "BP_GPIO_4     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 101
suid 2108,0
)
)
)
*346 (CptPort
uid 1263,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-1375,57750,-625"
)
tg (CPTG
uid 1265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1266,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-1500,56000,-500"
st "BP_GPIO_5"
ju 2
blo "56000,-700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1267,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,112000,18400,113000"
st "BP_GPIO_5     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 102
suid 2109,0
)
)
)
*347 (CptPort
uid 1268,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,-375,57750,375"
)
tg (CPTG
uid 1270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1271,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,-500,56000,500"
st "BP_GPIO_6"
ju 2
blo "56000,300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1272,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,113000,18400,114000"
st "BP_GPIO_6     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 103
suid 2110,0
)
)
)
*348 (CptPort
uid 1273,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,625,57750,1375"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1276,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,500,56000,1500"
st "BP_GPIO_7"
ju 2
blo "56000,1300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1277,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,114000,18400,115000"
st "BP_GPIO_7     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 104
suid 2111,0
)
)
)
*349 (CptPort
uid 1278,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,2625,57750,3375"
)
tg (CPTG
uid 1280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1281,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,2500,56000,3500"
st "BP_GPIO_8"
ju 2
blo "56000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1282,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,115000,18400,116000"
st "BP_GPIO_8     : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 105
suid 2112,0
)
)
)
*350 (CptPort
uid 1283,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,1625,57750,2375"
)
tg (CPTG
uid 1285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1286,0
va (VaSet
font "Verdana,8,0"
)
xt "51000,1500,56000,2500"
st "BP_GPIO_9"
ju 2
blo "56000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1287,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,116000,17700,117000"
st "BP_GPIO_9     : INOUT  std_ulogic "
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 106
suid 2113,0
)
)
)
*351 (CptPort
uid 1288,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,3625,57750,4375"
)
tg (CPTG
uid 1290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1291,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,3500,56000,4500"
st "BP_GPIO_10"
ju 2
blo "56000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1292,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,84000,18600,85000"
st "BP_GPIO_10    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 74
suid 2114,0
)
)
)
*352 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,4625,57750,5375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,4500,56000,5500"
st "BP_GPIO_11"
ju 2
blo "56000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1297,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,85000,18600,86000"
st "BP_GPIO_11    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 75
suid 2115,0
)
)
)
*353 (CptPort
uid 1298,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,5625,57750,6375"
)
tg (CPTG
uid 1300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1301,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,5500,56000,6500"
st "BP_GPIO_13"
ju 2
blo "56000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1302,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,86000,18600,87000"
st "BP_GPIO_13    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 76
suid 2117,0
)
)
)
*354 (CptPort
uid 1303,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,6625,57750,7375"
)
tg (CPTG
uid 1305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1306,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,6500,56000,7500"
st "BP_GPIO_14"
ju 2
blo "56000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1307,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,87000,18600,88000"
st "BP_GPIO_14    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 77
suid 2118,0
)
)
)
*355 (CptPort
uid 1308,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,7625,57750,8375"
)
tg (CPTG
uid 1310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1311,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,7500,56000,8500"
st "BP_GPIO_15"
ju 2
blo "56000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1312,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,88000,18600,89000"
st "BP_GPIO_15    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 78
suid 2119,0
)
)
)
*356 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,8625,57750,9375"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,8500,56000,9500"
st "BP_GPIO_16"
ju 2
blo "56000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1317,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,89000,18600,90000"
st "BP_GPIO_16    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 79
suid 2120,0
)
)
)
*357 (CptPort
uid 1318,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,9625,57750,10375"
)
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,9500,56000,10500"
st "BP_GPIO_17"
ju 2
blo "56000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1322,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,90000,18600,91000"
st "BP_GPIO_17    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 80
suid 2121,0
)
)
)
*358 (CptPort
uid 1323,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,10625,57750,11375"
)
tg (CPTG
uid 1325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1326,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,10500,56000,11500"
st "BP_GPIO_18"
ju 2
blo "56000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1327,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,91000,18600,92000"
st "BP_GPIO_18    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 81
suid 2122,0
)
)
)
*359 (CptPort
uid 1328,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,11625,57750,12375"
)
tg (CPTG
uid 1330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1331,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,11500,56000,12500"
st "BP_GPIO_19"
ju 2
blo "56000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1332,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,92000,18600,93000"
st "BP_GPIO_19    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 82
suid 2123,0
)
)
)
*360 (CptPort
uid 1333,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,12625,57750,13375"
)
tg (CPTG
uid 1335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1336,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,12500,56000,13500"
st "BP_GPIO_20"
ju 2
blo "56000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1337,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,94000,18600,95000"
st "BP_GPIO_20    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 84
suid 2124,0
)
)
)
*361 (CptPort
uid 1338,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,13625,57750,14375"
)
tg (CPTG
uid 1340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1341,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,13500,56000,14500"
st "BP_GPIO_21"
ju 2
blo "56000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1342,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,95000,18600,96000"
st "BP_GPIO_21    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 85
suid 2125,0
)
)
)
*362 (CptPort
uid 1343,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,14625,57750,15375"
)
tg (CPTG
uid 1345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1346,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,14500,56000,15500"
st "BP_GPIO_22"
ju 2
blo "56000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1347,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,96000,18600,97000"
st "BP_GPIO_22    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 86
suid 2126,0
)
)
)
*363 (CptPort
uid 1348,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,15625,57750,16375"
)
tg (CPTG
uid 1350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1351,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,15500,56000,16500"
st "BP_GPIO_23"
ju 2
blo "56000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1352,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,97000,18600,98000"
st "BP_GPIO_23    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 87
suid 2127,0
)
)
)
*364 (CptPort
uid 1353,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,16625,57750,17375"
)
tg (CPTG
uid 1355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1356,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,16500,56000,17500"
st "BP_GPIO_24"
ju 2
blo "56000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1357,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,98000,18600,99000"
st "BP_GPIO_24    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 88
suid 2128,0
)
)
)
*365 (CptPort
uid 1406,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,17625,57750,18375"
)
tg (CPTG
uid 1408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1409,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,17500,56000,18500"
st "BP_GPIO_26"
ju 2
blo "56000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1410,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,99000,18600,100000"
st "BP_GPIO_26    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 89
suid 2130,0
)
)
)
*366 (CptPort
uid 1411,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,18625,57750,19375"
)
tg (CPTG
uid 1413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1414,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,18500,56000,19500"
st "BP_GPIO_27"
ju 2
blo "56000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1415,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,100000,18600,101000"
st "BP_GPIO_27    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 90
suid 2131,0
)
)
)
*367 (CptPort
uid 1416,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,19625,57750,20375"
)
tg (CPTG
uid 1418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1419,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,19500,56000,20500"
st "BP_GPIO_28"
ju 2
blo "56000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1420,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,101000,18600,102000"
st "BP_GPIO_28    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 91
suid 2132,0
)
)
)
*368 (CptPort
uid 1421,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,20625,57750,21375"
)
tg (CPTG
uid 1423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1424,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,20500,56000,21500"
st "BP_GPIO_29"
ju 2
blo "56000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1425,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,102000,18600,103000"
st "BP_GPIO_29    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 92
suid 2133,0
)
)
)
*369 (CptPort
uid 1426,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,21625,57750,22375"
)
tg (CPTG
uid 1428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1429,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,21500,56000,22500"
st "BP_GPIO_30"
ju 2
blo "56000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1430,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,104000,18600,105000"
st "BP_GPIO_30    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 94
suid 2134,0
)
)
)
*370 (CptPort
uid 1431,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,22625,57750,23375"
)
tg (CPTG
uid 1433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1434,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,22500,56000,23500"
st "BP_GPIO_31"
ju 2
blo "56000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1435,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,105000,18600,106000"
st "BP_GPIO_31    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 95
suid 2135,0
)
)
)
*371 (CptPort
uid 1436,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,23625,57750,24375"
)
tg (CPTG
uid 1438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1439,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,23500,56000,24500"
st "BP_GPIO_32"
ju 2
blo "56000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1440,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,106000,18600,107000"
st "BP_GPIO_32    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 96
suid 2137,0
)
)
)
*372 (CptPort
uid 1441,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,24625,57750,25375"
)
tg (CPTG
uid 1443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1444,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,24500,56000,25500"
st "BP_GPIO_33"
ju 2
blo "56000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1445,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,107000,18600,108000"
st "BP_GPIO_33    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 97
suid 2138,0
)
)
)
*373 (CptPort
uid 1446,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,25625,57750,26375"
)
tg (CPTG
uid 1448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1449,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,25500,56000,26500"
st "BP_GPIO_34"
ju 2
blo "56000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1450,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,108000,18600,109000"
st "BP_GPIO_34    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 98
suid 2139,0
)
)
)
*374 (CptPort
uid 1451,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,26625,57750,27375"
)
tg (CPTG
uid 1453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1454,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,26500,56000,27500"
st "BP_GPIO_35"
ju 2
blo "56000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1455,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,109000,18600,110000"
st "BP_GPIO_35    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 99
suid 2140,0
)
)
)
*375 (CptPort
uid 1456,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,27625,57750,28375"
)
tg (CPTG
uid 1458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1459,0
va (VaSet
font "Verdana,8,0"
)
xt "50000,27500,56000,28500"
st "BP_GPIO_36"
ju 2
blo "56000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1460,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,110000,18600,111000"
st "BP_GPIO_36    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 100
suid 2141,0
)
)
)
*376 (CptPort
uid 1461,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,30625,57750,31375"
)
tg (CPTG
uid 1463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1464,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,30500,56000,31500"
st "BN_MASTER_RST"
ju 2
blo "56000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1465,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,81000,19700,82000"
st "BN_MASTER_RST : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 71
suid 2142,0
)
)
)
*377 (CptPort
uid 1490,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,31625,57750,32375"
)
tg (CPTG
uid 1492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1493,0
va (VaSet
font "Verdana,8,0"
)
xt "52800,31500,56000,32500"
st "BN_EN"
ju 2
blo "56000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1494,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,78000,17800,79000"
st "BN_EN         : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BN_EN"
t "std_ulogic"
o 68
suid 2144,0
)
)
)
*378 (CptPort
uid 1495,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,32625,57750,33375"
)
tg (CPTG
uid 1497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1498,0
va (VaSet
font "Verdana,8,0"
)
xt "49200,32500,56000,33500"
st "BN_ERROR_W"
ju 2
blo "56000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1499,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,80000,19400,81000"
st "BN_ERROR_W    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 70
suid 2145,0
)
)
)
*379 (CptPort
uid 1500,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,33625,57750,34375"
)
tg (CPTG
uid 1502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1503,0
va (VaSet
font "Verdana,8,0"
)
xt "49400,33500,56000,34500"
st "BN_ERROR_R"
ju 2
blo "56000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1504,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,79000,19200,80000"
st "BN_ERROR_R    : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 69
suid 2146,0
)
)
)
]
shape (Rectangle
uid 81,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,-57000,57000,42000"
)
oxt "15000,6000,35000,26000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,9800,38400,11000"
st "Poetic"
blo "34600,10800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,11000,38300,12200"
st "poetic"
blo "34600,12000"
)
)
gi *380 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "32000,11600,43600,18600"
st "Generic Declarations

signalBitNb positive 16  
phaseBitNb  positive 16  
stepX       positive 1   
stepY       positive 1   
botNb       positive 16  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "16"
)
(GiElement
name "phaseBitNb"
type "positive"
value "16"
)
(GiElement
name "stepX"
type "positive"
value "1"
)
(GiElement
name "stepY"
type "positive"
value "1"
)
(GiElement
name "botNb"
type "positive"
value "16"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*381 (Grouping
uid 16,0
optionalChildren [
*382 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48500,36200,48500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*383 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44500,53200,44500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*384 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46500,36200,46500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*385 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46500,32200,46500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*386 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,67300,46400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*387 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44500,57200,44500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*388 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*389 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47500,32200,47500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*390 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48500,32200,48500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*391 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47500,36200,47500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *392 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*393 (Text
uid 49,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6900,1000"
st "Package List"
blo "0,800"
)
*394 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "0,24,1921,1080"
viewArea "20283,23150,111298,73040"
cachedDiagramExtent "0,-57000,73000,118000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,35000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "22600,14800,27400,16000"
st "<library>"
blo "22600,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "22600,16000,25900,17200"
st "<cell>"
blo "22600,17000"
)
)
gi *395 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,12000,0,12000"
)
header "Generic Declarations"
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *396 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,9000,7000,10000"
st "Declarations"
blo "0,9800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,10000,3400,11000"
st "Ports:"
blo "0,10800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,117000,3000,118000"
st "User:"
blo "0,117800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,9000,7600,10000"
st "Internal User:"
blo "0,9800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,118000,2000,118000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,9000,0,9000"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1568,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
