
DISCO746ZG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000636c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08006540  08006540  00016540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006714  08006714  00016714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800671c  0800671c  0001671c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006720  08006720  00016720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000540  20000000  08006724  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000240  20000540  08006c64  00020540  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000780  08006c64  00020780  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e5fb  00000000  00000000  00020570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001f3f  00000000  00000000  0002eb6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000068d5  00000000  00000000  00030aaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000920  00000000  00000000  00037380  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001090  00000000  00000000  00037ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004fda  00000000  00000000  00038d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000037bb  00000000  00000000  0003dd0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  000414c5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000211c  00000000  00000000  00041544  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000540 	.word	0x20000540
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006524 	.word	0x08006524

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000544 	.word	0x20000544
 800020c:	08006524 	.word	0x08006524

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b97e 	b.w	8000ef4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460e      	mov	r6, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9d08      	ldr	r5, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d150      	bne.n	8000cc2 <__udivmoddi4+0xb2>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96c      	bls.n	8000d00 <__udivmoddi4+0xf0>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0420 	rsb	r4, lr, #32
 8000c34:	fa20 f404 	lsr.w	r4, r0, r4
 8000c38:	fa01 f60e 	lsl.w	r6, r1, lr
 8000c3c:	ea44 0c06 	orr.w	ip, r4, r6
 8000c40:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c4c:	0c22      	lsrs	r2, r4, #16
 8000c4e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c52:	fa1f f887 	uxth.w	r8, r7
 8000c56:	fb09 c610 	mls	r6, r9, r0, ip
 8000c5a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c5e:	fb00 f308 	mul.w	r3, r0, r8
 8000c62:	42b3      	cmp	r3, r6
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x6a>
 8000c66:	19f6      	adds	r6, r6, r7
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6c:	f080 8122 	bcs.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c70:	42b3      	cmp	r3, r6
 8000c72:	f240 811f 	bls.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c76:	3802      	subs	r0, #2
 8000c78:	443e      	add	r6, r7
 8000c7a:	1af6      	subs	r6, r6, r3
 8000c7c:	b2a2      	uxth	r2, r4
 8000c7e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c82:	fb09 6613 	mls	r6, r9, r3, r6
 8000c86:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c8a:	fb03 f808 	mul.w	r8, r3, r8
 8000c8e:	45a0      	cmp	r8, r4
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x96>
 8000c92:	19e4      	adds	r4, r4, r7
 8000c94:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c98:	f080 810a 	bcs.w	8000eb0 <__udivmoddi4+0x2a0>
 8000c9c:	45a0      	cmp	r8, r4
 8000c9e:	f240 8107 	bls.w	8000eb0 <__udivmoddi4+0x2a0>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ebc8 0404 	rsb	r4, r8, r4
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d062      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb4:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cb8:	2300      	movs	r3, #0
 8000cba:	602c      	str	r4, [r5, #0]
 8000cbc:	606b      	str	r3, [r5, #4]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0xc6>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d055      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e885 0041 	stmia.w	r5, {r0, r6}
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	f040 8090 	bne.w	8000e00 <__udivmoddi4+0x1f0>
 8000ce0:	42b3      	cmp	r3, r6
 8000ce2:	d302      	bcc.n	8000cea <__udivmoddi4+0xda>
 8000ce4:	4282      	cmp	r2, r0
 8000ce6:	f200 80f8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000cea:	1a84      	subs	r4, r0, r2
 8000cec:	eb66 0603 	sbc.w	r6, r6, r3
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	46b4      	mov	ip, r6
 8000cf4:	2d00      	cmp	r5, #0
 8000cf6:	d040      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cf8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d00:	b912      	cbnz	r2, 8000d08 <__udivmoddi4+0xf8>
 8000d02:	2701      	movs	r7, #1
 8000d04:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d08:	fab7 fe87 	clz	lr, r7
 8000d0c:	f1be 0f00 	cmp.w	lr, #0
 8000d10:	d135      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d12:	1bf3      	subs	r3, r6, r7
 8000d14:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d22:	0c22      	lsrs	r2, r4, #16
 8000d24:	fb08 3610 	mls	r6, r8, r0, r3
 8000d28:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000d2c:	fb0c f300 	mul.w	r3, ip, r0
 8000d30:	42b3      	cmp	r3, r6
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19f6      	adds	r6, r6, r7
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42b3      	cmp	r3, r6
 8000d3e:	f200 80ce 	bhi.w	8000ede <__udivmoddi4+0x2ce>
 8000d42:	4610      	mov	r0, r2
 8000d44:	1af6      	subs	r6, r6, r3
 8000d46:	b2a2      	uxth	r2, r4
 8000d48:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d4c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d50:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d54:	fb0c fc03 	mul.w	ip, ip, r3
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b5 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	ebcc 0404 	rsb	r4, ip, r4
 8000d70:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d74:	e79c      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000d76:	4629      	mov	r1, r5
 8000d78:	4628      	mov	r0, r5
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0120 	rsb	r1, lr, #32
 8000d82:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d8e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d92:	40ce      	lsrs	r6, r1
 8000d94:	ea49 0903 	orr.w	r9, r9, r3
 8000d98:	fbb6 faf8 	udiv	sl, r6, r8
 8000d9c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000da0:	fb08 661a 	mls	r6, r8, sl, r6
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000dac:	fb0a f20c 	mul.w	r2, sl, ip
 8000db0:	429a      	cmp	r2, r3
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1be>
 8000db8:	19db      	adds	r3, r3, r7
 8000dba:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000dbe:	f080 8087 	bcs.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	f240 8084 	bls.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc8:	f1aa 0a02 	sub.w	sl, sl, #2
 8000dcc:	443b      	add	r3, r7
 8000dce:	1a9b      	subs	r3, r3, r2
 8000dd0:	fa1f f989 	uxth.w	r9, r9
 8000dd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000ddc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000de0:	fb01 f60c 	mul.w	r6, r1, ip
 8000de4:	429e      	cmp	r6, r3
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x1e8>
 8000de8:	19db      	adds	r3, r3, r7
 8000dea:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dee:	d26b      	bcs.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df0:	429e      	cmp	r6, r3
 8000df2:	d969      	bls.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df4:	3902      	subs	r1, #2
 8000df6:	443b      	add	r3, r7
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dfe:	e78e      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000e00:	f1c1 0e20 	rsb	lr, r1, #32
 8000e04:	fa22 f40e 	lsr.w	r4, r2, lr
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	4323      	orrs	r3, r4
 8000e0c:	fa20 f70e 	lsr.w	r7, r0, lr
 8000e10:	fa06 f401 	lsl.w	r4, r6, r1
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	fa26 f60e 	lsr.w	r6, r6, lr
 8000e1c:	433c      	orrs	r4, r7
 8000e1e:	fbb6 f9fc 	udiv	r9, r6, ip
 8000e22:	0c27      	lsrs	r7, r4, #16
 8000e24:	fb0c 6619 	mls	r6, ip, r9, r6
 8000e28:	fa1f f883 	uxth.w	r8, r3
 8000e2c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000e30:	fb09 f708 	mul.w	r7, r9, r8
 8000e34:	42b7      	cmp	r7, r6
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x242>
 8000e40:	18f6      	adds	r6, r6, r3
 8000e42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e46:	d241      	bcs.n	8000ecc <__udivmoddi4+0x2bc>
 8000e48:	42b7      	cmp	r7, r6
 8000e4a:	d93f      	bls.n	8000ecc <__udivmoddi4+0x2bc>
 8000e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e50:	441e      	add	r6, r3
 8000e52:	1bf6      	subs	r6, r6, r7
 8000e54:	b2a0      	uxth	r0, r4
 8000e56:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e5a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e5e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e62:	fb04 f808 	mul.w	r8, r4, r8
 8000e66:	45b8      	cmp	r8, r7
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x26a>
 8000e6a:	18ff      	adds	r7, r7, r3
 8000e6c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e70:	d228      	bcs.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e72:	45b8      	cmp	r8, r7
 8000e74:	d926      	bls.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e76:	3c02      	subs	r4, #2
 8000e78:	441f      	add	r7, r3
 8000e7a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e7e:	ebc8 0707 	rsb	r7, r8, r7
 8000e82:	fba0 8902 	umull	r8, r9, r0, r2
 8000e86:	454f      	cmp	r7, r9
 8000e88:	4644      	mov	r4, r8
 8000e8a:	464e      	mov	r6, r9
 8000e8c:	d314      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8e:	d029      	beq.n	8000ee4 <__udivmoddi4+0x2d4>
 8000e90:	b365      	cbz	r5, 8000eec <__udivmoddi4+0x2dc>
 8000e92:	ebba 0304 	subs.w	r3, sl, r4
 8000e96:	eb67 0706 	sbc.w	r7, r7, r6
 8000e9a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	40cf      	lsrs	r7, r1
 8000ea2:	ea4e 0303 	orr.w	r3, lr, r3
 8000ea6:	e885 0088 	stmia.w	r5, {r3, r7}
 8000eaa:	2100      	movs	r1, #0
 8000eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	e6f8      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	e6e0      	b.n	8000c7a <__udivmoddi4+0x6a>
 8000eb8:	ebb8 0402 	subs.w	r4, r8, r2
 8000ebc:	eb69 0603 	sbc.w	r6, r9, r3
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	e7e5      	b.n	8000e90 <__udivmoddi4+0x280>
 8000ec4:	4604      	mov	r4, r0
 8000ec6:	e7d8      	b.n	8000e7a <__udivmoddi4+0x26a>
 8000ec8:	4611      	mov	r1, r2
 8000eca:	e795      	b.n	8000df8 <__udivmoddi4+0x1e8>
 8000ecc:	4681      	mov	r9, r0
 8000ece:	e7c0      	b.n	8000e52 <__udivmoddi4+0x242>
 8000ed0:	468a      	mov	sl, r1
 8000ed2:	e77c      	b.n	8000dce <__udivmoddi4+0x1be>
 8000ed4:	3b02      	subs	r3, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e748      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e70a      	b.n	8000cf4 <__udivmoddi4+0xe4>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	443e      	add	r6, r7
 8000ee2:	e72f      	b.n	8000d44 <__udivmoddi4+0x134>
 8000ee4:	45c2      	cmp	sl, r8
 8000ee6:	d3e7      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000ee8:	463e      	mov	r6, r7
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x280>
 8000eec:	4629      	mov	r1, r5
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <TLCD_Enable>:
	else			HAL_GPIO_WritePin(TLCD_IO, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
}

void	TLCD_Enable()
{
 8000ef8:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(TLCD_IO, TEN , GPIO_PIN_SET);
 8000efa:	4d0e      	ldr	r5, [pc, #56]	; (8000f34 <TLCD_Enable+0x3c>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	4c0e      	ldr	r4, [pc, #56]	; (8000f38 <TLCD_Enable+0x40>)
 8000f00:	8829      	ldrh	r1, [r5, #0]
 8000f02:	4620      	mov	r0, r4
 8000f04:	f002 fafc 	bl	8003500 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8000f08:	2002      	movs	r0, #2
 8000f0a:	f002 fbb5 	bl	8003678 <HAL_Delay>
	HAL_GPIO_WritePin(TLCD_IO, TEN , GPIO_PIN_SET);
 8000f0e:	8829      	ldrh	r1, [r5, #0]
 8000f10:	2201      	movs	r2, #1
 8000f12:	4620      	mov	r0, r4
 8000f14:	f002 faf4 	bl	8003500 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8000f18:	2002      	movs	r0, #2
 8000f1a:	f002 fbad 	bl	8003678 <HAL_Delay>
	HAL_GPIO_WritePin(TLCD_IO, TEN , GPIO_PIN_RESET);
 8000f1e:	4620      	mov	r0, r4
 8000f20:	8829      	ldrh	r1, [r5, #0]
 8000f22:	2200      	movs	r2, #0
 8000f24:	f002 faec 	bl	8003500 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8000f28:	2028      	movs	r0, #40	; 0x28
}
 8000f2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(TLCD_IO, TEN , GPIO_PIN_SET);
	HAL_Delay(2);
	HAL_GPIO_WritePin(TLCD_IO, TEN , GPIO_PIN_SET);
	HAL_Delay(2);
	HAL_GPIO_WritePin(TLCD_IO, TEN , GPIO_PIN_RESET);
	HAL_Delay(40);
 8000f2e:	f002 bba3 	b.w	8003678 <HAL_Delay>
 8000f32:	bf00      	nop
 8000f34:	200005a8 	.word	0x200005a8
 8000f38:	40021000 	.word	0x40021000

08000f3c <TLCD_4BitWrite>:
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
	if( c & 0x01 ) 	HAL_GPIO_WritePin(TLCD_IO, TData4 , GPIO_PIN_SET);
 8000f3c:	f010 0201 	ands.w	r2, r0, #1
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <TLCD_4BitWrite+0x60>)
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 8000f42:	b510      	push	{r4, lr}
 8000f44:	4604      	mov	r4, r0
	if( c & 0x01 ) 	HAL_GPIO_WritePin(TLCD_IO, TData4 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(TLCD_IO, TData4 , GPIO_PIN_RESET);
 8000f46:	8819      	ldrh	r1, [r3, #0]
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
	if( c & 0x01 ) 	HAL_GPIO_WritePin(TLCD_IO, TData4 , GPIO_PIN_SET);
 8000f48:	bf18      	it	ne
 8000f4a:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(TLCD_IO, TData4 , GPIO_PIN_RESET);
 8000f4c:	4814      	ldr	r0, [pc, #80]	; (8000fa0 <TLCD_4BitWrite+0x64>)
 8000f4e:	f002 fad7 	bl	8003500 <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(TLCD_IO, TData5 , GPIO_PIN_SET);
 8000f52:	f004 0102 	and.w	r1, r4, #2
 8000f56:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <TLCD_4BitWrite+0x68>)
 8000f58:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8000f5c:	b101      	cbz	r1, 8000f60 <TLCD_4BitWrite+0x24>
 8000f5e:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(TLCD_IO, TData5 , GPIO_PIN_RESET);
 8000f60:	8819      	ldrh	r1, [r3, #0]
 8000f62:	480f      	ldr	r0, [pc, #60]	; (8000fa0 <TLCD_4BitWrite+0x64>)
 8000f64:	f002 facc 	bl	8003500 <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(TLCD_IO, TData6 , GPIO_PIN_SET);
 8000f68:	f004 0104 	and.w	r1, r4, #4
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <TLCD_4BitWrite+0x6c>)
 8000f6e:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8000f72:	b101      	cbz	r1, 8000f76 <TLCD_4BitWrite+0x3a>
 8000f74:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(TLCD_IO, TData6 , GPIO_PIN_RESET);

	if( c & 0x08 ) 	HAL_GPIO_WritePin(TLCD_IO, TData7 , GPIO_PIN_SET);
 8000f76:	f004 0408 	and.w	r4, r4, #8

	if( c & 0x02 ) 	HAL_GPIO_WritePin(TLCD_IO, TData5 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(TLCD_IO, TData5 , GPIO_PIN_RESET);

	if( c & 0x04 ) 	HAL_GPIO_WritePin(TLCD_IO, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(TLCD_IO, TData6 , GPIO_PIN_RESET);
 8000f7a:	8819      	ldrh	r1, [r3, #0]
 8000f7c:	4808      	ldr	r0, [pc, #32]	; (8000fa0 <TLCD_4BitWrite+0x64>)
 8000f7e:	f002 fabf 	bl	8003500 <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(TLCD_IO, TData7 , GPIO_PIN_SET);
 8000f82:	f004 02ff 	and.w	r2, r4, #255	; 0xff
 8000f86:	4b09      	ldr	r3, [pc, #36]	; (8000fac <TLCD_4BitWrite+0x70>)
 8000f88:	b104      	cbz	r4, 8000f8c <TLCD_4BitWrite+0x50>
 8000f8a:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(TLCD_IO, TData7 , GPIO_PIN_RESET);
 8000f8c:	8819      	ldrh	r1, [r3, #0]
 8000f8e:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <TLCD_4BitWrite+0x64>)
 8000f90:	f002 fab6 	bl	8003500 <HAL_GPIO_WritePin>
	TLCD_Enable();
}
 8000f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if( c & 0x04 ) 	HAL_GPIO_WritePin(TLCD_IO, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(TLCD_IO, TData6 , GPIO_PIN_RESET);

	if( c & 0x08 ) 	HAL_GPIO_WritePin(TLCD_IO, TData7 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(TLCD_IO, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
 8000f98:	f7ff bfae 	b.w	8000ef8 <TLCD_Enable>
 8000f9c:	200005b0 	.word	0x200005b0
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	200005a0 	.word	0x200005a0
 8000fa8:	2000059c 	.word	0x2000059c
 8000fac:	200005a4 	.word	0x200005a4

08000fb0 <TNLD_Send>:
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8000fb0:	b510      	push	{r4, lr}
	if( m ) 	HAL_GPIO_WritePin(TLCD_IO, TRS , GPIO_PIN_SET);
 8000fb2:	460a      	mov	r2, r1
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8000fb4:	4604      	mov	r4, r0
 8000fb6:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <TNLD_Send+0x2c>)
	if( m ) 	HAL_GPIO_WritePin(TLCD_IO, TRS , GPIO_PIN_SET);
 8000fb8:	b101      	cbz	r1, 8000fbc <TNLD_Send+0xc>
 8000fba:	2201      	movs	r2, #1
	else		HAL_GPIO_WritePin(TLCD_IO, TRS , GPIO_PIN_RESET);
 8000fbc:	8819      	ldrh	r1, [r3, #0]
 8000fbe:	4808      	ldr	r0, [pc, #32]	; (8000fe0 <TNLD_Send+0x30>)
 8000fc0:	f002 fa9e 	bl	8003500 <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 8000fc4:	0920      	lsrs	r0, r4, #4
 8000fc6:	f7ff ffb9 	bl	8000f3c <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8000fca:	4620      	mov	r0, r4
 8000fcc:	f7ff ffb6 	bl	8000f3c <TLCD_4BitWrite>
	HAL_Delay(10);
 8000fd0:	200a      	movs	r0, #10
}
 8000fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if( m ) 	HAL_GPIO_WritePin(TLCD_IO, TRS , GPIO_PIN_SET);
	else		HAL_GPIO_WritePin(TLCD_IO, TRS , GPIO_PIN_RESET);

	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
	HAL_Delay(10);
 8000fd6:	f002 bb4f 	b.w	8003678 <HAL_Delay>
 8000fda:	bf00      	nop
 8000fdc:	200005ac 	.word	0x200005ac
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <TLCD_Cmd>:
	HAL_Delay(40);
}

void 	TLCD_Cmd(BYTE cmd)
{
	TNLD_Send(cmd,LOW);
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	f7ff bfe3 	b.w	8000fb0 <TNLD_Send>
	...

08000fec <TLCD_Init>:

// TLCD   TLCD_IO
//
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8000fec:	b570      	push	{r4, r5, r6, lr}
	// GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
 8000fee:	4e29      	ldr	r6, [pc, #164]	; (8001094 <TLCD_Init+0xa8>)

// TLCD   TLCD_IO
//
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8000ff0:	9d04      	ldr	r5, [sp, #16]
	// GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
 8000ff2:	6030      	str	r0, [r6, #0]
	TEN = EN;
 8000ff4:	4e28      	ldr	r6, [pc, #160]	; (8001098 <TLCD_Init+0xac>)

// TLCD   TLCD_IO
//
// TLCD_Init(GPIO_Pin_0,GPIO_Pin_1,GPIO_Pin_2,GPIO_Pin_3,GPIO_Pin_4,GPIO_Pin_5);
void	TLCD_Init(uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8000ff6:	9c05      	ldr	r4, [sp, #20]
	// GPIO_InitTypeDef	GPIO_InitStruct;

	TRS = RS;
	TEN = EN;
 8000ff8:	6031      	str	r1, [r6, #0]
	TData4 = Data4;
 8000ffa:	4e28      	ldr	r6, [pc, #160]	; (800109c <TLCD_Init+0xb0>)
 8000ffc:	6032      	str	r2, [r6, #0]
	TData5 = Data5;
 8000ffe:	4e28      	ldr	r6, [pc, #160]	; (80010a0 <TLCD_Init+0xb4>)
 8001000:	6033      	str	r3, [r6, #0]
	TData6 = Data6;
 8001002:	4e28      	ldr	r6, [pc, #160]	; (80010a4 <TLCD_Init+0xb8>)
 8001004:	6035      	str	r5, [r6, #0]
	TData7 = Data7;
 8001006:	4e28      	ldr	r6, [pc, #160]	; (80010a8 <TLCD_Init+0xbc>)
 8001008:	6034      	str	r4, [r6, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(TLCD_IO, &GPIO_InitStruct);*/

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(TLCD_IO , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 800100a:	432c      	orrs	r4, r5
 800100c:	4323      	orrs	r3, r4
 800100e:	431a      	orrs	r2, r3
 8001010:	4311      	orrs	r1, r2
 8001012:	2200      	movs	r2, #0
 8001014:	4301      	orrs	r1, r0
 8001016:	4825      	ldr	r0, [pc, #148]	; (80010ac <TLCD_Init+0xc0>)
 8001018:	b289      	uxth	r1, r1
 800101a:	f002 fa71 	bl	8003500 <HAL_GPIO_WritePin>
	HAL_Delay(10000);  // 10ms
 800101e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001022:	f002 fb29 	bl	8003678 <HAL_Delay>

	TLCD_4BitWrite(0x03);
 8001026:	2003      	movs	r0, #3
 8001028:	f7ff ff88 	bl	8000f3c <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 800102c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001030:	f002 fb22 	bl	8003678 <HAL_Delay>
	TLCD_4BitWrite(0x03);
 8001034:	2003      	movs	r0, #3
 8001036:	f7ff ff81 	bl	8000f3c <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 800103a:	f241 3088 	movw	r0, #5000	; 0x1388
 800103e:	f002 fb1b 	bl	8003678 <HAL_Delay>
	TLCD_4BitWrite(0x03);
 8001042:	2003      	movs	r0, #3
 8001044:	f7ff ff7a 	bl	8000f3c <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 8001048:	f241 3088 	movw	r0, #5000	; 0x1388
 800104c:	f002 fb14 	bl	8003678 <HAL_Delay>
	TLCD_4BitWrite(0x02);
 8001050:	2002      	movs	r0, #2
 8001052:	f7ff ff73 	bl	8000f3c <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 8001056:	f241 3088 	movw	r0, #5000	; 0x1388
 800105a:	f002 fb0d 	bl	8003678 <HAL_Delay>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 800105e:	2028      	movs	r0, #40	; 0x28
 8001060:	f7ff ffc0 	bl	8000fe4 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 8001064:	2028      	movs	r0, #40	; 0x28
 8001066:	f002 fb07 	bl	8003678 <HAL_Delay>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 800106a:	200c      	movs	r0, #12
 800106c:	f7ff ffba 	bl	8000fe4 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 8001070:	2028      	movs	r0, #40	; 0x28
 8001072:	f002 fb01 	bl	8003678 <HAL_Delay>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 8001076:	2006      	movs	r0, #6
 8001078:	f7ff ffb4 	bl	8000fe4 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 800107c:	2028      	movs	r0, #40	; 0x28
 800107e:	f002 fafb 	bl	8003678 <HAL_Delay>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 8001082:	2001      	movs	r0, #1
 8001084:	f7ff ffae 	bl	8000fe4 <TLCD_Cmd>
	HAL_Delay(2000);  // 2ms
 8001088:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
}
 800108c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	TLCD_Cmd( 0x06 );
	HAL_Delay(40);  // 40us

	// LCD Clear display
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
 8001090:	f002 baf2 	b.w	8003678 <HAL_Delay>
 8001094:	200005ac 	.word	0x200005ac
 8001098:	200005a8 	.word	0x200005a8
 800109c:	200005b0 	.word	0x200005b0
 80010a0:	200005a0 	.word	0x200005a0
 80010a4:	2000059c 	.word	0x2000059c
 80010a8:	200005a4 	.word	0x200005a4
 80010ac:	40021000 	.word	0x40021000

080010b0 <TLCD_Write>:
	TNLD_Send(cmd,LOW);
}

void	TLCD_Write(BYTE v)
{
	TNLD_Send(v,HIGH);
 80010b0:	2101      	movs	r1, #1
 80010b2:	f7ff bf7d 	b.w	8000fb0 <TNLD_Send>

080010b6 <TLCD_Putc>:
	TLCD_4BitWrite(v);
	HAL_Delay(10);
}

void	TLCD_Putc(char c)
{
 80010b6:	b508      	push	{r3, lr}
	TLCD_Write((BYTE)c);
 80010b8:	f7ff fffa 	bl	80010b0 <TLCD_Write>
	HAL_Delay(2);
 80010bc:	2002      	movs	r0, #2
}
 80010be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void	TLCD_Putc(char c)
{
	TLCD_Write((BYTE)c);
	HAL_Delay(2);
 80010c2:	f002 bad9 	b.w	8003678 <HAL_Delay>

080010c6 <TLCD_Puts>:
}

void	TLCD_Puts(uint8_t line, char *s)
{
 80010c6:	b510      	push	{r4, lr}
 80010c8:	460c      	mov	r4, r1
	if(line==1)		TLCD_Cmd(0x80);
 80010ca:	2801      	cmp	r0, #1
 80010cc:	f104 34ff 	add.w	r4, r4, #4294967295
 80010d0:	bf0c      	ite	eq
 80010d2:	2080      	moveq	r0, #128	; 0x80
	else 			TLCD_Cmd(0xC0);
 80010d4:	20c0      	movne	r0, #192	; 0xc0
 80010d6:	f7ff ff85 	bl	8000fe4 <TLCD_Cmd>

	while(*s) {
 80010da:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80010de:	b110      	cbz	r0, 80010e6 <TLCD_Puts+0x20>
		TLCD_Putc(*s);
 80010e0:	f7ff ffe9 	bl	80010b6 <TLCD_Putc>
 80010e4:	e7f9      	b.n	80010da <TLCD_Puts+0x14>
		s++;
	}
}
 80010e6:	bd10      	pop	{r4, pc}

080010e8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80010e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ea:	f002 fab7 	bl	800365c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 80010f2:	f002 ba92 	b.w	800361a <HAL_SYSTICK_IRQHandler>

080010f6 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 80010f6:	4770      	bx	lr

080010f8 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 80010f8:	b508      	push	{r3, lr}
  //HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_11);
  /* USER CODE END EXTI9_5_IRQn 0 */
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET)
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <EXTI9_5_IRQHandler+0x24>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	059b      	lsls	r3, r3, #22
 8001100:	d50a      	bpl.n	8001118 <EXTI9_5_IRQHandler+0x20>
  {
	  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_11);
 8001102:	4807      	ldr	r0, [pc, #28]	; (8001120 <EXTI9_5_IRQHandler+0x28>)
 8001104:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001108:	f002 f9fe 	bl	8003508 <HAL_GPIO_TogglePin>
      HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800110c:	f44f 7000 	mov.w	r0, #512	; 0x200
  }
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001110:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET)
  {
	  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_11);
      HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001114:	f002 b9fc 	b.w	8003510 <HAL_GPIO_EXTI_IRQHandler>
 8001118:	bd08      	pop	{r3, pc}
 800111a:	bf00      	nop
 800111c:	40013c00 	.word	0x40013c00
 8001120:	40021000 	.word	0x40021000

08001124 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001124:	4801      	ldr	r0, [pc, #4]	; (800112c <TIM3_IRQHandler+0x8>)
 8001126:	f001 b825 	b.w	8002174 <HAL_TIM_IRQHandler>
 800112a:	bf00      	nop
 800112c:	200006b4 	.word	0x200006b4

08001130 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001130:	4801      	ldr	r0, [pc, #4]	; (8001138 <TIM4_IRQHandler+0x8>)
 8001132:	f001 b81f 	b.w	8002174 <HAL_TIM_IRQHandler>
 8001136:	bf00      	nop
 8001138:	200005b4 	.word	0x200005b4

0800113c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800113c:	4801      	ldr	r0, [pc, #4]	; (8001144 <USART3_IRQHandler+0x8>)
 800113e:	f000 bd05 	b.w	8001b4c <HAL_UART_IRQHandler>
 8001142:	bf00      	nop
 8001144:	200005fc 	.word	0x200005fc

08001148 <EXTI15_10_IRQHandler>:
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
//	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_11,HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
	  /* USER CODE END EXTI15_10_IRQn 0 */
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <EXTI15_10_IRQHandler+0x14>)
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	049b      	lsls	r3, r3, #18
 800114e:	d503      	bpl.n	8001158 <EXTI15_10_IRQHandler+0x10>
  {
	//  HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_11);
      HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001150:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001154:	f002 b9dc 	b.w	8003510 <HAL_GPIO_EXTI_IRQHandler>
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40013c00 	.word	0x40013c00

08001160 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001160:	4801      	ldr	r0, [pc, #4]	; (8001168 <TIM5_IRQHandler+0x8>)
 8001162:	f001 b807 	b.w	8002174 <HAL_TIM_IRQHandler>
 8001166:	bf00      	nop
 8001168:	20000678 	.word	0x20000678

0800116c <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800116c:	4801      	ldr	r0, [pc, #4]	; (8001174 <UART5_IRQHandler+0x8>)
 800116e:	f000 bced 	b.w	8001b4c <HAL_UART_IRQHandler>
 8001172:	bf00      	nop
 8001174:	200006f4 	.word	0x200006f4

08001178 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001178:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800117a:	2003      	movs	r0, #3
 800117c:	f002 f9d4 	bl	8003528 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001180:	2200      	movs	r2, #0
 8001182:	f06f 000b 	mvn.w	r0, #11
 8001186:	4611      	mov	r1, r2
 8001188:	f002 f9e0 	bl	800354c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	f06f 000a 	mvn.w	r0, #10
 8001192:	4611      	mov	r1, r2
 8001194:	f002 f9da 	bl	800354c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	f06f 0009 	mvn.w	r0, #9
 800119e:	4611      	mov	r1, r2
 80011a0:	f002 f9d4 	bl	800354c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	f06f 0003 	mvn.w	r0, #3
 80011aa:	4611      	mov	r1, r2
 80011ac:	f002 f9ce 	bl	800354c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f04f 30ff 	mov.w	r0, #4294967295
 80011b6:	4611      	mov	r1, r2
 80011b8:	f002 f9c8 	bl	800354c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2005      	movs	r0, #5
 80011c0:	4611      	mov	r1, r2
 80011c2:	f002 f9c3 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80011c6:	2005      	movs	r0, #5

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80011cc:	f002 b9f6 	b.w	80035bc <HAL_NVIC_EnableIRQ>

080011d0 <HAL_TIM_Base_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM3)
 80011d2:	6803      	ldr	r3, [r0, #0]
 80011d4:	4a21      	ldr	r2, [pc, #132]	; (800125c <HAL_TIM_Base_MspInit+0x8c>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d111      	bne.n	80011fe <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011da:	2200      	movs	r2, #0
 80011dc:	4b20      	ldr	r3, [pc, #128]	; (8001260 <HAL_TIM_Base_MspInit+0x90>)
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80011de:	201d      	movs	r0, #29
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011e0:	9201      	str	r2, [sp, #4]
 80011e2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80011e4:	f041 0102 	orr.w	r1, r1, #2
 80011e8:	6419      	str	r1, [r3, #64]	; 0x40
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80011ea:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	9301      	str	r3, [sp, #4]
 80011f4:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80011f6:	f002 f9a9 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80011fa:	201d      	movs	r0, #29
 80011fc:	e028      	b.n	8001250 <HAL_TIM_Base_MspInit+0x80>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 80011fe:	4a19      	ldr	r2, [pc, #100]	; (8001264 <HAL_TIM_Base_MspInit+0x94>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d111      	bne.n	8001228 <HAL_TIM_Base_MspInit+0x58>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001204:	2200      	movs	r2, #0
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <HAL_TIM_Base_MspInit+0x90>)
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001208:	201e      	movs	r0, #30
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800120a:	9202      	str	r2, [sp, #8]
 800120c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800120e:	f041 0104 	orr.w	r1, r1, #4
 8001212:	6419      	str	r1, [r3, #64]	; 0x40
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001214:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001218:	f003 0304 	and.w	r3, r3, #4
 800121c:	9302      	str	r3, [sp, #8]
 800121e:	9b02      	ldr	r3, [sp, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001220:	f002 f994 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001224:	201e      	movs	r0, #30
 8001226:	e013      	b.n	8001250 <HAL_TIM_Base_MspInit+0x80>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8001228:	4a0f      	ldr	r2, [pc, #60]	; (8001268 <HAL_TIM_Base_MspInit+0x98>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d112      	bne.n	8001254 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800122e:	2200      	movs	r2, #0
 8001230:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <HAL_TIM_Base_MspInit+0x90>)
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001232:	2032      	movs	r0, #50	; 0x32
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001234:	9203      	str	r2, [sp, #12]
 8001236:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001238:	f041 0108 	orr.w	r1, r1, #8
 800123c:	6419      	str	r1, [r3, #64]	; 0x40
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800123e:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001242:	f003 0308 	and.w	r3, r3, #8
 8001246:	9303      	str	r3, [sp, #12]
 8001248:	9b03      	ldr	r3, [sp, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800124a:	f002 f97f 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800124e:	2032      	movs	r0, #50	; 0x32
 8001250:	f002 f9b4 	bl	80035bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001254:	b005      	add	sp, #20
 8001256:	f85d fb04 	ldr.w	pc, [sp], #4
 800125a:	bf00      	nop
 800125c:	40000400 	.word	0x40000400
 8001260:	40023800 	.word	0x40023800
 8001264:	40000800 	.word	0x40000800
 8001268:	40000c00 	.word	0x40000c00

0800126c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART5)
 800126c:	6803      	ldr	r3, [r0, #0]
 800126e:	4a2f      	ldr	r2, [pc, #188]	; (800132c <HAL_UART_MspInit+0xc0>)
 8001270:	4293      	cmp	r3, r2
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001276:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART5)
 8001278:	d12e      	bne.n	80012d8 <HAL_UART_MspInit+0x6c>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800127a:	2400      	movs	r4, #0
 800127c:	4b2c      	ldr	r3, [pc, #176]	; (8001330 <HAL_UART_MspInit+0xc4>)
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127e:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001282:	2701      	movs	r7, #1
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001284:	9401      	str	r4, [sp, #4]
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001286:	2603      	movs	r6, #3
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001288:	6c19      	ldr	r1, [r3, #64]	; 0x40
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800128a:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128c:	4829      	ldr	r0, [pc, #164]	; (8001334 <HAL_UART_MspInit+0xc8>)
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800128e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001292:	6419      	str	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001294:	a903      	add	r1, sp, #12
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	f8cd 8010 	str.w	r8, [sp, #16]
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800129c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a0:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a2:	9606      	str	r6, [sp, #24]
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	9b01      	ldr	r3, [sp, #4]
  
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80012ac:	9507      	str	r5, [sp, #28]
  
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b0:	f002 f836 	bl	8003320 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012b4:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b6:	a903      	add	r1, sp, #12
 80012b8:	481f      	ldr	r0, [pc, #124]	; (8001338 <HAL_UART_MspInit+0xcc>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012bc:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012c0:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c2:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80012c4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c6:	f002 f82b 	bl	8003320 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80012ca:	2035      	movs	r0, #53	; 0x35
 80012cc:	4622      	mov	r2, r4
 80012ce:	4621      	mov	r1, r4
 80012d0:	f002 f93c 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80012d4:	2035      	movs	r0, #53	; 0x35
 80012d6:	e023      	b.n	8001320 <HAL_UART_MspInit+0xb4>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 80012d8:	4a18      	ldr	r2, [pc, #96]	; (800133c <HAL_UART_MspInit+0xd0>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d122      	bne.n	8001324 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012de:	2400      	movs	r4, #0
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <HAL_UART_MspInit+0xc4>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012e2:	4815      	ldr	r0, [pc, #84]	; (8001338 <HAL_UART_MspInit+0xcc>)
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012e4:	9402      	str	r4, [sp, #8]
 80012e6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80012e8:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 80012ec:	6419      	str	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ee:	a903      	add	r1, sp, #12
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	9b02      	ldr	r3, [sp, #8]
  
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80012fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012fe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001300:	2302      	movs	r3, #2
 8001302:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001304:	2301      	movs	r3, #1
 8001306:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800130c:	2307      	movs	r3, #7
 800130e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001310:	f002 f806 	bl	8003320 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001314:	2027      	movs	r0, #39	; 0x27
 8001316:	4622      	mov	r2, r4
 8001318:	4621      	mov	r1, r4
 800131a:	f002 f917 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800131e:	2027      	movs	r0, #39	; 0x27
 8001320:	f002 f94c 	bl	80035bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001324:	b008      	add	sp, #32
 8001326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800132a:	bf00      	nop
 800132c:	40005000 	.word	0x40005000
 8001330:	40023800 	.word	0x40023800
 8001334:	40020800 	.word	0x40020800
 8001338:	40020c00 	.word	0x40020c00
 800133c:	40004800 	.word	0x40004800

08001340 <MathDelay>:
void		MathDelay();
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void	MathDelay()
{
 8001340:	b507      	push	{r0, r1, r2, lr}
	volatile uint32_t a;
	double	 d2;

	for(a=0;a<1000000;a++)
 8001342:	2300      	movs	r3, #0
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <MathDelay+0x30>)
 8001346:	9301      	str	r3, [sp, #4]
 8001348:	9b01      	ldr	r3, [sp, #4]
 800134a:	4293      	cmp	r3, r2
 800134c:	d805      	bhi.n	800135a <MathDelay+0x1a>
	{
		d2 = sin(a*3.141592/180) * cos(a*3.141592/180);
 800134e:	9b01      	ldr	r3, [sp, #4]
 8001350:	9b01      	ldr	r3, [sp, #4]
void	MathDelay()
{
	volatile uint32_t a;
	double	 d2;

	for(a=0;a<1000000;a++)
 8001352:	9b01      	ldr	r3, [sp, #4]
 8001354:	3301      	adds	r3, #1
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	e7f6      	b.n	8001348 <MathDelay+0x8>
	{
		d2 = sin(a*3.141592/180) * cos(a*3.141592/180);
	}
	HAL_UART_Transmit(&huart3, (uint8_t *)"@\r\n", 3,1000);
 800135a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800135e:	2203      	movs	r2, #3
 8001360:	4904      	ldr	r1, [pc, #16]	; (8001374 <MathDelay+0x34>)
 8001362:	4805      	ldr	r0, [pc, #20]	; (8001378 <MathDelay+0x38>)
 8001364:	f000 fb94 	bl	8001a90 <HAL_UART_Transmit>
}
 8001368:	b003      	add	sp, #12
 800136a:	f85d fb04 	ldr.w	pc, [sp], #4
 800136e:	bf00      	nop
 8001370:	000f423f 	.word	0x000f423f
 8001374:	08006540 	.word	0x08006540
 8001378:	200005fc 	.word	0x200005fc

0800137c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800137c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	char s[20];

			sprintf(s,"Pin no : %5d\r\n",GPIO_Pin);
 800137e:	4602      	mov	r2, r0
 8001380:	4906      	ldr	r1, [pc, #24]	; (800139c <HAL_GPIO_EXTI_Callback+0x20>)
 8001382:	a801      	add	r0, sp, #4
 8001384:	f002 f9fc 	bl	8003780 <sprintf>
			HAL_UART_Transmit(&huart3, (uint8_t *)s,16 ,1000);
 8001388:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800138c:	2210      	movs	r2, #16
 800138e:	a901      	add	r1, sp, #4
 8001390:	4803      	ldr	r0, [pc, #12]	; (80013a0 <HAL_GPIO_EXTI_Callback+0x24>)
 8001392:	f000 fb7d 	bl	8001a90 <HAL_UART_Transmit>
}
 8001396:	b007      	add	sp, #28
 8001398:	f85d fb04 	ldr.w	pc, [sp], #4
 800139c:	08006544 	.word	0x08006544
 80013a0:	200005fc 	.word	0x200005fc

080013a4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a4:	b508      	push	{r3, lr}
	// call back   static  ....
	char		Tdata1[20],Tdata2[20],Tdata3[20];

	if(htim->Instance==TIM3) {
 80013a6:	4a0f      	ldr	r2, [pc, #60]	; (80013e4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80013a8:	6803      	ldr	r3, [r0, #0]
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d102      	bne.n	80013b4 <HAL_TIM_PeriodElapsedCallback+0x10>
		HAL_GPIO_TogglePin(GPIOB,  GPIO_PIN_15 | GPIO_PIN_0);
 80013ae:	f248 0101 	movw	r1, #32769	; 0x8001
 80013b2:	e00a      	b.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x26>
	    //sprintf(Tdata1,"%3d : %10.5lf\r\n",n,sin(n*PI/180));
		//HAL_UART_Transmit(&huart3, (uint8_t *)Tdata1,18 ,1000);
	}
	else if(htim->Instance==TIM4) {
 80013b4:	4a0c      	ldr	r2, [pc, #48]	; (80013e8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d102      	bne.n	80013c0 <HAL_TIM_PeriodElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(GPIOB,  LD2_Pin | GPIO_PIN_13);
 80013ba:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 80013be:	e004      	b.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x26>
	    //sprintf(Tdata2,"%3d : %10.5lf\r\n",n,cos(n*PI/180));
		//HAL_UART_Transmit(&huart3, (uint8_t *)Tdata2,18 ,1000);
	}
	else if(htim->Instance==TIM5) {
 80013c0:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <HAL_TIM_PeriodElapsedCallback+0x48>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d104      	bne.n	80013d0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(GPIOB,  LD3_Pin | GPIO_PIN_12);
 80013c6:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80013ca:	4809      	ldr	r0, [pc, #36]	; (80013f0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80013cc:	f002 f89c 	bl	8003508 <HAL_GPIO_TogglePin>
	    //sprintf(Tdata3,"%3d : %10.5lf\r\n",n,exp(n*PI/180));
		//HAL_UART_Transmit(&huart3, (uint8_t *)Tdata3,18 ,1000);
	}
	if(++n==91) n = 0;
 80013d0:	4a08      	ldr	r2, [pc, #32]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80013d2:	7813      	ldrb	r3, [r2, #0]
 80013d4:	3301      	adds	r3, #1
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b5b      	cmp	r3, #91	; 0x5b
 80013da:	7013      	strb	r3, [r2, #0]
 80013dc:	d101      	bne.n	80013e2 <HAL_TIM_PeriodElapsedCallback+0x3e>
 80013de:	2300      	movs	r3, #0
 80013e0:	7013      	strb	r3, [r2, #0]
 80013e2:	bd08      	pop	{r3, pc}
 80013e4:	40000400 	.word	0x40000400
 80013e8:	40000800 	.word	0x40000800
 80013ec:	40000c00 	.word	0x40000c00
 80013f0:	40020400 	.word	0x40020400
 80013f4:	2000055c 	.word	0x2000055c

080013f8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uint8_t	i;

	if(huart->Instance==USART3)
 80013f8:	6803      	ldr	r3, [r0, #0]
 80013fa:	4a29      	ldr	r2, [pc, #164]	; (80014a0 <HAL_UART_RxCpltCallback+0xa8>)
 80013fc:	4293      	cmp	r3, r2
	if(++n==91) n = 0;

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80013fe:	b510      	push	{r4, lr}
	uint8_t	i;

	if(huart->Instance==USART3)
 8001400:	d123      	bne.n	800144a <HAL_UART_RxCpltCallback+0x52>
	{
		if(Rx_Indx3==0)
 8001402:	4b28      	ldr	r3, [pc, #160]	; (80014a4 <HAL_UART_RxCpltCallback+0xac>)
 8001404:	781a      	ldrb	r2, [r3, #0]
 8001406:	b142      	cbz	r2, 800141a <HAL_UART_RxCpltCallback+0x22>
		{
			for(i=0;i<DATA;i++) Rx_Buffer3[i] = 0;
		}
		if(Rx_Data3[0]!=0x0d)
 8001408:	4927      	ldr	r1, [pc, #156]	; (80014a8 <HAL_UART_RxCpltCallback+0xb0>)
 800140a:	7809      	ldrb	r1, [r1, #0]
 800140c:	290d      	cmp	r1, #13
 800140e:	d00c      	beq.n	800142a <HAL_UART_RxCpltCallback+0x32>
		{
			Rx_Buffer3[Rx_Indx3++]=Rx_Data3[0];
 8001410:	1c50      	adds	r0, r2, #1
 8001412:	7018      	strb	r0, [r3, #0]
 8001414:	4b25      	ldr	r3, [pc, #148]	; (80014ac <HAL_UART_RxCpltCallback+0xb4>)
 8001416:	5499      	strb	r1, [r3, r2]
 8001418:	e00c      	b.n	8001434 <HAL_UART_RxCpltCallback+0x3c>
 800141a:	4611      	mov	r1, r2

	if(huart->Instance==USART3)
	{
		if(Rx_Indx3==0)
		{
			for(i=0;i<DATA;i++) Rx_Buffer3[i] = 0;
 800141c:	4823      	ldr	r0, [pc, #140]	; (80014ac <HAL_UART_RxCpltCallback+0xb4>)
 800141e:	4614      	mov	r4, r2
 8001420:	540c      	strb	r4, [r1, r0]
 8001422:	3101      	adds	r1, #1
 8001424:	290a      	cmp	r1, #10
 8001426:	d1fb      	bne.n	8001420 <HAL_UART_RxCpltCallback+0x28>
 8001428:	e7ee      	b.n	8001408 <HAL_UART_RxCpltCallback+0x10>
		{
			Rx_Buffer3[Rx_Indx3++]=Rx_Data3[0];
		}
		else
		{
			Rx_Indx3 = 0;
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]
			Transfer_cplt3 = 1;
 800142e:	2201      	movs	r2, #1
 8001430:	4b1f      	ldr	r3, [pc, #124]	; (80014b0 <HAL_UART_RxCpltCallback+0xb8>)
 8001432:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart3, Rx_Data3, 1);
 8001434:	2201      	movs	r2, #1
 8001436:	491c      	ldr	r1, [pc, #112]	; (80014a8 <HAL_UART_RxCpltCallback+0xb0>)
 8001438:	481e      	ldr	r0, [pc, #120]	; (80014b4 <HAL_UART_RxCpltCallback+0xbc>)
 800143a:	f000 fa93 	bl	8001964 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, Rx_Data3, 1,1000);
 800143e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001442:	2201      	movs	r2, #1
 8001444:	4918      	ldr	r1, [pc, #96]	; (80014a8 <HAL_UART_RxCpltCallback+0xb0>)
 8001446:	481b      	ldr	r0, [pc, #108]	; (80014b4 <HAL_UART_RxCpltCallback+0xbc>)
 8001448:	e025      	b.n	8001496 <HAL_UART_RxCpltCallback+0x9e>
			Transfer_cplt4 = 1;
		}
		HAL_UART_Receive_IT(&huart4, Rx_Data4, 1);
		HAL_UART_Transmit(&huart4, Rx_Data4, 1,1000);
	} */
	else if(huart->Instance==UART5)
 800144a:	4a1b      	ldr	r2, [pc, #108]	; (80014b8 <HAL_UART_RxCpltCallback+0xc0>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d126      	bne.n	800149e <HAL_UART_RxCpltCallback+0xa6>
	{
		if(Rx_Indx5==0)
 8001450:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <HAL_UART_RxCpltCallback+0xc4>)
 8001452:	781a      	ldrb	r2, [r3, #0]
 8001454:	b142      	cbz	r2, 8001468 <HAL_UART_RxCpltCallback+0x70>
		{
			for(i=0;i<DATA;i++) Rx_Buffer5[i] = 0;
		}
		if(Rx_Data5[0]!=0x0d)
 8001456:	491a      	ldr	r1, [pc, #104]	; (80014c0 <HAL_UART_RxCpltCallback+0xc8>)
 8001458:	7809      	ldrb	r1, [r1, #0]
 800145a:	290d      	cmp	r1, #13
 800145c:	d00c      	beq.n	8001478 <HAL_UART_RxCpltCallback+0x80>
		{
			Rx_Buffer5[Rx_Indx5++]=Rx_Data5[0];
 800145e:	1c50      	adds	r0, r2, #1
 8001460:	7018      	strb	r0, [r3, #0]
 8001462:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <HAL_UART_RxCpltCallback+0xcc>)
 8001464:	5499      	strb	r1, [r3, r2]
 8001466:	e00c      	b.n	8001482 <HAL_UART_RxCpltCallback+0x8a>
 8001468:	4611      	mov	r1, r2
	} */
	else if(huart->Instance==UART5)
	{
		if(Rx_Indx5==0)
		{
			for(i=0;i<DATA;i++) Rx_Buffer5[i] = 0;
 800146a:	4816      	ldr	r0, [pc, #88]	; (80014c4 <HAL_UART_RxCpltCallback+0xcc>)
 800146c:	4614      	mov	r4, r2
 800146e:	540c      	strb	r4, [r1, r0]
 8001470:	3101      	adds	r1, #1
 8001472:	290a      	cmp	r1, #10
 8001474:	d1fb      	bne.n	800146e <HAL_UART_RxCpltCallback+0x76>
 8001476:	e7ee      	b.n	8001456 <HAL_UART_RxCpltCallback+0x5e>
		{
			Rx_Buffer5[Rx_Indx5++]=Rx_Data5[0];
		}
		else
		{
			Rx_Indx5 = 0;
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
			Transfer_cplt5 = 1;
 800147c:	2201      	movs	r2, #1
 800147e:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <HAL_UART_RxCpltCallback+0xd0>)
 8001480:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart5, Rx_Data5, 1);
 8001482:	2201      	movs	r2, #1
 8001484:	490e      	ldr	r1, [pc, #56]	; (80014c0 <HAL_UART_RxCpltCallback+0xc8>)
 8001486:	4811      	ldr	r0, [pc, #68]	; (80014cc <HAL_UART_RxCpltCallback+0xd4>)
 8001488:	f000 fa6c 	bl	8001964 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart5, Rx_Data5, 1,1000);
 800148c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001490:	2201      	movs	r2, #1
 8001492:	490b      	ldr	r1, [pc, #44]	; (80014c0 <HAL_UART_RxCpltCallback+0xc8>)
 8001494:	480d      	ldr	r0, [pc, #52]	; (80014cc <HAL_UART_RxCpltCallback+0xd4>)
	}
}
 8001496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		{
			Rx_Indx5 = 0;
			Transfer_cplt5 = 1;
		}
		HAL_UART_Receive_IT(&huart5, Rx_Data5, 1);
		HAL_UART_Transmit(&huart5, Rx_Data5, 1,1000);
 800149a:	f000 baf9 	b.w	8001a90 <HAL_UART_Transmit>
 800149e:	bd10      	pop	{r4, pc}
 80014a0:	40004800 	.word	0x40004800
 80014a4:	2000076a 	.word	0x2000076a
 80014a8:	20000767 	.word	0x20000767
 80014ac:	200005f0 	.word	0x200005f0
 80014b0:	2000076e 	.word	0x2000076e
 80014b4:	200005fc 	.word	0x200005fc
 80014b8:	40005000 	.word	0x40005000
 80014bc:	200006f0 	.word	0x200006f0
 80014c0:	2000076c 	.word	0x2000076c
 80014c4:	2000066c 	.word	0x2000066c
 80014c8:	20000769 	.word	0x20000769
 80014cc:	200006f4 	.word	0x200006f4

080014d0 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80014d0:	b570      	push	{r4, r5, r6, lr}

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80014d2:	4b2a      	ldr	r3, [pc, #168]	; (800157c <SystemClock_Config+0xac>)
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80014d4:	b0b4      	sub	sp, #208	; 0xd0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80014d6:	2400      	movs	r4, #0

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d8:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 80014da:	2604      	movs	r6, #4
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80014dc:	a807      	add	r0, sp, #28

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	9400      	str	r4, [sp, #0]
 80014e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014e6:	641a      	str	r2, [r3, #64]	; 0x40
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f2:	4b23      	ldr	r3, [pc, #140]	; (8001580 <SystemClock_Config+0xb0>)
 80014f4:	9401      	str	r4, [sp, #4]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001500:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001502:	f403 4340 	and.w	r3, r3, #49152	; 0xc000

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001506:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001508:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	9b01      	ldr	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800150e:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001510:	9512      	str	r5, [sp, #72]	; 0x48

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001512:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001514:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001518:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800151a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800151e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001520:	23d8      	movs	r3, #216	; 0xd8
 8001522:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001524:	f001 fb8c 	bl	8002c40 <HAL_RCC_OscConfig>

  HAL_PWREx_EnableOverDrive();
 8001528:	f001 fec0 	bl	80032ac <HAL_PWREx_EnableOverDrive>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800152c:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 800152e:	2107      	movs	r1, #7
 8001530:	a802      	add	r0, sp, #8
  RCC_OscInitStruct.PLL.PLLQ = 2;
  HAL_RCC_OscConfig(&RCC_OscInitStruct);

  HAL_PWREx_EnableOverDrive();

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001532:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001534:	f44f 53a0 	mov.w	r3, #5120	; 0x1400

  HAL_PWREx_EnableOverDrive();

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001538:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800153a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800153c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  HAL_PWREx_EnableOverDrive();

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001540:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001542:	9306      	str	r3, [sp, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 8001544:	f001 fd50 	bl	8002fe8 <HAL_RCC_ClockConfig>

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART5;
 8001548:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 800154c:	a813      	add	r0, sp, #76	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART5;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800154e:	9426      	str	r4, [sp, #152]	; 0x98
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART5;
 8001550:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001552:	9428      	str	r4, [sp, #160]	; 0xa0
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001554:	f000 ffd0 	bl	80024f8 <HAL_RCCEx_PeriphCLKConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000000);
 8001558:	f001 fe62 	bl	8003220 <HAL_RCC_GetHCLKFreq>
 800155c:	4b09      	ldr	r3, [pc, #36]	; (8001584 <SystemClock_Config+0xb4>)
 800155e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001562:	f002 f837 	bl	80035d4 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001566:	4630      	mov	r0, r6
 8001568:	f002 f84a 	bl	8003600 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800156c:	4622      	mov	r2, r4
 800156e:	4621      	mov	r1, r4
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f001 ffea 	bl	800354c <HAL_NVIC_SetPriority>
}
 8001578:	b034      	add	sp, #208	; 0xd0
 800157a:	bd70      	pop	{r4, r5, r6, pc}
 800157c:	40023800 	.word	0x40023800
 8001580:	40007000 	.word	0x40007000
 8001584:	000f4240 	.word	0x000f4240

08001588 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8001588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800158c:	b093      	sub	sp, #76	; 0x4c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	2400      	movs	r4, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001590:	f002 f859 	bl	8003646 <HAL_Init>
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001594:	f44f 5900 	mov.w	r9, #8192	; 0x2000

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();

  /* Configure the system clock */
  SystemClock_Config();
 8001598:	f7ff ff9a 	bl	80014d0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800159c:	4bac      	ldr	r3, [pc, #688]	; (8001850 <main+0x2c8>)
 800159e:	9403      	str	r4, [sp, #12]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a0:	a90d      	add	r1, sp, #52	; 0x34
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2502      	movs	r5, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a6:	f8df a2e8 	ldr.w	sl, [pc, #744]	; 8001890 <main+0x308>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2603      	movs	r6, #3
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	f042 0204 	orr.w	r2, r2, #4

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b0:	48a8      	ldr	r0, [pc, #672]	; (8001854 <main+0x2cc>)
  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015b2:	270b      	movs	r7, #11

  /*Configure GPIO pins : PE7 PE8 PE10 PE11 
                           PE12 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	f04f 0801 	mov.w	r8, #1
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b8:	631a      	str	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PE7 PE8 PE10 PE11 
                           PE12 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11 
 80015ba:	f64d 5b80 	movw	fp, #56704	; 0xdd80
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015c0:	f002 0204 	and.w	r2, r2, #4
 80015c4:	9203      	str	r2, [sp, #12]
 80015c6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015c8:	9404      	str	r4, [sp, #16]
 80015ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015d0:	631a      	str	r2, [r3, #48]	; 0x30
 80015d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015d4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80015d8:	9204      	str	r2, [sp, #16]
 80015da:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	9405      	str	r4, [sp, #20]
 80015de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015e0:	f042 0201 	orr.w	r2, r2, #1
 80015e4:	631a      	str	r2, [r3, #48]	; 0x30
 80015e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015e8:	f002 0201 	and.w	r2, r2, #1
 80015ec:	9205      	str	r2, [sp, #20]
 80015ee:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015f0:	9406      	str	r4, [sp, #24]
 80015f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015f4:	f042 0210 	orr.w	r2, r2, #16
 80015f8:	631a      	str	r2, [r3, #48]	; 0x30
 80015fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015fc:	f002 0210 	and.w	r2, r2, #16
 8001600:	9206      	str	r2, [sp, #24]
 8001602:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	9407      	str	r4, [sp, #28]
 8001606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001608:	f042 0202 	orr.w	r2, r2, #2
 800160c:	631a      	str	r2, [r3, #48]	; 0x30
 800160e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001610:	f002 0202 	and.w	r2, r2, #2
 8001614:	9207      	str	r2, [sp, #28]
 8001616:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001618:	9408      	str	r4, [sp, #32]
 800161a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800161c:	f042 0208 	orr.w	r2, r2, #8
 8001620:	631a      	str	r2, [r3, #48]	; 0x30
 8001622:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001624:	f002 0208 	and.w	r2, r2, #8
 8001628:	9208      	str	r2, [sp, #32]
 800162a:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800162c:	9409      	str	r4, [sp, #36]	; 0x24
 800162e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001634:	631a      	str	r2, [r3, #48]	; 0x30
 8001636:	6b1b      	ldr	r3, [r3, #48]	; 0x30

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001638:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800163c:	f003 0340 	and.w	r3, r3, #64	; 0x40

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001640:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001646:	9309      	str	r3, [sp, #36]	; 0x24
 8001648:	9b09      	ldr	r3, [sp, #36]	; 0x24

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164a:	f001 fe69 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800164e:	2332      	movs	r3, #50	; 0x32
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001650:	a90d      	add	r1, sp, #52	; 0x34
 8001652:	4880      	ldr	r0, [pc, #512]	; (8001854 <main+0x2cc>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001654:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001658:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800165a:	9711      	str	r7, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800165e:	f001 fe5f 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001662:	2386      	movs	r3, #134	; 0x86
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001664:	a90d      	add	r1, sp, #52	; 0x34
 8001666:	487c      	ldr	r0, [pc, #496]	; (8001858 <main+0x2d0>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_REF_CK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001668:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166c:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800166e:	9711      	str	r7, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_REF_CK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001672:	f001 fe55 	bl	8003320 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001676:	a90d      	add	r1, sp, #52	; 0x34
 8001678:	4878      	ldr	r0, [pc, #480]	; (800185c <main+0x2d4>)
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PE7 PE8 PE10 PE11 
                           PE12 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11 
 800167a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001686:	f001 fe4b 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800168a:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; //
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800168e:	a90d      	add	r1, sp, #52	; 0x34
 8001690:	4872      	ldr	r0, [pc, #456]	; (800185c <main+0x2d4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001692:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001694:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|GPIO_PIN_0|GPIO_PIN_15;
 8001698:	f24c 0a81 	movw	sl, #49281	; 0xc081
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; //
 800169c:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800169e:	f001 fe3f 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016a2:	a90d      	add	r1, sp, #52	; 0x34
 80016a4:	486d      	ldr	r0, [pc, #436]	; (800185c <main+0x2d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; //
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016a6:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016aa:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ae:	f001 fe37 	bl	8003320 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80016b2:	a90d      	add	r1, sp, #52	; 0x34
 80016b4:	486a      	ldr	r0, [pc, #424]	; (8001860 <main+0x2d8>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80016b6:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80016ba:	f04f 0940 	mov.w	r9, #64	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016be:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c0:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016c2:	9711      	str	r7, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80016c6:	f001 fe2b 	bl	8003320 <HAL_GPIO_Init>
  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|GPIO_PIN_0|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ca:	a90d      	add	r1, sp, #52	; 0x34
 80016cc:	4864      	ldr	r0, [pc, #400]	; (8001860 <main+0x2d8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|GPIO_PIN_0|GPIO_PIN_15;
 80016ce:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016da:	f001 fe21 	bl	8003320 <HAL_GPIO_Init>
  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016de:	a90d      	add	r1, sp, #52	; 0x34
 80016e0:	4860      	ldr	r0, [pc, #384]	; (8001864 <main+0x2dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80016e2:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e6:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ec:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f001 fe17 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80016f2:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016f4:	a90d      	add	r1, sp, #52	; 0x34
 80016f6:	485b      	ldr	r0, [pc, #364]	; (8001864 <main+0x2dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80016f8:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016fa:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f001 fe0f 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001702:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	a90d      	add	r1, sp, #52	; 0x34
 8001708:	4853      	ldr	r0, [pc, #332]	; (8001858 <main+0x2d0>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800170a:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800170c:	230a      	movs	r3, #10
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170e:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001710:	9610      	str	r6, [sp, #64]	; 0x40
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001712:	9311      	str	r3, [sp, #68]	; 0x44
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f001 fe03 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800171a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800171e:	a90d      	add	r1, sp, #52	; 0x34
 8001720:	4850      	ldr	r0, [pc, #320]	; (8001864 <main+0x2dc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001722:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001726:	9610      	str	r6, [sp, #64]	; 0x40
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 9999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim3);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001728:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800172c:	9711      	str	r7, [sp, #68]	; 0x44

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 10800;
 800172e:	f642 2730 	movw	r7, #10800	; 0x2a30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001734:	f001 fdf4 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11 
 8001738:	4622      	mov	r2, r4
 800173a:	4659      	mov	r1, fp
 800173c:	4847      	ldr	r0, [pc, #284]	; (800185c <main+0x2d4>)
 800173e:	f001 fedf 	bl	8003500 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin|GPIO_PIN_0|GPIO_PIN_15, GPIO_PIN_RESET);
 8001742:	4622      	mov	r2, r4
 8001744:	4651      	mov	r1, sl
 8001746:	4846      	ldr	r0, [pc, #280]	; (8001860 <main+0x2d8>)
 8001748:	f001 feda 	bl	8003500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800174c:	4622      	mov	r2, r4
 800174e:	4649      	mov	r1, r9
 8001750:	4844      	ldr	r0, [pc, #272]	; (8001864 <main+0x2dc>)
 8001752:	f001 fed5 	bl	8003500 <HAL_GPIO_WritePin>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001756:	4622      	mov	r2, r4
 8001758:	4621      	mov	r1, r4
 800175a:	2017      	movs	r0, #23
 800175c:	f001 fef6 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001760:	2017      	movs	r0, #23
 8001762:	f001 ff2b 	bl	80035bc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001766:	4622      	mov	r2, r4
 8001768:	4621      	mov	r1, r4
 800176a:	2028      	movs	r0, #40	; 0x28
 800176c:	f001 feee 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001770:	2028      	movs	r0, #40	; 0x28
 8001772:	f001 ff23 	bl	80035bc <HAL_NVIC_EnableIRQ>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8001776:	4d3c      	ldr	r5, [pc, #240]	; (8001868 <main+0x2e0>)
  htim3.Init.Prescaler = 10800;
 8001778:	4b3c      	ldr	r3, [pc, #240]	; (800186c <main+0x2e4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 9999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim3);
 800177a:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 10800;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 9999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177e:	612c      	str	r4, [r5, #16]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 10800;
 8001780:	e885 0088 	stmia.w	r5, {r3, r7}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 9999;
 8001784:	f242 730f 	movw	r3, #9999	; 0x270f
 8001788:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim3);
 800178a:	f000 fe07 	bl	800239c <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800178e:	a90d      	add	r1, sp, #52	; 0x34
 8001790:	4628      	mov	r0, r5
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 9999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim3);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001792:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8001794:	f000 fe22 	bl	80023dc <HAL_TIM_ConfigClockSource>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8001798:	a90a      	add	r1, sp, #40	; 0x28
 800179a:	4628      	mov	r0, r5
  HAL_TIM_Base_Init(&htim3);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179c:	940a      	str	r4, [sp, #40]	; 0x28
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 800179e:	4d34      	ldr	r5, [pc, #208]	; (8001870 <main+0x2e8>)

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a0:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 80017a2:	f000 fc8d 	bl	80020c0 <HAL_TIMEx_MasterConfigSynchronization>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 80017a6:	4b33      	ldr	r3, [pc, #204]	; (8001874 <main+0x2ec>)
  htim4.Init.Prescaler = 10800;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 4999;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim4);
 80017a8:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 10800;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017aa:	60ac      	str	r4, [r5, #8]
  htim4.Init.Period = 4999;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ac:	612c      	str	r4, [r5, #16]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 10800;
 80017ae:	e885 0088 	stmia.w	r5, {r3, r7}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 4999;
 80017b2:	f241 3387 	movw	r3, #4999	; 0x1387
 80017b6:	60eb      	str	r3, [r5, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim4);
 80017b8:	f000 fdf0 	bl	800239c <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 80017bc:	a90d      	add	r1, sp, #52	; 0x34
 80017be:	4628      	mov	r0, r5
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 4999;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim4);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017c0:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 80017c2:	f000 fe0b 	bl	80023dc <HAL_TIM_ConfigClockSource>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 80017c6:	a90a      	add	r1, sp, #40	; 0x28
 80017c8:	4628      	mov	r0, r5
  HAL_TIM_Base_Init(&htim4);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ca:	940a      	str	r4, [sp, #40]	; 0x28
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
 80017cc:	4d2a      	ldr	r5, [pc, #168]	; (8001878 <main+0x2f0>)

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ce:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 80017d0:	f000 fc76 	bl	80020c0 <HAL_TIMEx_MasterConfigSynchronization>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
 80017d4:	4b29      	ldr	r3, [pc, #164]	; (800187c <main+0x2f4>)
  htim5.Init.Prescaler = 10800;
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 2499;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim5);
 80017d6:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
  htim5.Init.Prescaler = 10800;
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d8:	60ac      	str	r4, [r5, #8]
  htim5.Init.Period = 2499;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017da:	612c      	str	r4, [r5, #16]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
  htim5.Init.Prescaler = 10800;
 80017dc:	e885 0088 	stmia.w	r5, {r3, r7}
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 2499;
 80017e0:	f640 13c3 	movw	r3, #2499	; 0x9c3
 80017e4:	60eb      	str	r3, [r5, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim5);
 80017e6:	f000 fdd9 	bl	800239c <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig);
 80017ea:	a90d      	add	r1, sp, #52	; 0x34
 80017ec:	4628      	mov	r0, r5
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 2499;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  HAL_TIM_Base_Init(&htim5);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ee:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig);
 80017f0:	f000 fdf4 	bl	80023dc <HAL_TIM_ConfigClockSource>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig);
 80017f4:	a90a      	add	r1, sp, #40	; 0x28
 80017f6:	4628      	mov	r0, r5
/* UART5 init function */
void MX_UART5_Init(void)
{

  huart5.Instance = UART5;
  huart5.Init.BaudRate = 115200;
 80017f8:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
  huart5.Init.StopBits = UART_STOPBITS_1;
  huart5.Init.Parity = UART_PARITY_NONE;
  huart5.Init.Mode = UART_MODE_TX_RX;
 80017fc:	250c      	movs	r5, #12
  HAL_TIM_Base_Init(&htim5);

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig);

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017fe:	940a      	str	r4, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001800:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig);
 8001802:	f000 fc5d 	bl	80020c0 <HAL_TIMEx_MasterConfigSynchronization>

/* UART5 init function */
void MX_UART5_Init(void)
{

  huart5.Instance = UART5;
 8001806:	481e      	ldr	r0, [pc, #120]	; (8001880 <main+0x2f8>)
  huart5.Init.BaudRate = 115200;
 8001808:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <main+0x2fc>)
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800180a:	6084      	str	r4, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800180c:	60c4      	str	r4, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800180e:	6104      	str	r4, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001810:	6145      	str	r5, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001812:	6184      	str	r4, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001814:	61c4      	str	r4, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001816:	6204      	str	r4, [r0, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001818:	6244      	str	r4, [r0, #36]	; 0x24
/* UART5 init function */
void MX_UART5_Init(void)
{

  huart5.Instance = UART5;
  huart5.Init.BaudRate = 115200;
 800181a:	e880 0048 	stmia.w	r0, {r3, r6}
  huart5.Init.Mode = UART_MODE_TX_RX;
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  HAL_UART_Init(&huart5);
 800181e:	f000 fc1c 	bl	800205a <HAL_UART_Init>

/* USART3 init function */
void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 8001822:	4819      	ldr	r0, [pc, #100]	; (8001888 <main+0x300>)
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <main+0x304>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001826:	6084      	str	r4, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001828:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800182a:	6104      	str	r4, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800182c:	6145      	str	r5, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001830:	61c4      	str	r4, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001832:	6204      	str	r4, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001834:	6244      	str	r4, [r0, #36]	; 0x24
/* USART3 init function */
void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 115200;
 8001836:	e880 0048 	stmia.w	r0, {r3, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  HAL_UART_Init(&huart3);
 800183a:	f000 fc0e 	bl	800205a <HAL_UART_Init>
  MX_TIM5_Init();
  MX_UART5_Init();
  MX_USART3_UART_Init();

  /* USER CODE BEGIN 2 */
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 800183e:	480a      	ldr	r0, [pc, #40]	; (8001868 <main+0x2e0>)
 8001840:	f000 fc89 	bl	8002156 <HAL_TIM_Base_Start_IT>
 8001844:	2800      	cmp	r0, #0
 8001846:	d1fa      	bne.n	800183e <main+0x2b6>
	while(HAL_TIM_Base_Start_IT(&htim4)!=HAL_OK);
 8001848:	4809      	ldr	r0, [pc, #36]	; (8001870 <main+0x2e8>)
 800184a:	f000 fc84 	bl	8002156 <HAL_TIM_Base_Start_IT>
 800184e:	e021      	b.n	8001894 <main+0x30c>
 8001850:	40023800 	.word	0x40023800
 8001854:	40020800 	.word	0x40020800
 8001858:	40020000 	.word	0x40020000
 800185c:	40021000 	.word	0x40021000
 8001860:	40020400 	.word	0x40020400
 8001864:	40021800 	.word	0x40021800
 8001868:	200006b4 	.word	0x200006b4
 800186c:	40000400 	.word	0x40000400
 8001870:	200005b4 	.word	0x200005b4
 8001874:	40000800 	.word	0x40000800
 8001878:	20000678 	.word	0x20000678
 800187c:	40000c00 	.word	0x40000c00
 8001880:	200006f4 	.word	0x200006f4
 8001884:	40005000 	.word	0x40005000
 8001888:	200005fc 	.word	0x200005fc
 800188c:	40004800 	.word	0x40004800
 8001890:	10110000 	.word	0x10110000
 8001894:	2800      	cmp	r0, #0
 8001896:	d1d7      	bne.n	8001848 <main+0x2c0>
	while(HAL_TIM_Base_Start_IT(&htim5)!=HAL_OK);
 8001898:	4828      	ldr	r0, [pc, #160]	; (800193c <main+0x3b4>)
 800189a:	f000 fc5c 	bl	8002156 <HAL_TIM_Base_Start_IT>
 800189e:	2800      	cmp	r0, #0
 80018a0:	d1fa      	bne.n	8001898 <main+0x310>

	while(HAL_UART_Receive_IT(&huart3, Rx_Data3, 1)!=HAL_OK);
 80018a2:	2201      	movs	r2, #1
 80018a4:	4926      	ldr	r1, [pc, #152]	; (8001940 <main+0x3b8>)
 80018a6:	4827      	ldr	r0, [pc, #156]	; (8001944 <main+0x3bc>)
 80018a8:	f000 f85c 	bl	8001964 <HAL_UART_Receive_IT>
 80018ac:	2800      	cmp	r0, #0
 80018ae:	d1f8      	bne.n	80018a2 <main+0x31a>
	while(HAL_UART_Receive_IT(&huart5, Rx_Data5, 1)!=HAL_OK);
 80018b0:	2201      	movs	r2, #1
 80018b2:	4925      	ldr	r1, [pc, #148]	; (8001948 <main+0x3c0>)
 80018b4:	4825      	ldr	r0, [pc, #148]	; (800194c <main+0x3c4>)
 80018b6:	f000 f855 	bl	8001964 <HAL_UART_Receive_IT>
 80018ba:	4604      	mov	r4, r0
 80018bc:	2800      	cmp	r0, #0
 80018be:	d1f7      	bne.n	80018b0 <main+0x328>

	HAL_UART_Transmit(&huart3, (uint8_t *)"Test Program\r\n",14 ,1000);
 80018c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c4:	220e      	movs	r2, #14
 80018c6:	4922      	ldr	r1, [pc, #136]	; (8001950 <main+0x3c8>)
 80018c8:	481e      	ldr	r0, [pc, #120]	; (8001944 <main+0x3bc>)
 80018ca:	f000 f8e1 	bl	8001a90 <HAL_UART_Transmit>

	TLCD_Init(GPIO_PIN_7,GPIO_PIN_8,GPIO_PIN_10,GPIO_PIN_12,GPIO_PIN_14,GPIO_PIN_15);
 80018ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018da:	2080      	movs	r0, #128	; 0x80
 80018dc:	e88d 000c 	stmia.w	sp, {r2, r3}
 80018e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018e8:	f7ff fb80 	bl	8000fec <TLCD_Init>
	//           1234567890123456
	TLCD_Puts(1,"* Cortex-M7");
 80018ec:	4919      	ldr	r1, [pc, #100]	; (8001954 <main+0x3cc>)
 80018ee:	2001      	movs	r0, #1
 80018f0:	f7ff fbe9 	bl	80010c6 <TLCD_Puts>
	TLCD_Puts(2,"* Cortex-M7");
 80018f4:	2002      	movs	r0, #2
 80018f6:	4917      	ldr	r1, [pc, #92]	; (8001954 <main+0x3cc>)
 80018f8:	f7ff fbe5 	bl	80010c6 <TLCD_Puts>
	HAL_Delay(3000000);
 80018fc:	4816      	ldr	r0, [pc, #88]	; (8001958 <main+0x3d0>)
 80018fe:	f001 febb 	bl	8003678 <HAL_Delay>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  sprintf(lcd_data,"Data = %05d",u);
 8001902:	4622      	mov	r2, r4
 8001904:	4915      	ldr	r1, [pc, #84]	; (800195c <main+0x3d4>)
 8001906:	a80d      	add	r0, sp, #52	; 0x34
 8001908:	f001 ff3a 	bl	8003780 <sprintf>
		TLCD_Puts(1,lcd_data);
 800190c:	a90d      	add	r1, sp, #52	; 0x34
 800190e:	2001      	movs	r0, #1
 8001910:	f7ff fbd9 	bl	80010c6 <TLCD_Puts>
	  sprintf(lcd_data,"Code = %05d",u);
 8001914:	4622      	mov	r2, r4
 8001916:	4912      	ldr	r1, [pc, #72]	; (8001960 <main+0x3d8>)
 8001918:	a80d      	add	r0, sp, #52	; 0x34
		TLCD_Puts(2,lcd_data);
		u++;
 800191a:	3401      	adds	r4, #1
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  sprintf(lcd_data,"Data = %05d",u);
		TLCD_Puts(1,lcd_data);
	  sprintf(lcd_data,"Code = %05d",u);
 800191c:	f001 ff30 	bl	8003780 <sprintf>
		TLCD_Puts(2,lcd_data);
 8001920:	a90d      	add	r1, sp, #52	; 0x34
 8001922:	2002      	movs	r0, #2
 8001924:	f7ff fbcf 	bl	80010c6 <TLCD_Puts>
		u++;
	  if(u>9999) u=0;
 8001928:	f242 730f 	movw	r3, #9999	; 0x270f
  /* USER CODE BEGIN 3 */
	  sprintf(lcd_data,"Data = %05d",u);
		TLCD_Puts(1,lcd_data);
	  sprintf(lcd_data,"Code = %05d",u);
		TLCD_Puts(2,lcd_data);
		u++;
 800192c:	b2a4      	uxth	r4, r4
	  if(u>9999) u=0;
 800192e:	429c      	cmp	r4, r3
 8001930:	bf88      	it	hi
 8001932:	2400      	movhi	r4, #0
	  MathDelay();
 8001934:	f7ff fd04 	bl	8001340 <MathDelay>
	  //HAL_Delay(100000);
  }
 8001938:	e7e3      	b.n	8001902 <main+0x37a>
 800193a:	bf00      	nop
 800193c:	20000678 	.word	0x20000678
 8001940:	20000767 	.word	0x20000767
 8001944:	200005fc 	.word	0x200005fc
 8001948:	2000076c 	.word	0x2000076c
 800194c:	200006f4 	.word	0x200006f4
 8001950:	08006553 	.word	0x08006553
 8001954:	08006562 	.word	0x08006562
 8001958:	002dc6c0 	.word	0x002dc6c0
 800195c:	0800656e 	.word	0x0800656e
 8001960:	0800657a 	.word	0x0800657a

08001964 <HAL_UART_Receive_IT>:
  * @param Size: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_TX))
 8001964:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001968:	2b01      	cmp	r3, #1
 800196a:	d003      	beq.n	8001974 <HAL_UART_Receive_IT+0x10>
 800196c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001970:	2b12      	cmp	r3, #18
 8001972:	d146      	bne.n	8001a02 <HAL_UART_Receive_IT+0x9e>
  {
    if((pData == NULL ) || (Size == 0)) 
 8001974:	2900      	cmp	r1, #0
 8001976:	d042      	beq.n	80019fe <HAL_UART_Receive_IT+0x9a>
 8001978:	2a00      	cmp	r2, #0
 800197a:	d040      	beq.n	80019fe <HAL_UART_Receive_IT+0x9a>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800197c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001980:	2b01      	cmp	r3, #1
 8001982:	d03e      	beq.n	8001a02 <HAL_UART_Receive_IT+0x9e>
 8001984:	2301      	movs	r3, #1

    huart->pRxBuffPtr = pData;
 8001986:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8001988:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800198c:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001990:	6883      	ldr	r3, [r0, #8]
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
 8001992:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800199a:	d104      	bne.n	80019a6 <HAL_UART_Receive_IT+0x42>
 800199c:	6903      	ldr	r3, [r0, #16]
 800199e:	b92b      	cbnz	r3, 80019ac <HAL_UART_Receive_IT+0x48>
 80019a0:	f240 13ff 	movw	r3, #511	; 0x1ff
 80019a4:	e00d      	b.n	80019c2 <HAL_UART_Receive_IT+0x5e>
 80019a6:	b92b      	cbnz	r3, 80019b4 <HAL_UART_Receive_IT+0x50>
 80019a8:	6903      	ldr	r3, [r0, #16]
 80019aa:	b90b      	cbnz	r3, 80019b0 <HAL_UART_Receive_IT+0x4c>
 80019ac:	23ff      	movs	r3, #255	; 0xff
 80019ae:	e008      	b.n	80019c2 <HAL_UART_Receive_IT+0x5e>
 80019b0:	237f      	movs	r3, #127	; 0x7f
 80019b2:	e006      	b.n	80019c2 <HAL_UART_Receive_IT+0x5e>
 80019b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019b8:	d105      	bne.n	80019c6 <HAL_UART_Receive_IT+0x62>
 80019ba:	6903      	ldr	r3, [r0, #16]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f7      	beq.n	80019b0 <HAL_UART_Receive_IT+0x4c>
 80019c0:	233f      	movs	r3, #63	; 0x3f
 80019c2:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019c6:	2300      	movs	r3, #0
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
    }

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80019c8:	6802      	ldr	r2, [r0, #0]
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019ca:	66c3      	str	r3, [r0, #108]	; 0x6c
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX) 
 80019cc:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80019d0:	2b12      	cmp	r3, #18
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80019d2:	bf0c      	ite	eq
 80019d4:	2332      	moveq	r3, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 80019d6:	2322      	movne	r3, #34	; 0x22
 80019d8:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    }

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80019dc:	6813      	ldr	r3, [r2, #0]
 80019de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e2:	6013      	str	r3, [r2, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80019e4:	6893      	ldr	r3, [r2, #8]
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6093      	str	r3, [r2, #8]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80019ec:	2300      	movs	r3, #0

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80019ee:	6811      	ldr	r1, [r2, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80019f0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);

    return HAL_OK;
 80019f4:	4618      	mov	r0, r3

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80019f6:	f041 0120 	orr.w	r1, r1, #32
 80019fa:	6011      	str	r1, [r2, #0]

    return HAL_OK;
 80019fc:	4770      	bx	lr
{
  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_TX))
  {
    if((pData == NULL ) || (Size == 0)) 
    {
      return HAL_ERROR;
 80019fe:	2001      	movs	r0, #1
 8001a00:	4770      	bx	lr

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 8001a02:	2002      	movs	r0, #2
  }
}
 8001a04:	4770      	bx	lr

08001a06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8001a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a0a:	4690      	mov	r8, r2
 8001a0c:	4604      	mov	r4, r0
 8001a0e:	460e      	mov	r6, r1
 8001a10:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8001a12:	f001 fe2b 	bl	800366c <HAL_GetTick>
 8001a16:	4607      	mov	r7, r0
  
  /* Wait until flag is set */
  if(Status == RESET)
 8001a18:	f1b8 0f00 	cmp.w	r8, #0
 8001a1c:	d136      	bne.n	8001a8c <UART_WaitOnFlagUntilTimeout+0x86>
  {    
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8001a1e:	6822      	ldr	r2, [r4, #0]
 8001a20:	69d3      	ldr	r3, [r2, #28]
 8001a22:	ea36 0303 	bics.w	r3, r6, r3
 8001a26:	d00e      	beq.n	8001a46 <UART_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001a28:	1c69      	adds	r1, r5, #1
 8001a2a:	d0f9      	beq.n	8001a20 <UART_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0)||((HAL_GetTick()-tickstart) >=  Timeout))
 8001a2c:	b17d      	cbz	r5, 8001a4e <UART_WaitOnFlagUntilTimeout+0x48>
 8001a2e:	f001 fe1d 	bl	800366c <HAL_GetTick>
 8001a32:	1bc0      	subs	r0, r0, r7
 8001a34:	4285      	cmp	r5, r0
 8001a36:	d8f2      	bhi.n	8001a1e <UART_WaitOnFlagUntilTimeout+0x18>
 8001a38:	e009      	b.n	8001a4e <UART_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001a3a:	1c6b      	adds	r3, r5, #1
 8001a3c:	d106      	bne.n	8001a4c <UART_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8001a3e:	69d3      	ldr	r3, [r2, #28]
 8001a40:	ea36 0303 	bics.w	r3, r6, r3
 8001a44:	d0f9      	beq.n	8001a3a <UART_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;      
 8001a46:	2000      	movs	r0, #0
 8001a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick()-tickstart) >=  Timeout))
 8001a4c:	b9cd      	cbnz	r5, 8001a82 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a4e:	6823      	ldr	r3, [r4, #0]
          huart->State= HAL_UART_STATE_READY;
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
          
          return HAL_TIMEOUT;
 8001a50:	2003      	movs	r0, #3
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick()-tickstart) >=  Timeout))
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a58:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	f022 0220 	bic.w	r2, r2, #32
 8001a60:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a68:	601a      	str	r2, [r3, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	f022 0201 	bic.w	r2, r2, #1
 8001a70:	609a      	str	r2, [r3, #8]
          
          huart->State= HAL_UART_STATE_READY;
 8001a72:	2301      	movs	r3, #1
 8001a74:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
          
          return HAL_TIMEOUT;
 8001a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick()-tickstart) >=  Timeout))
 8001a82:	f001 fdf3 	bl	800366c <HAL_GetTick>
 8001a86:	1bc0      	subs	r0, r0, r7
 8001a88:	4285      	cmp	r5, r0
 8001a8a:	d9e0      	bls.n	8001a4e <UART_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8001a8c:	6822      	ldr	r2, [r4, #0]
 8001a8e:	e7d6      	b.n	8001a3e <UART_WaitOnFlagUntilTimeout+0x38>

08001a90 <HAL_UART_Transmit>:
  * @param Size: amount of data to be sent
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a90:	b570      	push	{r4, r5, r6, lr}
 8001a92:	461e      	mov	r6, r3
   uint16_t* tmp;

  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_RX))
 8001a94:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
  * @param Size: amount of data to be sent
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a98:	4604      	mov	r4, r0
 8001a9a:	460d      	mov	r5, r1
   uint16_t* tmp;

  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_RX))
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d003      	beq.n	8001aa8 <HAL_UART_Transmit+0x18>
 8001aa0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001aa4:	2b22      	cmp	r3, #34	; 0x22
 8001aa6:	d14d      	bne.n	8001b44 <HAL_UART_Transmit+0xb4>
  {
    if((pData == NULL ) || (Size == 0))
 8001aa8:	2d00      	cmp	r5, #0
 8001aaa:	d049      	beq.n	8001b40 <HAL_UART_Transmit+0xb0>
 8001aac:	2a00      	cmp	r2, #0
 8001aae:	d047      	beq.n	8001b40 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ab0:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d045      	beq.n	8001b44 <HAL_UART_Transmit+0xb4>
 8001ab8:	2301      	movs	r3, #1
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
    }

    huart->TxXferSize = Size;
 8001aba:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8001abe:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ac2:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	66e3      	str	r3, [r4, #108]	; 0x6c
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001aca:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001ace:	2b22      	cmp	r3, #34	; 0x22
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8001ad0:	bf0c      	ite	eq
 8001ad2:	2332      	moveq	r3, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 8001ad4:	2312      	movne	r3, #18
 8001ad6:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    }

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
 8001ada:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001ade:	b1e2      	cbz	r2, 8001b1a <HAL_UART_Transmit+0x8a>
    {
      huart->TxXferCount--;
 8001ae0:	3a01      	subs	r2, #1
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)  
 8001ae2:	4633      	mov	r3, r6
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	4620      	mov	r0, r4

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8001ae8:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)  
 8001aec:	2200      	movs	r2, #0
 8001aee:	f7ff ff8a 	bl	8001a06 <UART_WaitOnFlagUntilTimeout>
 8001af2:	b108      	cbz	r0, 8001af8 <HAL_UART_Transmit+0x68>
        { 
          return HAL_TIMEOUT;
 8001af4:	2003      	movs	r0, #3
 8001af6:	bd70      	pop	{r4, r5, r6, pc}
        }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001af8:	68a3      	ldr	r3, [r4, #8]
 8001afa:	6822      	ldr	r2, [r4, #0]
 8001afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b00:	d107      	bne.n	8001b12 <HAL_UART_Transmit+0x82>
 8001b02:	6923      	ldr	r3, [r4, #16]
 8001b04:	b92b      	cbnz	r3, 8001b12 <HAL_UART_Transmit+0x82>
      {
        tmp = (uint16_t*) pData;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 8001b06:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b0e:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8001b10:	e7e3      	b.n	8001ada <HAL_UART_Transmit+0x4a>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFF);
 8001b12:	782b      	ldrb	r3, [r5, #0]
 8001b14:	3501      	adds	r5, #1
 8001b16:	6293      	str	r3, [r2, #40]	; 0x28
 8001b18:	e7df      	b.n	8001ada <HAL_UART_Transmit+0x4a>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)  
 8001b1a:	4633      	mov	r3, r6
 8001b1c:	2140      	movs	r1, #64	; 0x40
 8001b1e:	4620      	mov	r0, r4
 8001b20:	f7ff ff71 	bl	8001a06 <UART_WaitOnFlagUntilTimeout>
 8001b24:	2800      	cmp	r0, #0
 8001b26:	d1e5      	bne.n	8001af4 <HAL_UART_Transmit+0x64>
    { 
      return HAL_TIMEOUT;
    }
    /* Check if a non-blocking receive Process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001b28:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001b2c:	2b32      	cmp	r3, #50	; 0x32
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 8001b2e:	bf0c      	ite	eq
 8001b30:	2322      	moveq	r3, #34	; 0x22
    }
    else
    {
      huart->State = HAL_UART_STATE_READY;
 8001b32:	2301      	movne	r3, #1
 8001b34:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    return HAL_OK;
 8001b3e:	bd70      	pop	{r4, r5, r6, pc}

  if((huart->State == HAL_UART_STATE_READY) || (huart->State == HAL_UART_STATE_BUSY_RX))
  {
    if((pData == NULL ) || (Size == 0))
    {
      return  HAL_ERROR;
 8001b40:	2001      	movs	r0, #1
 8001b42:	bd70      	pop	{r4, r5, r6, pc}

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001b44:	2002      	movs	r0, #2
  }
}
 8001b46:	bd70      	pop	{r4, r5, r6, pc}

08001b48 <HAL_UART_TxCpltCallback>:
 8001b48:	4770      	bx	lr

08001b4a <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart: uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001b4a:	4770      	bx	lr

08001b4c <HAL_UART_IRQHandler>:
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  /* UART parity error interrupt occurred -------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_PE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE) != RESET))
 8001b4c:	6803      	ldr	r3, [r0, #0]
 8001b4e:	69da      	ldr	r2, [r3, #28]
 8001b50:	07d1      	lsls	r1, r2, #31
  * @brief This function handles UART interrupt request.
  * @param huart: uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001b52:	b510      	push	{r4, lr}
 8001b54:	4604      	mov	r4, r0
  /* UART parity error interrupt occurred -------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_PE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE) != RESET))
 8001b56:	d509      	bpl.n	8001b6c <HAL_UART_IRQHandler+0x20>
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	05d2      	lsls	r2, r2, #23
 8001b5c:	d506      	bpl.n	8001b6c <HAL_UART_IRQHandler+0x20>
  { 
		__HAL_UART_CLEAR_PEFLAG(huart);
 8001b5e:	2101      	movs	r1, #1
 8001b60:	6219      	str	r1, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b62:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001b64:	430a      	orrs	r2, r1
 8001b66:	66c2      	str	r2, [r0, #108]	; 0x6c
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8001b68:	f880 1069 	strb.w	r1, [r0, #105]	; 0x69
  }
  
  /* UART frame error interrupt occurred --------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_FE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 8001b6c:	69da      	ldr	r2, [r3, #28]
 8001b6e:	0790      	lsls	r0, r2, #30
 8001b70:	d50b      	bpl.n	8001b8a <HAL_UART_IRQHandler+0x3e>
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	07d1      	lsls	r1, r2, #31
 8001b76:	d508      	bpl.n	8001b8a <HAL_UART_IRQHandler+0x3e>
  { 
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001b78:	2202      	movs	r2, #2
 8001b7a:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001b7c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001b7e:	f042 0204 	orr.w	r2, r2, #4
 8001b82:	66e2      	str	r2, [r4, #108]	; 0x6c
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8001b84:	2201      	movs	r2, #1
 8001b86:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  }
  
  /* UART noise error interrupt occurred --------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_NE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 8001b8a:	69da      	ldr	r2, [r3, #28]
 8001b8c:	0752      	lsls	r2, r2, #29
 8001b8e:	d50b      	bpl.n	8001ba8 <HAL_UART_IRQHandler+0x5c>
 8001b90:	689a      	ldr	r2, [r3, #8]
 8001b92:	07d0      	lsls	r0, r2, #31
 8001b94:	d508      	bpl.n	8001ba8 <HAL_UART_IRQHandler+0x5c>
  { 
    __HAL_UART_CLEAR_NEFLAG(huart);
 8001b96:	2204      	movs	r2, #4
 8001b98:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b9a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001b9c:	f042 0202 	orr.w	r2, r2, #2
 8001ba0:	66e2      	str	r2, [r4, #108]	; 0x6c
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  }
  
  /* UART Over-Run interrupt occurred -----------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_ORE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR) != RESET))
 8001ba8:	69da      	ldr	r2, [r3, #28]
 8001baa:	0711      	lsls	r1, r2, #28
 8001bac:	d50a      	bpl.n	8001bc4 <HAL_UART_IRQHandler+0x78>
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	07d2      	lsls	r2, r2, #31
 8001bb2:	d507      	bpl.n	8001bc4 <HAL_UART_IRQHandler+0x78>
  { 
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001bb4:	2208      	movs	r2, #8
 8001bb6:	621a      	str	r2, [r3, #32]

    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001bb8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	66e3      	str	r3, [r4, #108]	; 0x6c
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  }

   /* Call UART Error Call back function if need be --------------------------*/
  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001bc4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001bc6:	b113      	cbz	r3, 8001bce <HAL_UART_IRQHandler+0x82>
  {
    HAL_UART_ErrorCallback(huart);
 8001bc8:	4620      	mov	r0, r4
 8001bca:	f7ff ffbe 	bl	8001b4a <HAL_UART_ErrorCallback>
  }

  /* UART in mode Receiver ---------------------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_RXNE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE) != RESET))
 8001bce:	6821      	ldr	r1, [r4, #0]
 8001bd0:	69cb      	ldr	r3, [r1, #28]
 8001bd2:	0698      	lsls	r0, r3, #26
 8001bd4:	d543      	bpl.n	8001c5e <HAL_UART_IRQHandler+0x112>
 8001bd6:	680b      	ldr	r3, [r1, #0]
 8001bd8:	069a      	lsls	r2, r3, #26
 8001bda:	d540      	bpl.n	8001c5e <HAL_UART_IRQHandler+0x112>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;

  if((huart->State == HAL_UART_STATE_BUSY_RX) || (huart->State == HAL_UART_STATE_BUSY_TX_RX))
 8001bdc:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001be0:	2b22      	cmp	r3, #34	; 0x22
 8001be2:	d003      	beq.n	8001bec <HAL_UART_IRQHandler+0xa0>
 8001be4:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001be8:	2b32      	cmp	r3, #50	; 0x32
 8001bea:	d133      	bne.n	8001c54 <HAL_UART_IRQHandler+0x108>
  {
    
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bec:	68a3      	ldr	r3, [r4, #8]
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 8001bee:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c

  if((huart->State == HAL_UART_STATE_BUSY_RX) || (huart->State == HAL_UART_STATE_BUSY_TX_RX))
  {
    
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bf6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bf8:	d107      	bne.n	8001c0a <HAL_UART_IRQHandler+0xbe>
 8001bfa:	6920      	ldr	r0, [r4, #16]
 8001bfc:	b928      	cbnz	r0, 8001c0a <HAL_UART_IRQHandler+0xbe>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001bfe:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001c00:	400a      	ands	r2, r1
 8001c02:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2;
 8001c06:	6563      	str	r3, [r4, #84]	; 0x54
 8001c08:	e004      	b.n	8001c14 <HAL_UART_IRQHandler+0xc8>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask); 
 8001c0a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001c0c:	1c58      	adds	r0, r3, #1
 8001c0e:	400a      	ands	r2, r1
 8001c10:	6560      	str	r0, [r4, #84]	; 0x54
 8001c12:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 8001c14:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 8001c20:	b9c3      	cbnz	r3, 8001c54 <HAL_UART_IRQHandler+0x108>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001c22:	6823      	ldr	r3, [r4, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	f022 0220 	bic.w	r2, r2, #32
 8001c2a:	601a      	str	r2, [r3, #0]

      /* Check if a transmit Process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001c2c:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 8001c30:	2a32      	cmp	r2, #50	; 0x32
 8001c32:	d101      	bne.n	8001c38 <HAL_UART_IRQHandler+0xec>
      {
        huart->State = HAL_UART_STATE_BUSY_TX;
 8001c34:	2312      	movs	r3, #18
 8001c36:	e008      	b.n	8001c4a <HAL_UART_IRQHandler+0xfe>
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c3e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	f022 0201 	bic.w	r2, r2, #1
 8001c46:	609a      	str	r2, [r3, #8]

        huart->State = HAL_UART_STATE_READY;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
      }
      
      HAL_UART_RxCpltCallback(huart);
 8001c4e:	4620      	mov	r0, r4
 8001c50:	f7ff fbd2 	bl	80013f8 <HAL_UART_RxCpltCallback>
  /* UART in mode Receiver ---------------------------------------------------*/
  if((__HAL_UART_GET_IT(huart, UART_IT_RXNE) != RESET) && (__HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE) != RESET))
  { 
    UART_Receive_IT(huart);
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001c54:	6822      	ldr	r2, [r4, #0]
 8001c56:	6993      	ldr	r3, [r2, #24]
 8001c58:	f043 0308 	orr.w	r3, r3, #8
 8001c5c:	6193      	str	r3, [r2, #24]
  }
  

  /* UART in mode Transmitter ------------------------------------------------*/
 if((__HAL_UART_GET_IT(huart, UART_IT_TXE) != RESET) &&(__HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE) != RESET))
 8001c5e:	6822      	ldr	r2, [r4, #0]
 8001c60:	69d3      	ldr	r3, [r2, #28]
 8001c62:	061b      	lsls	r3, r3, #24
 8001c64:	d53a      	bpl.n	8001cdc <HAL_UART_IRQHandler+0x190>
 8001c66:	6813      	ldr	r3, [r2, #0]
 8001c68:	0618      	lsls	r0, r3, #24
 8001c6a:	d537      	bpl.n	8001cdc <HAL_UART_IRQHandler+0x190>
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  if ((huart->State == HAL_UART_STATE_BUSY_TX) || (huart->State == HAL_UART_STATE_BUSY_TX_RX))
 8001c6c:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001c70:	2b12      	cmp	r3, #18
 8001c72:	d003      	beq.n	8001c7c <HAL_UART_IRQHandler+0x130>
 8001c74:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001c78:	2b32      	cmp	r3, #50	; 0x32
 8001c7a:	d12f      	bne.n	8001cdc <HAL_UART_IRQHandler+0x190>
  {

    if(huart->TxXferCount == 0)
 8001c7c:	f8b4 1052 	ldrh.w	r1, [r4, #82]	; 0x52
 8001c80:	b9b9      	cbnz	r1, 8001cb2 <HAL_UART_IRQHandler+0x166>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001c82:	6813      	ldr	r3, [r2, #0]
      {      
        huart->State = HAL_UART_STATE_READY;
      }
      
      /* Wait on TC flag to be able to start a second transfer */
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001c84:	2140      	movs	r1, #64	; 0x40
 8001c86:	4620      	mov	r0, r4
  {

    if(huart->TxXferCount == 0)
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001c88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c8c:	6013      	str	r3, [r2, #0]
      {      
        huart->State = HAL_UART_STATE_READY;
      }
      
      /* Wait on TC flag to be able to start a second transfer */
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001c8e:	2200      	movs	r2, #0
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);

      /* Check if a receive Process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001c90:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001c94:	2b32      	cmp	r3, #50	; 0x32
      {
        huart->State = HAL_UART_STATE_BUSY_RX;
 8001c96:	bf0c      	ite	eq
 8001c98:	2322      	moveq	r3, #34	; 0x22
      }
      else
      {      
        huart->State = HAL_UART_STATE_READY;
 8001c9a:	2301      	movne	r3, #1
 8001c9c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
      }
      
      /* Wait on TC flag to be able to start a second transfer */
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001ca4:	f7ff feaf 	bl	8001a06 <UART_WaitOnFlagUntilTimeout>
 8001ca8:	b9c0      	cbnz	r0, 8001cdc <HAL_UART_IRQHandler+0x190>
      { 
        return HAL_TIMEOUT;
      }

      HAL_UART_TxCpltCallback(huart);
 8001caa:	4620      	mov	r0, r4
 8001cac:	f7ff ff4c 	bl	8001b48 <HAL_UART_TxCpltCallback>
 8001cb0:	e014      	b.n	8001cdc <HAL_UART_IRQHandler+0x190>

      return HAL_OK;
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cb2:	68a3      	ldr	r3, [r4, #8]
 8001cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cb8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001cba:	d108      	bne.n	8001cce <HAL_UART_IRQHandler+0x182>
 8001cbc:	6920      	ldr	r0, [r4, #16]
 8001cbe:	b930      	cbnz	r0, 8001cce <HAL_UART_IRQHandler+0x182>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 8001cc0:	f833 0b02 	ldrh.w	r0, [r3], #2
 8001cc4:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001cc8:	6290      	str	r0, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2;
 8001cca:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001ccc:	e003      	b.n	8001cd6 <HAL_UART_IRQHandler+0x18a>
      } 
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFF);
 8001cce:	1c58      	adds	r0, r3, #1
 8001cd0:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 8001cd6:	3901      	subs	r1, #1
 8001cd8:	f8a4 1052 	strh.w	r1, [r4, #82]	; 0x52
  {
    UART_Transmit_IT(huart);
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
 if((__HAL_UART_GET_IT(huart, UART_IT_TC) != RESET) &&(__HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC) != RESET))
 8001cdc:	6823      	ldr	r3, [r4, #0]
 8001cde:	69da      	ldr	r2, [r3, #28]
 8001ce0:	0651      	lsls	r1, r2, #25
 8001ce2:	d511      	bpl.n	8001d08 <HAL_UART_IRQHandler+0x1bc>
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	0652      	lsls	r2, r2, #25
 8001ce8:	d50e      	bpl.n	8001d08 <HAL_UART_IRQHandler+0x1bc>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001cea:	681a      	ldr	r2, [r3, #0]
  else
  {
    huart->State = HAL_UART_STATE_READY;
  }

  HAL_UART_TxCpltCallback(huart);
 8001cec:	4620      	mov	r0, r4
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001cee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cf2:	601a      	str	r2, [r3, #0]

  /* Check if a receive process is ongoing or not */
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX)
 8001cf4:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8001cf8:	2b32      	cmp	r3, #50	; 0x32
  {
    huart->State = HAL_UART_STATE_BUSY_RX;
 8001cfa:	bf0c      	ite	eq
 8001cfc:	2322      	moveq	r3, #34	; 0x22
  }
  else
  {
    huart->State = HAL_UART_STATE_READY;
 8001cfe:	2301      	movne	r3, #1
 8001d00:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  }

  HAL_UART_TxCpltCallback(huart);
 8001d04:	f7ff ff20 	bl	8001b48 <HAL_UART_TxCpltCallback>
 8001d08:	bd10      	pop	{r4, pc}
	...

08001d0c <UART_SetConfig>:
  * @brief Configure the UART peripheral 
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d0c:	b538      	push	{r3, r4, r5, lr}
 8001d0e:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value 
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d10:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling: 
   *  set the M bits according to huart->Init.WordLength value 
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d12:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d14:	6922      	ldr	r2, [r4, #16]
 8001d16:	68a1      	ldr	r1, [r4, #8]
 8001d18:	6828      	ldr	r0, [r5, #0]
 8001d1a:	4311      	orrs	r1, r2
 8001d1c:	6962      	ldr	r2, [r4, #20]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	ea42 0103 	orr.w	r1, r2, r3
 8001d24:	4a81      	ldr	r2, [pc, #516]	; (8001f2c <UART_SetConfig+0x220>)
 8001d26:	4002      	ands	r2, r0
   * - UART HardWare Flow Control: set CTSE and RTSE bits according 
   *   to huart->Init.HwFlowCtl value 
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001d28:	69a0      	ldr	r0, [r4, #24]
   *  set the M bits according to huart->Init.WordLength value 
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d2e:	686a      	ldr	r2, [r5, #4]
 8001d30:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8001d34:	68e2      	ldr	r2, [r4, #12]
 8001d36:	430a      	orrs	r2, r1
   * - UART HardWare Flow Control: set CTSE and RTSE bits according 
   *   to huart->Init.HwFlowCtl value 
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001d38:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d3a:	606a      	str	r2, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according 
   *   to huart->Init.HwFlowCtl value 
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001d3c:	4301      	orrs	r1, r0
 8001d3e:	68aa      	ldr	r2, [r5, #8]
 8001d40:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8001d44:	430a      	orrs	r2, r1
 8001d46:	60aa      	str	r2, [r5, #8]
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d48:	4a79      	ldr	r2, [pc, #484]	; (8001f30 <UART_SetConfig+0x224>)
 8001d4a:	4295      	cmp	r5, r2
 8001d4c:	d107      	bne.n	8001d5e <UART_SetConfig+0x52>
 8001d4e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8001d52:	4978      	ldr	r1, [pc, #480]	; (8001f34 <UART_SetConfig+0x228>)
 8001d54:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001d58:	f002 0203 	and.w	r2, r2, #3
 8001d5c:	e009      	b.n	8001d72 <UART_SetConfig+0x66>
 8001d5e:	4a76      	ldr	r2, [pc, #472]	; (8001f38 <UART_SetConfig+0x22c>)
 8001d60:	4295      	cmp	r5, r2
 8001d62:	d10b      	bne.n	8001d7c <UART_SetConfig+0x70>
 8001d64:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8001d68:	4974      	ldr	r1, [pc, #464]	; (8001f3c <UART_SetConfig+0x230>)
 8001d6a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001d6e:	f002 020c 	and.w	r2, r2, #12

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d76:	5c8a      	ldrb	r2, [r1, r2]
 8001d78:	d073      	beq.n	8001e62 <UART_SetConfig+0x156>
 8001d7a:	e0af      	b.n	8001edc <UART_SetConfig+0x1d0>
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d7c:	4a70      	ldr	r2, [pc, #448]	; (8001f40 <UART_SetConfig+0x234>)
 8001d7e:	4295      	cmp	r5, r2
 8001d80:	d10d      	bne.n	8001d9e <UART_SetConfig+0x92>
 8001d82:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8001d86:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001d8a:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8001d8e:	2a10      	cmp	r2, #16
 8001d90:	f000 8082 	beq.w	8001e98 <UART_SetConfig+0x18c>
 8001d94:	d95d      	bls.n	8001e52 <UART_SetConfig+0x146>
 8001d96:	2a20      	cmp	r2, #32
 8001d98:	d078      	beq.n	8001e8c <UART_SetConfig+0x180>
 8001d9a:	2a30      	cmp	r2, #48	; 0x30
 8001d9c:	e00e      	b.n	8001dbc <UART_SetConfig+0xb0>
 8001d9e:	4a69      	ldr	r2, [pc, #420]	; (8001f44 <UART_SetConfig+0x238>)
 8001da0:	4295      	cmp	r5, r2
 8001da2:	d10d      	bne.n	8001dc0 <UART_SetConfig+0xb4>
 8001da4:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8001da8:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001dac:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8001db0:	2a40      	cmp	r2, #64	; 0x40
 8001db2:	d071      	beq.n	8001e98 <UART_SetConfig+0x18c>
 8001db4:	d94d      	bls.n	8001e52 <UART_SetConfig+0x146>
 8001db6:	2a80      	cmp	r2, #128	; 0x80
 8001db8:	d068      	beq.n	8001e8c <UART_SetConfig+0x180>
 8001dba:	2ac0      	cmp	r2, #192	; 0xc0
 8001dbc:	d076      	beq.n	8001eac <UART_SetConfig+0x1a0>
 8001dbe:	e080      	b.n	8001ec2 <UART_SetConfig+0x1b6>
 8001dc0:	4a61      	ldr	r2, [pc, #388]	; (8001f48 <UART_SetConfig+0x23c>)
 8001dc2:	4295      	cmp	r5, r2
 8001dc4:	d10f      	bne.n	8001de6 <UART_SetConfig+0xda>
 8001dc6:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8001dca:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001dce:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001dd2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001dd6:	d05f      	beq.n	8001e98 <UART_SetConfig+0x18c>
 8001dd8:	d93b      	bls.n	8001e52 <UART_SetConfig+0x146>
 8001dda:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001dde:	d055      	beq.n	8001e8c <UART_SetConfig+0x180>
 8001de0:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001de4:	e7ea      	b.n	8001dbc <UART_SetConfig+0xb0>
 8001de6:	4a59      	ldr	r2, [pc, #356]	; (8001f4c <UART_SetConfig+0x240>)
 8001de8:	4295      	cmp	r5, r2
 8001dea:	d112      	bne.n	8001e12 <UART_SetConfig+0x106>
 8001dec:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8001df0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001df4:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8001df8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001dfc:	d04c      	beq.n	8001e98 <UART_SetConfig+0x18c>
 8001dfe:	d802      	bhi.n	8001e06 <UART_SetConfig+0xfa>
 8001e00:	2a00      	cmp	r2, #0
 8001e02:	d03d      	beq.n	8001e80 <UART_SetConfig+0x174>
 8001e04:	e05d      	b.n	8001ec2 <UART_SetConfig+0x1b6>
 8001e06:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001e0a:	d03f      	beq.n	8001e8c <UART_SetConfig+0x180>
 8001e0c:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8001e10:	e7d4      	b.n	8001dbc <UART_SetConfig+0xb0>
 8001e12:	4a4f      	ldr	r2, [pc, #316]	; (8001f50 <UART_SetConfig+0x244>)
 8001e14:	4295      	cmp	r5, r2
 8001e16:	d10f      	bne.n	8001e38 <UART_SetConfig+0x12c>
 8001e18:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8001e1c:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001e20:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8001e24:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001e28:	d036      	beq.n	8001e98 <UART_SetConfig+0x18c>
 8001e2a:	d912      	bls.n	8001e52 <UART_SetConfig+0x146>
 8001e2c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001e30:	d02c      	beq.n	8001e8c <UART_SetConfig+0x180>
 8001e32:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8001e36:	e7c1      	b.n	8001dbc <UART_SetConfig+0xb0>
 8001e38:	4a46      	ldr	r2, [pc, #280]	; (8001f54 <UART_SetConfig+0x248>)
 8001e3a:	4295      	cmp	r5, r2
 8001e3c:	d141      	bne.n	8001ec2 <UART_SetConfig+0x1b6>
 8001e3e:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 8001e42:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8001e46:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8001e4a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8001e4e:	d023      	beq.n	8001e98 <UART_SetConfig+0x18c>
 8001e50:	d801      	bhi.n	8001e56 <UART_SetConfig+0x14a>
 8001e52:	b17a      	cbz	r2, 8001e74 <UART_SetConfig+0x168>
 8001e54:	e035      	b.n	8001ec2 <UART_SetConfig+0x1b6>
 8001e56:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001e5a:	d017      	beq.n	8001e8c <UART_SetConfig+0x180>
 8001e5c:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8001e60:	e7ac      	b.n	8001dbc <UART_SetConfig+0xb0>

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  { 
    switch (clocksource)
 8001e62:	2a08      	cmp	r2, #8
 8001e64:	d830      	bhi.n	8001ec8 <UART_SetConfig+0x1bc>
 8001e66:	e8df f002 	tbb	[pc, r2]
 8001e6a:	0e08      	.short	0x0e08
 8001e6c:	2f1a2f14 	.word	0x2f1a2f14
 8001e70:	2f2f      	.short	0x2f2f
 8001e72:	24          	.byte	0x24
 8001e73:	00          	.byte	0x00
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e78:	d139      	bne.n	8001eee <UART_SetConfig+0x1e2>
  { 
    switch (clocksource)
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001e7a:	f001 f9eb 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
 8001e7e:	e010      	b.n	8001ea2 <UART_SetConfig+0x196>
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e84:	d136      	bne.n	8001ef4 <UART_SetConfig+0x1e8>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e86:	f001 f9fb 	bl	8003280 <HAL_RCC_GetPCLK2Freq>
 8001e8a:	e00a      	b.n	8001ea2 <UART_SetConfig+0x196>
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e90:	d133      	bne.n	8001efa <UART_SetConfig+0x1ee>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
 8001e92:	6860      	ldr	r0, [r4, #4]
 8001e94:	4b30      	ldr	r3, [pc, #192]	; (8001f58 <UART_SetConfig+0x24c>)
 8001e96:	e00f      	b.n	8001eb8 <UART_SetConfig+0x1ac>
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e9c:	d133      	bne.n	8001f06 <UART_SetConfig+0x1fa>
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e9e:	f001 f981 	bl	80031a4 <HAL_RCC_GetSysClockFreq>
 8001ea2:	0040      	lsls	r0, r0, #1
 8001ea4:	6863      	ldr	r3, [r4, #4]
 8001ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eaa:	e007      	b.n	8001ebc <UART_SetConfig+0x1b0>
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001eac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001eb0:	d131      	bne.n	8001f16 <UART_SetConfig+0x20a>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate)); 
 8001eb2:	6860      	ldr	r0, [r4, #4]
 8001eb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eb8:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ebc:	b29b      	uxth	r3, r3
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
  HAL_StatusTypeDef ret               = HAL_OK;  
 8001ebe:	2000      	movs	r0, #0
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate)); 
      break;
 8001ec0:	e004      	b.n	8001ecc <UART_SetConfig+0x1c0>
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ec2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ec6:	d12e      	bne.n	8001f26 <UART_SetConfig+0x21a>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate)); 
      break;
      case UART_CLOCKSOURCE_UNDEFINED:                
    default:
        ret = HAL_ERROR; 
 8001ec8:	2001      	movs	r0, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
 8001eca:	2300      	movs	r3, #0
        ret = HAL_ERROR; 
      break;
    }
    
    brrtemp = usartdiv & 0xFFF0;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8001ecc:	f3c3 0142 	ubfx	r1, r3, #1, #3
 8001ed0:	f023 030f 	bic.w	r3, r3, #15
    huart->Instance->BRR = brrtemp;
 8001ed4:	6822      	ldr	r2, [r4, #0]
 8001ed6:	430b      	orrs	r3, r1
 8001ed8:	60d3      	str	r3, [r2, #12]
 8001eda:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    switch (clocksource)
 8001edc:	2a08      	cmp	r2, #8
 8001ede:	d822      	bhi.n	8001f26 <UART_SetConfig+0x21a>
 8001ee0:	e8df f002 	tbb	[pc, r2]
 8001ee4:	210b0805 	.word	0x210b0805
 8001ee8:	21212111 	.word	0x21212111
 8001eec:	19          	.byte	0x19
 8001eed:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1: 
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001eee:	f001 f9b1 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
 8001ef2:	e00a      	b.n	8001f0a <UART_SetConfig+0x1fe>
      break;
    case UART_CLOCKSOURCE_PCLK2: 
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001ef4:	f001 f9c4 	bl	8003280 <HAL_RCC_GetPCLK2Freq>
 8001ef8:	e007      	b.n	8001f0a <UART_SetConfig+0x1fe>
      break;
    case UART_CLOCKSOURCE_HSI: 
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate)); 
 8001efa:	6862      	ldr	r2, [r4, #4]
 8001efc:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <UART_SetConfig+0x250>)
 8001efe:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	e00c      	b.n	8001f20 <UART_SetConfig+0x214>
      break; 
    case UART_CLOCKSOURCE_SYSCLK:  
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f06:	f001 f94d 	bl	80031a4 <HAL_RCC_GetSysClockFreq>
 8001f0a:	6863      	ldr	r3, [r4, #4]
 8001f0c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f10:	b280      	uxth	r0, r0
 8001f12:	60e8      	str	r0, [r5, #12]
 8001f14:	e005      	b.n	8001f22 <UART_SetConfig+0x216>
      break;  
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate)); 
 8001f16:	6862      	ldr	r2, [r4, #4]
 8001f18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f20:	60eb      	str	r3, [r5, #12]
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
  HAL_StatusTypeDef ret               = HAL_OK;  
 8001f22:	2000      	movs	r0, #0
    case UART_CLOCKSOURCE_SYSCLK:  
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;  
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate)); 
      break;
 8001f24:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:                
    default:
        ret = HAL_ERROR; 
 8001f26:	2001      	movs	r0, #1
    }
  }

  return ret;   

}
 8001f28:	bd38      	pop	{r3, r4, r5, pc}
 8001f2a:	bf00      	nop
 8001f2c:	efff69f3 	.word	0xefff69f3
 8001f30:	40011000 	.word	0x40011000
 8001f34:	08006586 	.word	0x08006586
 8001f38:	40004400 	.word	0x40004400
 8001f3c:	0800658a 	.word	0x0800658a
 8001f40:	40004800 	.word	0x40004800
 8001f44:	40004c00 	.word	0x40004c00
 8001f48:	40005000 	.word	0x40005000
 8001f4c:	40011400 	.word	0x40011400
 8001f50:	40007800 	.word	0x40007800
 8001f54:	40007c00 	.word	0x40007c00
 8001f58:	01e84800 	.word	0x01e84800
 8001f5c:	00f42400 	.word	0x00f42400

08001f60 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */ 
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f62:	07da      	lsls	r2, r3, #31
  * @brief Configure the UART peripheral advanced features 
  * @param huart: uart handle  
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001f64:	b510      	push	{r4, lr}
  /* Check whether the set of advanced features to configure is properly set */ 
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f66:	d506      	bpl.n	8001f76 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f68:	6804      	ldr	r4, [r0, #0]
 8001f6a:	6862      	ldr	r2, [r4, #4]
 8001f6c:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8001f70:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001f72:	430a      	orrs	r2, r1
 8001f74:	6062      	str	r2, [r4, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f76:	079c      	lsls	r4, r3, #30
 8001f78:	d506      	bpl.n	8001f88 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f7a:	6804      	ldr	r4, [r0, #0]
 8001f7c:	6862      	ldr	r2, [r4, #4]
 8001f7e:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8001f82:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001f84:	430a      	orrs	r2, r1
 8001f86:	6062      	str	r2, [r4, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001f88:	0759      	lsls	r1, r3, #29
 8001f8a:	d506      	bpl.n	8001f9a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001f8c:	6804      	ldr	r4, [r0, #0]
 8001f8e:	6862      	ldr	r2, [r4, #4]
 8001f90:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8001f94:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001f96:	430a      	orrs	r2, r1
 8001f98:	6062      	str	r2, [r4, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001f9a:	071a      	lsls	r2, r3, #28
 8001f9c:	d506      	bpl.n	8001fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001f9e:	6804      	ldr	r4, [r0, #0]
 8001fa0:	6862      	ldr	r2, [r4, #4]
 8001fa2:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8001fa6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	6062      	str	r2, [r4, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001fac:	06dc      	lsls	r4, r3, #27
 8001fae:	d506      	bpl.n	8001fbe <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));  
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001fb0:	6804      	ldr	r4, [r0, #0]
 8001fb2:	68a2      	ldr	r2, [r4, #8]
 8001fb4:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8001fb8:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	60a2      	str	r2, [r4, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001fbe:	0699      	lsls	r1, r3, #26
 8001fc0:	d506      	bpl.n	8001fd0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));   
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001fc2:	6804      	ldr	r4, [r0, #0]
 8001fc4:	68a2      	ldr	r2, [r4, #8]
 8001fc6:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8001fca:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	60a2      	str	r2, [r4, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */              
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001fd0:	065a      	lsls	r2, r3, #25
 8001fd2:	d510      	bpl.n	8001ff6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fd4:	6801      	ldr	r1, [r0, #0]
 8001fd6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001fd8:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fda:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  
  /* if required, configure auto Baud rate detection scheme */              
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fde:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001fe2:	ea42 0204 	orr.w	r2, r2, r4
 8001fe6:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fe8:	d105      	bne.n	8001ff6 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001fea:	684a      	ldr	r2, [r1, #4]
 8001fec:	f422 04c0 	bic.w	r4, r2, #6291456	; 0x600000
 8001ff0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001ff2:	4322      	orrs	r2, r4
 8001ff4:	604a      	str	r2, [r1, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */  
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001ff6:	061b      	lsls	r3, r3, #24
 8001ff8:	d506      	bpl.n	8002008 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));   
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001ffa:	6801      	ldr	r1, [r0, #0]
 8001ffc:	684b      	ldr	r3, [r1, #4]
 8001ffe:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8002002:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002004:	4313      	orrs	r3, r2
 8002006:	604b      	str	r3, [r1, #4]
 8002008:	bd10      	pop	{r4, pc}

0800200a <UART_CheckIdleState>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800200a:	2200      	movs	r2, #0
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800200c:	6803      	ldr	r3, [r0, #0]
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800200e:	b510      	push	{r4, lr}
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002010:	66c2      	str	r2, [r0, #108]	; 0x6c
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002012:	4604      	mov	r4, r0
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	0719      	lsls	r1, r3, #28
 8002018:	d404      	bmi.n	8002024 <UART_CheckIdleState+0x1a>
      /* Timeout Occurred */
      return HAL_TIMEOUT;
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800201a:	6823      	ldr	r3, [r4, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	075b      	lsls	r3, r3, #29
 8002020:	d514      	bpl.n	800204c <UART_CheckIdleState+0x42>
 8002022:	e009      	b.n	8002038 <UART_CheckIdleState+0x2e>
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, HAL_UART_TIMEOUT_VALUE) != HAL_OK)  
 8002024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002028:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800202c:	f7ff fceb 	bl	8001a06 <UART_WaitOnFlagUntilTimeout>
 8002030:	2800      	cmp	r0, #0
 8002032:	d0f2      	beq.n	800201a <UART_CheckIdleState+0x10>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8002034:	2003      	movs	r0, #3
 8002036:	bd10      	pop	{r4, pc}
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  HAL_UART_TIMEOUT_VALUE) != HAL_OK)  
 8002038:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800203c:	2200      	movs	r2, #0
 800203e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002042:	4620      	mov	r0, r4
 8002044:	f7ff fcdf 	bl	8001a06 <UART_WaitOnFlagUntilTimeout>
 8002048:	2800      	cmp	r0, #0
 800204a:	d1f3      	bne.n	8002034 <UART_CheckIdleState+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Initialize the UART State */
  huart->State= HAL_UART_STATE_READY;
 800204c:	2301      	movs	r3, #1
    
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800204e:	2000      	movs	r0, #0
      return HAL_TIMEOUT;
    }
  }
  
  /* Initialize the UART State */
  huart->State= HAL_UART_STATE_READY;
 8002050:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002054:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  
  return HAL_OK;
 8002058:	bd10      	pop	{r4, pc}

0800205a <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800205a:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 800205c:	4604      	mov	r4, r0
 800205e:	b360      	cbz	r0, 80020ba <HAL_UART_Init+0x60>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  
  if(huart->State == HAL_UART_STATE_RESET)
 8002060:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002064:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002068:	b91b      	cbnz	r3, 8002072 <HAL_UART_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800206a:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800206e:	f7ff f8fd 	bl	800126c <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002072:	6822      	ldr	r2, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->State = HAL_UART_STATE_BUSY;
 8002074:	2302      	movs	r3, #2

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002076:	4620      	mov	r0, r4

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->State = HAL_UART_STATE_BUSY;
 8002078:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800207c:	6813      	ldr	r3, [r2, #0]
 800207e:	f023 0301 	bic.w	r3, r3, #1
 8002082:	6013      	str	r3, [r2, #0]
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002084:	f7ff fe42 	bl	8001d0c <UART_SetConfig>
 8002088:	2801      	cmp	r0, #1
 800208a:	d016      	beq.n	80020ba <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800208c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800208e:	b113      	cbz	r3, 8002096 <HAL_UART_Init+0x3c>
  {
    UART_AdvFeatureConfig(huart);
 8002090:	4620      	mov	r0, r4
 8002092:	f7ff ff65 	bl	8001f60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8002096:	6823      	ldr	r3, [r4, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->State to Ready */
  return (UART_CheckIdleState(huart));
 8002098:	4620      	mov	r0, r4
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020a0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020a8:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	f042 0201 	orr.w	r2, r2, #1

  /* TEACK and/or REACK to check before moving huart->State to Ready */
  return (UART_CheckIdleState(huart));
}
 80020b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80020b4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->State to Ready */
  return (UART_CheckIdleState(huart));
 80020b6:	f7ff bfa8 	b.w	800200a <UART_CheckIdleState>
}
 80020ba:	2001      	movs	r0, #1
 80020bc:	bd10      	pop	{r4, pc}
	...

080020c0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80020c0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80020c4:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80020c6:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80020c8:	d01c      	beq.n	8002104 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020ca:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80020cc:	4c0e      	ldr	r4, [pc, #56]	; (8002108 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  
  /* Check input state */
  __HAL_LOCK(htim);

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020ce:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80020d0:	42a2      	cmp	r2, r4

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020d2:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80020d4:	d003      	beq.n	80020de <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 80020d6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020da:	42a2      	cmp	r2, r4
 80020dc:	d103      	bne.n	80020e6 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80020de:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80020e2:	684c      	ldr	r4, [r1, #4]
 80020e4:	4323      	orrs	r3, r4
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020e6:	680c      	ldr	r4, [r1, #0]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020ec:	6889      	ldr	r1, [r1, #8]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020ee:	4323      	orrs	r3, r4

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80020f0:	f025 0480 	bic.w	r4, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020f4:	6053      	str	r3, [r2, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020f6:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 80020f8:	2300      	movs	r3, #0
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80020fa:	6091      	str	r1, [r2, #8]

  __HAL_UNLOCK(htim);
 80020fc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 8002100:	4618      	mov	r0, r3
 8002102:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002104:	2002      	movs	r0, #2
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 8002106:	bd30      	pop	{r4, r5, pc}
 8002108:	40010000 	.word	0x40010000

0800210c <HAL_TIMEx_CommutationCallback>:
 800210c:	4770      	bx	lr

0800210e <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800210e:	4770      	bx	lr

08002110 <TIM_TI1_ConfigInputStage>:
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002110:	6a03      	ldr	r3, [r0, #32]
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002112:	b510      	push	{r4, lr}
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002114:	6a04      	ldr	r4, [r0, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002116:	f023 030a 	bic.w	r3, r3, #10
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800211a:	f024 0401 	bic.w	r4, r4, #1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 800211e:	4319      	orrs	r1, r3
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002120:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002122:	6984      	ldr	r4, [r0, #24]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002124:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002128:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800212c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800212e:	6201      	str	r1, [r0, #32]
 8002130:	bd10      	pop	{r4, pc}

08002132 <TIM_TI2_ConfigInputStage>:
{
uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002132:	6a03      	ldr	r3, [r0, #32]
 8002134:	f023 0310 	bic.w	r3, r3, #16
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002138:	b510      	push	{r4, lr}
uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800213a:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800213c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800213e:	6a03      	ldr	r3, [r0, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002140:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002144:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12);
 8002148:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4);
 800214c:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002150:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002152:	6201      	str	r1, [r0, #32]
 8002154:	bd10      	pop	{r4, pc}

08002156 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002156:	6803      	ldr	r3, [r0, #0]
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
      
  /* Return function status */
  return HAL_OK;
}
 8002158:	2000      	movs	r0, #0
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800215a:	68da      	ldr	r2, [r3, #12]
 800215c:	f042 0201 	orr.w	r2, r2, #1
 8002160:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	f042 0201 	orr.w	r2, r2, #1
 8002168:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 800216a:	4770      	bx	lr

0800216c <HAL_TIM_OC_DelayElapsedCallback>:
 800216c:	4770      	bx	lr

0800216e <HAL_TIM_IC_CaptureCallback>:
 800216e:	4770      	bx	lr

08002170 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002170:	4770      	bx	lr

08002172 <HAL_TIM_TriggerCallback>:
 8002172:	4770      	bx	lr

08002174 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002174:	6803      	ldr	r3, [r0, #0]
 8002176:	691a      	ldr	r2, [r3, #16]
 8002178:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800217a:	b510      	push	{r4, lr}
 800217c:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800217e:	d514      	bpl.n	80021aa <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002180:	68da      	ldr	r2, [r3, #12]
 8002182:	0792      	lsls	r2, r2, #30
 8002184:	d511      	bpl.n	80021aa <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002186:	f06f 0202 	mvn.w	r2, #2
 800218a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800218c:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800218e:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002190:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002192:	0799      	lsls	r1, r3, #30
 8002194:	d002      	beq.n	800219c <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002196:	f7ff ffea 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 800219a:	e004      	b.n	80021a6 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800219c:	f7ff ffe6 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a0:	4620      	mov	r0, r4
 80021a2:	f7ff ffe5 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021a6:	2300      	movs	r3, #0
 80021a8:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021aa:	6823      	ldr	r3, [r4, #0]
 80021ac:	691a      	ldr	r2, [r3, #16]
 80021ae:	0752      	lsls	r2, r2, #29
 80021b0:	d516      	bpl.n	80021e0 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	0750      	lsls	r0, r2, #29
 80021b6:	d513      	bpl.n	80021e0 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021b8:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021bc:	4620      	mov	r0, r4
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021c0:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021c2:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021c4:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021c6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80021ca:	d002      	beq.n	80021d2 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021cc:	f7ff ffcf 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 80021d0:	e004      	b.n	80021dc <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d2:	f7ff ffcb 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d6:	4620      	mov	r0, r4
 80021d8:	f7ff ffca 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021dc:	2300      	movs	r3, #0
 80021de:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	0711      	lsls	r1, r2, #28
 80021e6:	d515      	bpl.n	8002214 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	0712      	lsls	r2, r2, #28
 80021ec:	d512      	bpl.n	8002214 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021ee:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021f2:	4620      	mov	r0, r4
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021f6:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021f8:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021fa:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021fc:	079b      	lsls	r3, r3, #30
 80021fe:	d002      	beq.n	8002206 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002200:	f7ff ffb5 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 8002204:	e004      	b.n	8002210 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002206:	f7ff ffb1 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800220a:	4620      	mov	r0, r4
 800220c:	f7ff ffb0 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002210:	2300      	movs	r3, #0
 8002212:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002214:	6823      	ldr	r3, [r4, #0]
 8002216:	691a      	ldr	r2, [r3, #16]
 8002218:	06d0      	lsls	r0, r2, #27
 800221a:	d516      	bpl.n	800224a <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	06d1      	lsls	r1, r2, #27
 8002220:	d513      	bpl.n	800224a <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002222:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002226:	4620      	mov	r0, r4
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222a:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800222c:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222e:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002230:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002234:	d002      	beq.n	800223c <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002236:	f7ff ff9a 	bl	800216e <HAL_TIM_IC_CaptureCallback>
 800223a:	e004      	b.n	8002246 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800223c:	f7ff ff96 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002240:	4620      	mov	r0, r4
 8002242:	f7ff ff95 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002246:	2300      	movs	r3, #0
 8002248:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800224a:	6823      	ldr	r3, [r4, #0]
 800224c:	691a      	ldr	r2, [r3, #16]
 800224e:	07d2      	lsls	r2, r2, #31
 8002250:	d508      	bpl.n	8002264 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002252:	68da      	ldr	r2, [r3, #12]
 8002254:	07d0      	lsls	r0, r2, #31
 8002256:	d505      	bpl.n	8002264 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002258:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800225c:	4620      	mov	r0, r4
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800225e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002260:	f7ff f8a0 	bl	80013a4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002264:	6823      	ldr	r3, [r4, #0]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	0611      	lsls	r1, r2, #24
 800226a:	d508      	bpl.n	800227e <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	0612      	lsls	r2, r2, #24
 8002270:	d505      	bpl.n	800227e <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002272:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002276:	4620      	mov	r0, r4
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002278:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800227a:	f7ff ff48 	bl	800210e <HAL_TIMEx_BreakCallback>
    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	691a      	ldr	r2, [r3, #16]
 8002282:	05d0      	lsls	r0, r2, #23
 8002284:	d508      	bpl.n	8002298 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	0611      	lsls	r1, r2, #24
 800228a:	d505      	bpl.n	8002298 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800228c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002290:	4620      	mov	r0, r4
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002292:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002294:	f7ff ff3b 	bl	800210e <HAL_TIMEx_BreakCallback>
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002298:	6823      	ldr	r3, [r4, #0]
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	0652      	lsls	r2, r2, #25
 800229e:	d508      	bpl.n	80022b2 <HAL_TIM_IRQHandler+0x13e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	0650      	lsls	r0, r2, #25
 80022a4:	d505      	bpl.n	80022b2 <HAL_TIM_IRQHandler+0x13e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80022aa:	4620      	mov	r0, r4
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022ac:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022ae:	f7ff ff60 	bl	8002172 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	691a      	ldr	r2, [r3, #16]
 80022b6:	0691      	lsls	r1, r2, #26
 80022b8:	d50a      	bpl.n	80022d0 <HAL_TIM_IRQHandler+0x15c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	0692      	lsls	r2, r2, #26
 80022be:	d507      	bpl.n	80022d0 <HAL_TIM_IRQHandler+0x15c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022c0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80022c4:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022c6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 80022c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 80022cc:	f7ff bf1e 	b.w	800210c <HAL_TIMEx_CommutationCallback>
 80022d0:	bd10      	pop	{r4, pc}
	...

080022d4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80022d4:	4a2e      	ldr	r2, [pc, #184]	; (8002390 <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 80022d6:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80022d8:	4290      	cmp	r0, r2
 80022da:	d012      	beq.n	8002302 <TIM_Base_SetConfig+0x2e>
 80022dc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022e0:	d00f      	beq.n	8002302 <TIM_Base_SetConfig+0x2e>
 80022e2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80022e6:	4290      	cmp	r0, r2
 80022e8:	d00b      	beq.n	8002302 <TIM_Base_SetConfig+0x2e>
 80022ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022ee:	4290      	cmp	r0, r2
 80022f0:	d007      	beq.n	8002302 <TIM_Base_SetConfig+0x2e>
 80022f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022f6:	4290      	cmp	r0, r2
 80022f8:	d003      	beq.n	8002302 <TIM_Base_SetConfig+0x2e>
 80022fa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80022fe:	4290      	cmp	r0, r2
 8002300:	d118      	bne.n	8002334 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002302:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002304:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002308:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800230a:	4a21      	ldr	r2, [pc, #132]	; (8002390 <TIM_Base_SetConfig+0xbc>)
 800230c:	4290      	cmp	r0, r2
 800230e:	d037      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 8002310:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002314:	d034      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 8002316:	4a1f      	ldr	r2, [pc, #124]	; (8002394 <TIM_Base_SetConfig+0xc0>)
 8002318:	4290      	cmp	r0, r2
 800231a:	d031      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 800231c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002320:	4290      	cmp	r0, r2
 8002322:	d02d      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 8002324:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002328:	4290      	cmp	r0, r2
 800232a:	d029      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 800232c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002330:	4290      	cmp	r0, r2
 8002332:	d025      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 8002334:	4a18      	ldr	r2, [pc, #96]	; (8002398 <TIM_Base_SetConfig+0xc4>)
 8002336:	4290      	cmp	r0, r2
 8002338:	d022      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 800233a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800233e:	4290      	cmp	r0, r2
 8002340:	d01e      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 8002342:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002346:	4290      	cmp	r0, r2
 8002348:	d01a      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 800234a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800234e:	4290      	cmp	r0, r2
 8002350:	d016      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 8002352:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002356:	4290      	cmp	r0, r2
 8002358:	d012      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
 800235a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800235e:	4290      	cmp	r0, r2
 8002360:	d00e      	beq.n	8002380 <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8002362:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002364:	688b      	ldr	r3, [r1, #8]
 8002366:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002368:	680b      	ldr	r3, [r1, #0]
 800236a:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <TIM_Base_SetConfig+0xbc>)
 800236e:	4298      	cmp	r0, r3
 8002370:	d00b      	beq.n	800238a <TIM_Base_SetConfig+0xb6>
 8002372:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002376:	4298      	cmp	r0, r3
 8002378:	d007      	beq.n	800238a <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800237a:	2301      	movs	r3, #1
 800237c:	6143      	str	r3, [r0, #20]
}
 800237e:	4770      	bx	lr
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002384:	68ca      	ldr	r2, [r1, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	e7eb      	b.n	8002362 <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800238a:	690b      	ldr	r3, [r1, #16]
 800238c:	6303      	str	r3, [r0, #48]	; 0x30
 800238e:	e7f4      	b.n	800237a <TIM_Base_SetConfig+0xa6>
 8002390:	40010000 	.word	0x40010000
 8002394:	40000400 	.word	0x40000400
 8002398:	40014000 	.word	0x40014000

0800239c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800239c:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800239e:	4604      	mov	r4, r0
 80023a0:	b180      	cbz	r0, 80023c4 <HAL_TIM_Base_Init+0x28>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80023a2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80023a6:	b90b      	cbnz	r3, 80023ac <HAL_TIM_Base_Init+0x10>
  {  
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023a8:	f7fe ff12 	bl	80011d0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80023ac:	2302      	movs	r3, #2
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023ae:	6820      	ldr	r0, [r4, #0]
 80023b0:	1d21      	adds	r1, r4, #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80023b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023b6:	f7ff ff8d 	bl	80022d4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80023ba:	2301      	movs	r3, #1
  
  return HAL_OK;
 80023bc:	2000      	movs	r0, #0
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80023be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 80023c2:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 80023c4:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 80023c6:	bd10      	pop	{r4, pc}

080023c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023c8:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 80023ca:	6884      	ldr	r4, [r0, #8]
 80023cc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 80023d0:	4321      	orrs	r1, r4
 80023d2:	430a      	orrs	r2, r1

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80023d4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023d8:	6083      	str	r3, [r0, #8]
 80023da:	bd10      	pop	{r4, pc}

080023dc <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023dc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80023e0:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80023e2:	b510      	push	{r4, lr}
 80023e4:	4604      	mov	r4, r0
 80023e6:	f04f 0002 	mov.w	r0, #2
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023ea:	f000 8082 	beq.w	80024f2 <HAL_TIM_ConfigClockSource+0x116>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80023ee:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023f2:	2301      	movs	r3, #1
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023f4:	6820      	ldr	r0, [r4, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80023f6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023fa:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023fc:	4b3d      	ldr	r3, [pc, #244]	; (80024f4 <HAL_TIM_ConfigClockSource+0x118>)
 80023fe:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8002400:	6083      	str	r3, [r0, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8002402:	680b      	ldr	r3, [r1, #0]
 8002404:	2b40      	cmp	r3, #64	; 0x40
 8002406:	d057      	beq.n	80024b8 <HAL_TIM_ConfigClockSource+0xdc>
 8002408:	d814      	bhi.n	8002434 <HAL_TIM_ConfigClockSource+0x58>
 800240a:	2b10      	cmp	r3, #16
 800240c:	d05f      	beq.n	80024ce <HAL_TIM_ConfigClockSource+0xf2>
 800240e:	d807      	bhi.n	8002420 <HAL_TIM_ConfigClockSource+0x44>
 8002410:	2b00      	cmp	r3, #0
 8002412:	d168      	bne.n	80024e6 <HAL_TIM_ConfigClockSource+0x10a>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002414:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800241a:	f043 0307 	orr.w	r3, r3, #7
 800241e:	e061      	b.n	80024e4 <HAL_TIM_ConfigClockSource+0x108>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8002420:	2b20      	cmp	r3, #32
 8002422:	d05a      	beq.n	80024da <HAL_TIM_ConfigClockSource+0xfe>
 8002424:	2b30      	cmp	r3, #48	; 0x30
 8002426:	d15e      	bne.n	80024e6 <HAL_TIM_ConfigClockSource+0x10a>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002428:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800242a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800242e:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8002432:	e057      	b.n	80024e4 <HAL_TIM_ConfigClockSource+0x108>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8002434:	2b70      	cmp	r3, #112	; 0x70
 8002436:	d025      	beq.n	8002484 <HAL_TIM_ConfigClockSource+0xa8>
 8002438:	d80e      	bhi.n	8002458 <HAL_TIM_ConfigClockSource+0x7c>
 800243a:	2b50      	cmp	r3, #80	; 0x50
 800243c:	d030      	beq.n	80024a0 <HAL_TIM_ConfigClockSource+0xc4>
 800243e:	2b60      	cmp	r3, #96	; 0x60
 8002440:	d151      	bne.n	80024e6 <HAL_TIM_ConfigClockSource+0x10a>
      
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002442:	68ca      	ldr	r2, [r1, #12]
 8002444:	6849      	ldr	r1, [r1, #4]
 8002446:	f7ff fe74 	bl	8002132 <TIM_TI2_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800244a:	6822      	ldr	r2, [r4, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800244c:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800244e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002452:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002456:	e02d      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0xd8>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8002458:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800245c:	d00c      	beq.n	8002478 <HAL_TIM_ConfigClockSource+0x9c>
 800245e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002462:	d140      	bne.n	80024e6 <HAL_TIM_ConfigClockSource+0x10a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8002464:	68cb      	ldr	r3, [r1, #12]
 8002466:	684a      	ldr	r2, [r1, #4]
 8002468:	6889      	ldr	r1, [r1, #8]
 800246a:	f7ff ffad 	bl	80023c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800246e:	6822      	ldr	r2, [r4, #0]
 8002470:	6893      	ldr	r3, [r2, #8]
 8002472:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002476:	e01d      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0xd8>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002478:	6883      	ldr	r3, [r0, #8]
 800247a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800247e:	f023 0307 	bic.w	r3, r3, #7
 8002482:	e02f      	b.n	80024e4 <HAL_TIM_ConfigClockSource+0x108>
      assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8002484:	68cb      	ldr	r3, [r1, #12]
 8002486:	684a      	ldr	r2, [r1, #4]
 8002488:	6889      	ldr	r1, [r1, #8]
 800248a:	f7ff ff9d 	bl	80023c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 800248e:	6822      	ldr	r2, [r4, #0]
 8002490:	6893      	ldr	r3, [r2, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002492:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002496:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800249a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800249e:	e009      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0xd8>
  
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80024a0:	68ca      	ldr	r2, [r1, #12]
 80024a2:	6849      	ldr	r1, [r1, #4]
 80024a4:	f7ff fe34 	bl	8002110 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024a8:	6822      	ldr	r2, [r4, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024aa:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024b0:	f043 0357 	orr.w	r3, r3, #87	; 0x57
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024b4:	6093      	str	r3, [r2, #8]
    }
    break;
 80024b6:	e016      	b.n	80024e6 <HAL_TIM_ConfigClockSource+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
  
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80024b8:	68ca      	ldr	r2, [r1, #12]
 80024ba:	6849      	ldr	r1, [r1, #4]
 80024bc:	f7ff fe28 	bl	8002110 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024c0:	6822      	ldr	r2, [r4, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024c2:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024c8:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80024cc:	e7f2      	b.n	80024b4 <HAL_TIM_ConfigClockSource+0xd8>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024ce:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024d4:	f043 0317 	orr.w	r3, r3, #23
 80024d8:	e004      	b.n	80024e4 <HAL_TIM_ConfigClockSource+0x108>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024da:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024e0:	f043 0327 	orr.w	r3, r3, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80024e4:	6083      	str	r3, [r0, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80024e6:	2301      	movs	r3, #1
  
  __HAL_UNLOCK(htim);
 80024e8:	2000      	movs	r0, #0
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80024ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80024ee:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 80024f2:	bd10      	pop	{r4, pc}
 80024f4:	fffe0088 	.word	0xfffe0088

080024f8 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80024f8:	6803      	ldr	r3, [r0, #0]
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80024fe:	f013 0601 	ands.w	r6, r3, #1
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002502:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002504:	d00b      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002506:	4ab5      	ldr	r2, [pc, #724]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002508:	6891      	ldr	r1, [r2, #8]
 800250a:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800250e:	6091      	str	r1, [r2, #8]
 8002510:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8002512:	6891      	ldr	r1, [r2, #8]
 8002514:	4331      	orrs	r1, r6
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0;
  uint32_t tmpreg0 = 0;
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
 8002516:	fab6 f686 	clz	r6, r6
 800251a:	0976      	lsrs	r6, r6, #5
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800251c:	6091      	str	r1, [r2, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800251e:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 8002522:	d012      	beq.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002524:	49ad      	ldr	r1, [pc, #692]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002526:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8002528:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800252c:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002530:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1; 
 8002534:	bf08      	it	eq
 8002536:	2601      	moveq	r6, #1
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002538:	ea42 0205 	orr.w	r2, r2, r5
{
  uint32_t tickstart = 0;
  uint32_t tmpreg0 = 0;
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;
 800253c:	bf16      	itet	ne
 800253e:	fab5 f585 	clzne	r5, r5
 8002542:	2500      	moveq	r5, #0
 8002544:	096d      	lsrne	r5, r5, #5
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002546:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800254a:	02d8      	lsls	r0, r3, #11
 800254c:	d511      	bpl.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800254e:	48a3      	ldr	r0, [pc, #652]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002550:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002552:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002556:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800255a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800255e:	ea42 0201 	orr.w	r2, r2, r1
 8002562:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002566:	d003      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x78>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 8002568:	2900      	cmp	r1, #0
 800256a:	bf08      	it	eq
 800256c:	2501      	moveq	r5, #1
 800256e:	e000      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1; 
 8002570:	2601      	movs	r6, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 8002572:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002576:	bf18      	it	ne
 8002578:	2601      	movne	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800257a:	0699      	lsls	r1, r3, #26
 800257c:	d55b      	bpl.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
      
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002580:	4f97      	ldr	r7, [pc, #604]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	4b95      	ldr	r3, [pc, #596]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002586:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002588:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
 800258e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002594:	9301      	str	r3, [sp, #4]
 8002596:	9b01      	ldr	r3, [sp, #4]
      
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800259e:	603b      	str	r3, [r7, #0]
      
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a0:	f001 f864 	bl	800366c <HAL_GetTick>
 80025a4:	4680      	mov	r8, r0
      
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	05da      	lsls	r2, r3, #23
 80025aa:	d407      	bmi.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ac:	f001 f85e 	bl	800366c <HAL_GetTick>
 80025b0:	ebc8 0000 	rsb	r0, r8, r0
 80025b4:	2864      	cmp	r0, #100	; 0x64
 80025b6:	d9f6      	bls.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0xae>
      {
        return HAL_TIMEOUT;
 80025b8:	2003      	movs	r0, #3
 80025ba:	e33c      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      }      
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified */ 
    if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80025bc:	4f87      	ldr	r7, [pc, #540]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80025be:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80025c0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80025c2:	4053      	eors	r3, r2
 80025c4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80025c8:	d035      	beq.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025ca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified */ 
    if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025ce:	f422 7140 	bic.w	r1, r2, #768	; 0x300
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025d6:	673b      	str	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025de:	673b      	str	r3, [r7, #112]	; 0x70
      
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
      
      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if (HAL_IS_BIT_SET(tmpreg0, RCC_BDCR_LSERDY))
 80025e0:	0793      	lsls	r3, r2, #30
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80025e2:	6739      	str	r1, [r7, #112]	; 0x70
      
      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if (HAL_IS_BIT_SET(tmpreg0, RCC_BDCR_LSERDY))
 80025e4:	d40f      	bmi.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x10e>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 			
 80025e6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80025e8:	f402 7340 	and.w	r3, r2, #768	; 0x300
 80025ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025f0:	4b7a      	ldr	r3, [pc, #488]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80025f2:	d117      	bne.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80025f4:	6899      	ldr	r1, [r3, #8]
 80025f6:	f421 10f8 	bic.w	r0, r1, #2031616	; 0x1f0000
 80025fa:	f022 4170 	bic.w	r1, r2, #4026531840	; 0xf0000000
 80025fe:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002602:	4301      	orrs	r1, r0
 8002604:	e011      	b.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x132>
      
      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if (HAL_IS_BIT_SET(tmpreg0, RCC_BDCR_LSERDY))
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002606:	f001 f831 	bl	800366c <HAL_GetTick>
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800260a:	f241 3988 	movw	r9, #5000	; 0x1388
      
      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if (HAL_IS_BIT_SET(tmpreg0, RCC_BDCR_LSERDY))
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260e:	4680      	mov	r8, r0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002610:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002612:	0798      	lsls	r0, r3, #30
 8002614:	d4e7      	bmi.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002616:	f001 f829 	bl	800366c <HAL_GetTick>
 800261a:	ebc8 0000 	rsb	r0, r8, r0
 800261e:	4548      	cmp	r0, r9
 8002620:	d9f6      	bls.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x118>
 8002622:	e7c9      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 			
 8002624:	6899      	ldr	r1, [r3, #8]
 8002626:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800262a:	6099      	str	r1, [r3, #8]
 800262c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002630:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002632:	430a      	orrs	r2, r1
 8002634:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002636:	6823      	ldr	r3, [r4, #0]
 8002638:	06d9      	lsls	r1, r3, #27
 800263a:	d50c      	bpl.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800263c:	4a67      	ldr	r2, [pc, #412]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800263e:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8002642:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8002646:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 800264a:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800264e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002650:	4301      	orrs	r1, r0
 8002652:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002656:	045a      	lsls	r2, r3, #17
 8002658:	d508      	bpl.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800265a:	4860      	ldr	r0, [pc, #384]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800265c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002660:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8002664:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002666:	430a      	orrs	r2, r1
 8002668:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800266c:	041f      	lsls	r7, r3, #16
 800266e:	d508      	bpl.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002670:	485a      	ldr	r0, [pc, #360]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002672:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002676:	f422 2140 	bic.w	r1, r2, #786432	; 0xc0000
 800267a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800267c:	430a      	orrs	r2, r1
 800267e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002682:	03d8      	lsls	r0, r3, #15
 8002684:	d508      	bpl.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002686:	4855      	ldr	r0, [pc, #340]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002688:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800268c:	f422 1140 	bic.w	r1, r2, #3145728	; 0x300000
 8002690:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002692:	430a      	orrs	r2, r1
 8002694:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002698:	0399      	lsls	r1, r3, #14
 800269a:	d508      	bpl.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800269c:	484f      	ldr	r0, [pc, #316]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800269e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80026a2:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80026a6:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80026a8:	430a      	orrs	r2, r1
 80026aa:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026ae:	065a      	lsls	r2, r3, #25
 80026b0:	d508      	bpl.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026b2:	484a      	ldr	r0, [pc, #296]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80026b4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80026b8:	f022 0103 	bic.w	r1, r2, #3
 80026bc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80026be:	430a      	orrs	r2, r1
 80026c0:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026c4:	061f      	lsls	r7, r3, #24
 80026c6:	d508      	bpl.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026c8:	4844      	ldr	r0, [pc, #272]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80026ca:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80026ce:	f022 010c 	bic.w	r1, r2, #12
 80026d2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80026d4:	430a      	orrs	r2, r1
 80026d6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026da:	05d8      	lsls	r0, r3, #23
 80026dc:	d508      	bpl.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026de:	483f      	ldr	r0, [pc, #252]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80026e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80026e4:	f022 0130 	bic.w	r1, r2, #48	; 0x30
 80026e8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80026ea:	430a      	orrs	r2, r1
 80026ec:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026f0:	0599      	lsls	r1, r3, #22
 80026f2:	d508      	bpl.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026f4:	4839      	ldr	r0, [pc, #228]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80026f6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80026fa:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80026fe:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002700:	430a      	orrs	r2, r1
 8002702:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002706:	055a      	lsls	r2, r3, #21
 8002708:	d508      	bpl.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800270a:	4834      	ldr	r0, [pc, #208]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800270c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002710:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8002714:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002716:	430a      	orrs	r2, r1
 8002718:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800271c:	051f      	lsls	r7, r3, #20
 800271e:	d508      	bpl.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002720:	482e      	ldr	r0, [pc, #184]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002722:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002726:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 800272a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800272c:	430a      	orrs	r2, r1
 800272e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002732:	04d8      	lsls	r0, r3, #19
 8002734:	d508      	bpl.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002736:	4829      	ldr	r0, [pc, #164]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002738:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800273c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002740:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002742:	430a      	orrs	r2, r1
 8002744:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002748:	0499      	lsls	r1, r3, #18
 800274a:	d508      	bpl.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800274c:	4823      	ldr	r0, [pc, #140]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800274e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002752:	f422 4140 	bic.w	r1, r2, #49152	; 0xc000
 8002756:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002758:	430a      	orrs	r2, r1
 800275a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800275e:	025a      	lsls	r2, r3, #9
 8002760:	d508      	bpl.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002762:	481e      	ldr	r0, [pc, #120]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002764:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002768:	f022 6180 	bic.w	r1, r2, #67108864	; 0x4000000
 800276c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800276e:	430a      	orrs	r2, r1
 8002770:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002774:	029f      	lsls	r7, r3, #10
 8002776:	d50c      	bpl.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002778:	4818      	ldr	r0, [pc, #96]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800277a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800277c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8002780:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002784:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8002788:	bf08      	it	eq
 800278a:	2501      	moveq	r5, #1
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800278c:	430a      	orrs	r2, r1
 800278e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F756xx) || defined(STM32F746xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1; 
 8002792:	f013 0f08 	tst.w	r3, #8
 8002796:	bf18      	it	ne
 8002798:	2501      	movne	r5, #1
  }
#endif /* STM32F756xx || STM32F746xx */
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800279a:	0358      	lsls	r0, r3, #13
 800279c:	d508      	bpl.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800279e:	480f      	ldr	r0, [pc, #60]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80027a0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80027a4:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 80027a8:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80027aa:	430a      	orrs	r2, r1
 80027ac:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80027b0:	0219      	lsls	r1, r3, #8
 80027b2:	d509      	bpl.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027b4:	4809      	ldr	r0, [pc, #36]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80027b6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80027ba:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80027be:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80027c2:	430a      	orrs	r2, r1
 80027c4:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80027c8:	2e01      	cmp	r6, #1
 80027ca:	d00b      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
 80027cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80027d0:	d008      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80027d2:	2d01      	cmp	r5, #1
 80027d4:	f040 818c 	bne.w	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 80027d8:	e123      	b.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80027da:	bf00      	nop
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40007000 	.word	0x40007000
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();  
 80027e4:	4ec8      	ldr	r6, [pc, #800]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>)
 80027e6:	6833      	ldr	r3, [r6, #0]
 80027e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027ec:	6033      	str	r3, [r6, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027ee:	f000 ff3d 	bl	800366c <HAL_GetTick>
 80027f2:	4607      	mov	r7, r0
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80027f4:	6833      	ldr	r3, [r6, #0]
 80027f6:	f8df e310 	ldr.w	lr, [pc, #784]	; 8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>
 80027fa:	011a      	lsls	r2, r3, #4
 80027fc:	d505      	bpl.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80027fe:	f000 ff35 	bl	800366c <HAL_GetTick>
 8002802:	1bc0      	subs	r0, r0, r7
 8002804:	2864      	cmp	r0, #100	; 0x64
 8002806:	d9f5      	bls.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8002808:	e6d6      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800280a:	6827      	ldr	r7, [r4, #0]
 800280c:	07fb      	lsls	r3, r7, #31
 800280e:	d53c      	bpl.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x392>
 8002810:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002812:	bbd3      	cbnz	r3, 800288a <HAL_RCCEx_PeriphCLKConfig+0x392>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    
      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8002814:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002818:	f44f 3840 	mov.w	r8, #196608	; 0x30000
 800281c:	fa98 f9a8 	rbit	r9, r8
 8002820:	f04f 6670 	mov.w	r6, #251658240	; 0xf000000
 8002824:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8002828:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 800282c:	fa96 fca6 	rbit	ip, r6
 8002830:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8002834:	fabc fc8c 	clz	ip, ip
 8002838:	fa9a faaa 	rbit	sl, sl
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800283c:	faba fa8a 	clz	sl, sl
 8002840:	fa98 f8a8 	rbit	r8, r8
 8002844:	fab8 f888 	clz	r8, r8
 8002848:	fa96 f6a6 	rbit	r6, r6
 800284c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8002850:	fab6 f686 	clz	r6, r6
 8002854:	fa93 f3a3 	rbit	r3, r3
 8002858:	fab3 fb83 	clz	fp, r3
 800285c:	6861      	ldr	r1, [r4, #4]
 800285e:	68a3      	ldr	r3, [r4, #8]
 8002860:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8002864:	fa01 f10a 	lsl.w	r1, r1, sl
 8002868:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800286c:	fa03 f30b 	lsl.w	r3, r3, fp
 8002870:	fa20 f009 	lsr.w	r0, r0, r9
 8002874:	fa22 f20c 	lsr.w	r2, r2, ip
 8002878:	430b      	orrs	r3, r1
 800287a:	fa00 f108 	lsl.w	r1, r0, r8
 800287e:	4319      	orrs	r1, r3
 8002880:	fa02 f306 	lsl.w	r3, r2, r6
 8002884:	430b      	orrs	r3, r1
 8002886:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800288a:	033e      	lsls	r6, r7, #12
 800288c:	d503      	bpl.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x39e>
 800288e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002890:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002894:	d005      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
 8002896:	02f8      	lsls	r0, r7, #11
 8002898:	d549      	bpl.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x436>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 800289a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800289c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028a0:	d145      	bne.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x436>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
            
      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 80028a2:	f8df e264 	ldr.w	lr, [pc, #612]	; 8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>
 80028a6:	f44f 3840 	mov.w	r8, #196608	; 0x30000
 80028aa:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 80028ae:	fa98 f9a8 	rbit	r9, r8
 80028b2:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 80028b6:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 80028ba:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 80028be:	fa96 fca6 	rbit	ip, r6
 80028c2:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 80028c6:	fabc fc8c 	clz	ip, ip
 80028ca:	fa9b fbab 	rbit	fp, fp
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80028ce:	fabb fb8b 	clz	fp, fp
 80028d2:	fa98 f8a8 	rbit	r8, r8
 80028d6:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80028da:	fab8 f888 	clz	r8, r8
 80028de:	fa93 f3a3 	rbit	r3, r3
 80028e2:	fab3 fa83 	clz	sl, r3
 80028e6:	fa96 f6a6 	rbit	r6, r6
 80028ea:	6863      	ldr	r3, [r4, #4]
 80028ec:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 80028f0:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 80028f4:	fab6 f686 	clz	r6, r6
 80028f8:	fa03 f10b 	lsl.w	r1, r3, fp
 80028fc:	68e3      	ldr	r3, [r4, #12]
 80028fe:	fa20 f009 	lsr.w	r0, r0, r9
 8002902:	fa22 f20c 	lsr.w	r2, r2, ip
 8002906:	fa03 f30a 	lsl.w	r3, r3, sl
 800290a:	430b      	orrs	r3, r1
 800290c:	fa00 f108 	lsl.w	r1, r0, r8
 8002910:	4319      	orrs	r1, r3
 8002912:	fa02 f306 	lsl.w	r3, r2, r6
 8002916:	430b      	orrs	r3, r1
 8002918:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 800291c:	f8de 308c 	ldr.w	r3, [lr, #140]	; 0x8c
 8002920:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002922:	f023 031f 	bic.w	r3, r3, #31
 8002926:	3a01      	subs	r2, #1
 8002928:	4313      	orrs	r3, r2
 800292a:	f8ce 308c 	str.w	r3, [lr, #140]	; 0x8c
    }          

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800292e:	01f9      	lsls	r1, r7, #7
 8002930:	d53c      	bpl.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x4b4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
     
     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8002932:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8002936:	f04f 6870 	mov.w	r8, #251658240	; 0xf000000
 800293a:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 800293e:	fa98 f9a8 	rbit	r9, r8
 8002942:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8002946:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 800294a:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 800294e:	fa96 fca6 	rbit	ip, r6
 8002952:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 8002956:	fabc fc8c 	clz	ip, ip
 800295a:	fa9b fbab 	rbit	fp, fp
 800295e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002962:	fabb fb8b 	clz	fp, fp
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	fab3 fa83 	clz	sl, r3
 800296e:	fa98 f8a8 	rbit	r8, r8
 8002972:	fab8 f888 	clz	r8, r8
 8002976:	fa96 f6a6 	rbit	r6, r6
 800297a:	6863      	ldr	r3, [r4, #4]
 800297c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8002980:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8002984:	fab6 f686 	clz	r6, r6
 8002988:	fa03 f10b 	lsl.w	r1, r3, fp
 800298c:	6923      	ldr	r3, [r4, #16]
 800298e:	fa20 f009 	lsr.w	r0, r0, r9
 8002992:	fa22 f20c 	lsr.w	r2, r2, ip
 8002996:	fa03 f30a 	lsl.w	r3, r3, sl
 800299a:	430b      	orrs	r3, r1
 800299c:	fa00 f108 	lsl.w	r1, r0, r8
 80029a0:	4319      	orrs	r1, r3
 80029a2:	fa02 f306 	lsl.w	r3, r2, r6
 80029a6:	430b      	orrs	r3, r1
 80029a8:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }  
         
    /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80029ac:	01ba      	lsls	r2, r7, #6
 80029ae:	d526      	bpl.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x506>
 80029b0:	f647 7ec0 	movw	lr, #32704	; 0x7fc0
 80029b4:	fa9e feae 	rbit	lr, lr
 80029b8:	f44f 3040 	mov.w	r0, #196608	; 0x30000
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80029bc:	fabe fe8e 	clz	lr, lr
 80029c0:	fa90 f0a0 	rbit	r0, r0
 80029c4:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 80029c8:	fab0 f780 	clz	r7, r0
 80029cc:	fa92 f2a2 	rbit	r2, r2
 80029d0:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80029d4:	fab2 f682 	clz	r6, r2
 80029d8:	fa93 f3a3 	rbit	r3, r3
 80029dc:	fab3 f183 	clz	r1, r3
 80029e0:	6920      	ldr	r0, [r4, #16]
 80029e2:	6863      	ldr	r3, [r4, #4]
 80029e4:	68e2      	ldr	r2, [r4, #12]
 80029e6:	40b8      	lsls	r0, r7
 80029e8:	fa03 f30e 	lsl.w	r3, r3, lr
 80029ec:	40b2      	lsls	r2, r6
 80029ee:	4303      	orrs	r3, r0
 80029f0:	431a      	orrs	r2, r3
 80029f2:	68a3      	ldr	r3, [r4, #8]
 80029f4:	408b      	lsls	r3, r1
 80029f6:	4313      	orrs	r3, r2
 80029f8:	4a43      	ldr	r2, [pc, #268]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>)
 80029fa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    } 
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80029fe:	4e42      	ldr	r6, [pc, #264]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>)
 8002a00:	6833      	ldr	r3, [r6, #0]
 8002a02:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a06:	6033      	str	r3, [r6, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a08:	f000 fe30 	bl	800366c <HAL_GetTick>
 8002a0c:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a0e:	6833      	ldr	r3, [r6, #0]
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	f53f aede 	bmi.w	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a16:	f000 fe29 	bl	800366c <HAL_GetTick>
 8002a1a:	1bc0      	subs	r0, r0, r7
 8002a1c:	2864      	cmp	r0, #100	; 0x64
 8002a1e:	d9f6      	bls.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x516>
 8002a20:	e5ca      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8002a22:	4d39      	ldr	r5, [pc, #228]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>)
 8002a24:	682b      	ldr	r3, [r5, #0]
 8002a26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a2a:	602b      	str	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a2c:	f000 fe1e 	bl	800366c <HAL_GetTick>
 8002a30:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a32:	682b      	ldr	r3, [r5, #0]
 8002a34:	009f      	lsls	r7, r3, #2
 8002a36:	d45d      	bmi.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a38:	6825      	ldr	r5, [r4, #0]
 8002a3a:	032e      	lsls	r6, r5, #12
 8002a3c:	d460      	bmi.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8002a3e:	02e8      	lsls	r0, r5, #11
 8002a40:	d464      	bmi.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x614>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002a42:	02a9      	lsls	r1, r5, #10
 8002a44:	f100 80ad 	bmi.w	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
    }        

#if defined(STM32F756xx) || defined(STM32F746xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002a48:	072a      	lsls	r2, r5, #28
 8002a4a:	d545      	bpl.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8002a4c:	4f2e      	ldr	r7, [pc, #184]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>)
 8002a4e:	f04f 6570 	mov.w	r5, #251658240	; 0xf000000
 8002a52:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002a56:	fa95 fca5 	rbit	ip, r5
 8002a5a:	f44f 3640 	mov.w	r6, #196608	; 0x30000
 8002a5e:	fabc fc8c 	clz	ip, ip
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 8002a62:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002a66:	fa96 f8a6 	rbit	r8, r6
 8002a6a:	f647 79c0 	movw	r9, #32704	; 0x7fc0
 8002a6e:	fab8 f888 	clz	r8, r8
 8002a72:	fa99 f9a9 	rbit	r9, r9
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002a76:	fab9 f989 	clz	r9, r9
 8002a7a:	fa96 f6a6 	rbit	r6, r6
 8002a7e:	fab6 f686 	clz	r6, r6
 8002a82:	fa95 f5a5 	rbit	r5, r5
 8002a86:	f04f 4ee0 	mov.w	lr, #1879048192	; 0x70000000
 8002a8a:	fab5 f585 	clz	r5, r5
 8002a8e:	fa9e feae 	rbit	lr, lr
 8002a92:	6963      	ldr	r3, [r4, #20]
 8002a94:	fabe fe8e 	clz	lr, lr
 8002a98:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8002a9c:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8002aa0:	fa03 f109 	lsl.w	r1, r3, r9
 8002aa4:	69e3      	ldr	r3, [r4, #28]
 8002aa6:	fa20 f008 	lsr.w	r0, r0, r8
 8002aaa:	fa22 f20c 	lsr.w	r2, r2, ip
 8002aae:	fa03 fe0e 	lsl.w	lr, r3, lr
 8002ab2:	fa02 f305 	lsl.w	r3, r2, r5
 8002ab6:	ea41 0e0e 	orr.w	lr, r1, lr
 8002aba:	fa00 f106 	lsl.w	r1, r0, r6
 8002abe:	ea4e 0101 	orr.w	r1, lr, r1
 8002ac2:	430b      	orrs	r3, r1
 8002ac4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002ac8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002acc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ad0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    }    
#endif /* STM32F756xx || STM32F746xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002ad8:	4c0b      	ldr	r4, [pc, #44]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x610>)
 8002ada:	6823      	ldr	r3, [r4, #0]
 8002adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae0:	6023      	str	r3, [r4, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ae2:	f000 fdc3 	bl	800366c <HAL_GetTick>
 8002ae6:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002ae8:	6823      	ldr	r3, [r4, #0]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	f140 809c 	bpl.w	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x730>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002af0:	2000      	movs	r0, #0
 8002af2:	e0a0      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002af4:	f000 fdba 	bl	800366c <HAL_GetTick>
 8002af8:	1b80      	subs	r0, r0, r6
 8002afa:	2864      	cmp	r0, #100	; 0x64
 8002afc:	d999      	bls.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x53a>
 8002afe:	e55b      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b00:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b02:	b133      	cbz	r3, 8002b12 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8002b04:	e79b      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x546>
 8002b06:	bf00      	nop
 8002b08:	40023800 	.word	0x40023800
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d197      	bne.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x54a>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 8002b12:	4f4a      	ldr	r7, [pc, #296]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x744>)
 8002b14:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 8002b18:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002b1c:	fa9c f9ac 	rbit	r9, ip
 8002b20:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8002b24:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8002b28:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002b2c:	fa96 fea6 	rbit	lr, r6
 8002b30:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8002b34:	fabe fe8e 	clz	lr, lr
 8002b38:	fa9a faaa 	rbit	sl, sl
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b3c:	faba fa8a 	clz	sl, sl
 8002b40:	fa9c fcac 	rbit	ip, ip
 8002b44:	f04f 6870 	mov.w	r8, #251658240	; 0xf000000
 8002b48:	fabc fc8c 	clz	ip, ip
 8002b4c:	fa98 f8a8 	rbit	r8, r8
 8002b50:	fab8 f888 	clz	r8, r8
 8002b54:	fa96 f6a6 	rbit	r6, r6
 8002b58:	69a1      	ldr	r1, [r4, #24]
 8002b5a:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8002b5e:	6963      	ldr	r3, [r4, #20]
 8002b60:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8002b64:	fa01 f808 	lsl.w	r8, r1, r8
 8002b68:	fa20 f009 	lsr.w	r0, r0, r9
 8002b6c:	fa03 f30a 	lsl.w	r3, r3, sl
 8002b70:	fa22 f20e 	lsr.w	r2, r2, lr
 8002b74:	fab6 f686 	clz	r6, r6
 8002b78:	fa00 f10c 	lsl.w	r1, r0, ip
 8002b7c:	ea43 0308 	orr.w	r3, r3, r8
 8002b80:	4319      	orrs	r1, r3
 8002b82:	fa02 f306 	lsl.w	r3, r2, r6
 8002b86:	430b      	orrs	r3, r1
 8002b88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b90:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002b92:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002b96:	3a01      	subs	r2, #1
 8002b98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002b9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002ba0:	e74f      	b.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002ba2:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002ba4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ba8:	f47f af4e 	bne.w	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8002bac:	4f23      	ldr	r7, [pc, #140]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x744>)
 8002bae:	f04f 6c70 	mov.w	ip, #251658240	; 0xf000000
 8002bb2:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002bb6:	fa9c f9ac 	rbit	r9, ip
 8002bba:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8002bbe:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8002bc2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002bc6:	fa96 fea6 	rbit	lr, r6
 8002bca:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8002bce:	fabe fe8e 	clz	lr, lr
 8002bd2:	fa9a faaa 	rbit	sl, sl
 8002bd6:	f44f 3840 	mov.w	r8, #196608	; 0x30000
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002bda:	faba fa8a 	clz	sl, sl
 8002bde:	fa98 f8a8 	rbit	r8, r8
 8002be2:	fab8 f888 	clz	r8, r8
 8002be6:	fa9c fcac 	rbit	ip, ip
 8002bea:	fabc fc8c 	clz	ip, ip
 8002bee:	fa96 f6a6 	rbit	r6, r6
 8002bf2:	6a21      	ldr	r1, [r4, #32]
 8002bf4:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8002bf8:	6963      	ldr	r3, [r4, #20]
 8002bfa:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8002bfe:	fa01 f808 	lsl.w	r8, r1, r8
 8002c02:	fa20 f009 	lsr.w	r0, r0, r9
 8002c06:	fa03 f30a 	lsl.w	r3, r3, sl
 8002c0a:	fab6 f686 	clz	r6, r6
 8002c0e:	fa00 f10c 	lsl.w	r1, r0, ip
 8002c12:	fa22 f20e 	lsr.w	r2, r2, lr
 8002c16:	ea43 0308 	orr.w	r3, r3, r8
 8002c1a:	4319      	orrs	r1, r3
 8002c1c:	fa02 f306 	lsl.w	r3, r2, r6
 8002c20:	430b      	orrs	r3, r1
 8002c22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c26:	e70f      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x550>
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c28:	f000 fd20 	bl	800366c <HAL_GetTick>
 8002c2c:	1b40      	subs	r0, r0, r5
 8002c2e:	2864      	cmp	r0, #100	; 0x64
 8002c30:	f67f af5a 	bls.w	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
 8002c34:	e4c0      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8002c36:	b003      	add	sp, #12
 8002c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c3c:	40023800 	.word	0x40023800

08002c40 <HAL_RCC_OscConfig>:
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c40:	6803      	ldr	r3, [r0, #0]
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c42:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c46:	07dd      	lsls	r5, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c48:	4604      	mov	r4, r0
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c4a:	d403      	bmi.n	8002c54 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c4c:	6823      	ldr	r3, [r4, #0]
 8002c4e:	0798      	lsls	r0, r3, #30
 8002c50:	d46d      	bmi.n	8002d2e <HAL_RCC_OscConfig+0xee>
 8002c52:	e0c0      	b.n	8002dd6 <HAL_RCC_OscConfig+0x196>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002c54:	4ba2      	ldr	r3, [pc, #648]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	f002 020c 	and.w	r2, r2, #12
 8002c5c:	2a04      	cmp	r2, #4
 8002c5e:	d007      	beq.n	8002c70 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	f002 020c 	and.w	r2, r2, #12
 8002c66:	2a08      	cmp	r2, #8
 8002c68:	d10b      	bne.n	8002c82 <HAL_RCC_OscConfig+0x42>
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	0259      	lsls	r1, r3, #9
 8002c6e:	d508      	bpl.n	8002c82 <HAL_RCC_OscConfig+0x42>
    {
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c70:	4b9b      	ldr	r3, [pc, #620]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	039a      	lsls	r2, r3, #14
 8002c76:	d5e9      	bpl.n	8002c4c <HAL_RCC_OscConfig+0xc>
 8002c78:	6863      	ldr	r3, [r4, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1e6      	bne.n	8002c4c <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8002c7e:	2001      	movs	r0, #1
 8002c80:	e1ad      	b.n	8002fde <HAL_RCC_OscConfig+0x39e>
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8002c82:	4d97      	ldr	r5, [pc, #604]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002c84:	682b      	ldr	r3, [r5, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c86:	462e      	mov	r6, r5
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8002c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c8c:	602b      	str	r3, [r5, #0]
 8002c8e:	682b      	ldr	r3, [r5, #0]
 8002c90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c94:	602b      	str	r3, [r5, #0]
 8002c96:	682b      	ldr	r3, [r5, #0]
 8002c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c9c:	602b      	str	r3, [r5, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c9e:	f000 fce5 	bl	800366c <HAL_GetTick>
 8002ca2:	4607      	mov	r7, r0
      
      /* Wait till HSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ca4:	6833      	ldr	r3, [r6, #0]
 8002ca6:	4d8e      	ldr	r5, [pc, #568]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002ca8:	039b      	lsls	r3, r3, #14
 8002caa:	d506      	bpl.n	8002cba <HAL_RCC_OscConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cac:	f000 fcde 	bl	800366c <HAL_GetTick>
 8002cb0:	1bc0      	subs	r0, r0, r7
 8002cb2:	2864      	cmp	r0, #100	; 0x64
 8002cb4:	d9f6      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x64>
        {
          return HAL_TIMEOUT;
 8002cb6:	2003      	movs	r0, #3
 8002cb8:	e191      	b.n	8002fde <HAL_RCC_OscConfig+0x39e>
        }
      }
      
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cba:	682b      	ldr	r3, [r5, #0]
 8002cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc0:	602b      	str	r3, [r5, #0]
 8002cc2:	6863      	ldr	r3, [r4, #4]
 8002cc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cc8:	d103      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x92>
 8002cca:	682b      	ldr	r3, [r5, #0]
 8002ccc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cd0:	e005      	b.n	8002cde <HAL_RCC_OscConfig+0x9e>
 8002cd2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cd6:	d108      	bne.n	8002cea <HAL_RCC_OscConfig+0xaa>
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cde:	602b      	str	r3, [r5, #0]
 8002ce0:	682b      	ldr	r3, [r5, #0]
 8002ce2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce6:	602b      	str	r3, [r5, #0]
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0xbc>
 8002cea:	682a      	ldr	r2, [r5, #0]
 8002cec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cf0:	602a      	str	r2, [r5, #0]
 8002cf2:	682a      	ldr	r2, [r5, #0]
 8002cf4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002cf8:	602a      	str	r2, [r5, #0]
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cfa:	b163      	cbz	r3, 8002d16 <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfc:	f000 fcb6 	bl	800366c <HAL_GetTick>
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d00:	4d77      	ldr	r5, [pc, #476]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d02:	4606      	mov	r6, r0
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	039f      	lsls	r7, r3, #14
 8002d08:	d4a0      	bmi.n	8002c4c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d0a:	f000 fcaf 	bl	800366c <HAL_GetTick>
 8002d0e:	1b80      	subs	r0, r0, r6
 8002d10:	2864      	cmp	r0, #100	; 0x64
 8002d12:	d9f7      	bls.n	8002d04 <HAL_RCC_OscConfig+0xc4>
 8002d14:	e7cf      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d16:	f000 fca9 	bl	800366c <HAL_GetTick>
 8002d1a:	4606      	mov	r6, r0
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1c:	682b      	ldr	r3, [r5, #0]
 8002d1e:	0398      	lsls	r0, r3, #14
 8002d20:	d594      	bpl.n	8002c4c <HAL_RCC_OscConfig+0xc>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d22:	f000 fca3 	bl	800366c <HAL_GetTick>
 8002d26:	1b80      	subs	r0, r0, r6
 8002d28:	2864      	cmp	r0, #100	; 0x64
 8002d2a:	d9f7      	bls.n	8002d1c <HAL_RCC_OscConfig+0xdc>
 8002d2c:	e7c3      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d2e:	4b6c      	ldr	r3, [pc, #432]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	f012 0f0c 	tst.w	r2, #12
 8002d36:	d007      	beq.n	8002d48 <HAL_RCC_OscConfig+0x108>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	f002 020c 	and.w	r2, r2, #12
 8002d3e:	2a08      	cmp	r2, #8
 8002d40:	d117      	bne.n	8002d72 <HAL_RCC_OscConfig+0x132>
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	0259      	lsls	r1, r3, #9
 8002d46:	d414      	bmi.n	8002d72 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d48:	4b65      	ldr	r3, [pc, #404]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	0792      	lsls	r2, r2, #30
 8002d4e:	d502      	bpl.n	8002d56 <HAL_RCC_OscConfig+0x116>
 8002d50:	68e2      	ldr	r2, [r4, #12]
 8002d52:	2a01      	cmp	r2, #1
 8002d54:	d193      	bne.n	8002c7e <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	21f8      	movs	r1, #248	; 0xf8
 8002d5a:	fa91 f1a1 	rbit	r1, r1
 8002d5e:	6920      	ldr	r0, [r4, #16]
 8002d60:	fab1 f181 	clz	r1, r1
 8002d64:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002d68:	fa00 f101 	lsl.w	r1, r0, r1
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d70:	e031      	b.n	8002dd6 <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d72:	68e3      	ldr	r3, [r4, #12]
 8002d74:	4d5a      	ldr	r5, [pc, #360]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002d76:	b1f3      	cbz	r3, 8002db6 <HAL_RCC_OscConfig+0x176>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d78:	682b      	ldr	r3, [r5, #0]
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d80:	f000 fc74 	bl	800366c <HAL_GetTick>
 8002d84:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d86:	682b      	ldr	r3, [r5, #0]
 8002d88:	4855      	ldr	r0, [pc, #340]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002d8a:	079f      	lsls	r7, r3, #30
 8002d8c:	d405      	bmi.n	8002d9a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d8e:	f000 fc6d 	bl	800366c <HAL_GetTick>
 8002d92:	1b80      	subs	r0, r0, r6
 8002d94:	2864      	cmp	r0, #100	; 0x64
 8002d96:	d9f6      	bls.n	8002d86 <HAL_RCC_OscConfig+0x146>
 8002d98:	e78d      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d9a:	6803      	ldr	r3, [r0, #0]
 8002d9c:	22f8      	movs	r2, #248	; 0xf8
 8002d9e:	fa92 f2a2 	rbit	r2, r2
 8002da2:	6921      	ldr	r1, [r4, #16]
 8002da4:	fab2 f282 	clz	r2, r2
 8002da8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002dac:	fa01 f202 	lsl.w	r2, r1, r2
 8002db0:	4313      	orrs	r3, r2
 8002db2:	6003      	str	r3, [r0, #0]
 8002db4:	e00f      	b.n	8002dd6 <HAL_RCC_OscConfig+0x196>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002db6:	682b      	ldr	r3, [r5, #0]
 8002db8:	f023 0301 	bic.w	r3, r3, #1
 8002dbc:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dbe:	f000 fc55 	bl	800366c <HAL_GetTick>
 8002dc2:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc4:	682b      	ldr	r3, [r5, #0]
 8002dc6:	0799      	lsls	r1, r3, #30
 8002dc8:	d505      	bpl.n	8002dd6 <HAL_RCC_OscConfig+0x196>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dca:	f000 fc4f 	bl	800366c <HAL_GetTick>
 8002dce:	1b80      	subs	r0, r0, r6
 8002dd0:	2864      	cmp	r0, #100	; 0x64
 8002dd2:	d9f7      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x184>
 8002dd4:	e76f      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd6:	6823      	ldr	r3, [r4, #0]
 8002dd8:	071a      	lsls	r2, r3, #28
 8002dda:	d403      	bmi.n	8002de4 <HAL_RCC_OscConfig+0x1a4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ddc:	6823      	ldr	r3, [r4, #0]
 8002dde:	075b      	lsls	r3, r3, #29
 8002de0:	d569      	bpl.n	8002eb6 <HAL_RCC_OscConfig+0x276>
 8002de2:	e022      	b.n	8002e2a <HAL_RCC_OscConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002de4:	6963      	ldr	r3, [r4, #20]
 8002de6:	4d3e      	ldr	r5, [pc, #248]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002de8:	b17b      	cbz	r3, 8002e0a <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dea:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	676b      	str	r3, [r5, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df2:	f000 fc3b 	bl	800366c <HAL_GetTick>
 8002df6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002df8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002dfa:	079f      	lsls	r7, r3, #30
 8002dfc:	d4ee      	bmi.n	8002ddc <HAL_RCC_OscConfig+0x19c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dfe:	f000 fc35 	bl	800366c <HAL_GetTick>
 8002e02:	1b80      	subs	r0, r0, r6
 8002e04:	2864      	cmp	r0, #100	; 0x64
 8002e06:	d9f7      	bls.n	8002df8 <HAL_RCC_OscConfig+0x1b8>
 8002e08:	e755      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e0a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	676b      	str	r3, [r5, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e12:	f000 fc2b 	bl	800366c <HAL_GetTick>
 8002e16:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e18:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002e1a:	0798      	lsls	r0, r3, #30
 8002e1c:	d5de      	bpl.n	8002ddc <HAL_RCC_OscConfig+0x19c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e1e:	f000 fc25 	bl	800366c <HAL_GetTick>
 8002e22:	1b80      	subs	r0, r0, r6
 8002e24:	2864      	cmp	r0, #100	; 0x64
 8002e26:	d9f7      	bls.n	8002e18 <HAL_RCC_OscConfig+0x1d8>
 8002e28:	e745      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002e2c:	4d2d      	ldr	r5, [pc, #180]	; (8002ee4 <HAL_RCC_OscConfig+0x2a4>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e2e:	9301      	str	r3, [sp, #4]
 8002e30:	4b2b      	ldr	r3, [pc, #172]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002e32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e34:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e38:	641a      	str	r2, [r3, #64]	; 0x40
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e40:	9301      	str	r3, [sp, #4]
 8002e42:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002e44:	682b      	ldr	r3, [r5, #0]
 8002e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e4a:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e4c:	f000 fc0e 	bl	800366c <HAL_GetTick>
 8002e50:	4606      	mov	r6, r0
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002e52:	682b      	ldr	r3, [r5, #0]
 8002e54:	05d9      	lsls	r1, r3, #23
 8002e56:	d531      	bpl.n	8002ebc <HAL_RCC_OscConfig+0x27c>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8002e58:	4d21      	ldr	r5, [pc, #132]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f241 3888 	movw	r8, #5000	; 0x1388
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8002e5e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e60:	462e      	mov	r6, r5
        return HAL_TIMEOUT;
      }      
    }
    
    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	672b      	str	r3, [r5, #112]	; 0x70
 8002e68:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e6a:	f023 0304 	bic.w	r3, r3, #4
 8002e6e:	672b      	str	r3, [r5, #112]	; 0x70
 8002e70:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e72:	f023 0301 	bic.w	r3, r3, #1
 8002e76:	672b      	str	r3, [r5, #112]	; 0x70
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e78:	f000 fbf8 	bl	800366c <HAL_GetTick>
 8002e7c:	4607      	mov	r7, r0
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e7e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8002e80:	4d17      	ldr	r5, [pc, #92]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
 8002e82:	079a      	lsls	r2, r3, #30
 8002e84:	d420      	bmi.n	8002ec8 <HAL_RCC_OscConfig+0x288>
        return HAL_TIMEOUT;
      }    
    } 
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e86:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e88:	f023 0301 	bic.w	r3, r3, #1
 8002e8c:	672b      	str	r3, [r5, #112]	; 0x70
 8002e8e:	68a3      	ldr	r3, [r4, #8]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d11f      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x294>
 8002e94:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e96:	f023 0304 	bic.w	r3, r3, #4
 8002e9a:	672b      	str	r3, [r5, #112]	; 0x70
 8002e9c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e9e:	f043 0301 	orr.w	r3, r3, #1
 8002ea2:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea4:	f000 fbe2 	bl	800366c <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea8:	4d0d      	ldr	r5, [pc, #52]	; (8002ee0 <HAL_RCC_OscConfig+0x2a0>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eaa:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eac:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002eb2:	079b      	lsls	r3, r3, #30
 8002eb4:	d522      	bpl.n	8002efc <HAL_RCC_OscConfig+0x2bc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eb6:	69a2      	ldr	r2, [r4, #24]
 8002eb8:	bba2      	cbnz	r2, 8002f24 <HAL_RCC_OscConfig+0x2e4>
 8002eba:	e076      	b.n	8002faa <HAL_RCC_OscConfig+0x36a>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002ebc:	f000 fbd6 	bl	800366c <HAL_GetTick>
 8002ec0:	1b80      	subs	r0, r0, r6
 8002ec2:	2864      	cmp	r0, #100	; 0x64
 8002ec4:	d9c5      	bls.n	8002e52 <HAL_RCC_OscConfig+0x212>
 8002ec6:	e6f6      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
    tickstart = HAL_GetTick();
    
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ec8:	f000 fbd0 	bl	800366c <HAL_GetTick>
 8002ecc:	1bc0      	subs	r0, r0, r7
 8002ece:	4540      	cmp	r0, r8
 8002ed0:	d9d5      	bls.n	8002e7e <HAL_RCC_OscConfig+0x23e>
 8002ed2:	e6f0      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
        return HAL_TIMEOUT;
      }    
    } 
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ed4:	2b05      	cmp	r3, #5
 8002ed6:	d107      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x2a8>
 8002ed8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002eda:	f043 0304 	orr.w	r3, r3, #4
 8002ede:	e7dc      	b.n	8002e9a <HAL_RCC_OscConfig+0x25a>
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40007000 	.word	0x40007000
 8002ee8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002eea:	f022 0204 	bic.w	r2, r2, #4
 8002eee:	672a      	str	r2, [r5, #112]	; 0x70
 8002ef0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002ef2:	f022 0201 	bic.w	r2, r2, #1
 8002ef6:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ef8:	b133      	cbz	r3, 8002f08 <HAL_RCC_OscConfig+0x2c8>
 8002efa:	e7d3      	b.n	8002ea4 <HAL_RCC_OscConfig+0x264>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002efc:	f000 fbb6 	bl	800366c <HAL_GetTick>
 8002f00:	1b80      	subs	r0, r0, r6
 8002f02:	42b8      	cmp	r0, r7
 8002f04:	d9d4      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x270>
 8002f06:	e6d6      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f08:	f000 fbb0 	bl	800366c <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f0c:	f241 3788 	movw	r7, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f10:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f12:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002f14:	0798      	lsls	r0, r3, #30
 8002f16:	d5ce      	bpl.n	8002eb6 <HAL_RCC_OscConfig+0x276>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f18:	f000 fba8 	bl	800366c <HAL_GetTick>
 8002f1c:	1b80      	subs	r0, r0, r6
 8002f1e:	42b8      	cmp	r0, r7
 8002f20:	d9f7      	bls.n	8002f12 <HAL_RCC_OscConfig+0x2d2>
 8002f22:	e6c8      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f24:	4d2f      	ldr	r5, [pc, #188]	; (8002fe4 <HAL_RCC_OscConfig+0x3a4>)
 8002f26:	68ab      	ldr	r3, [r5, #8]
 8002f28:	f003 030c 	and.w	r3, r3, #12
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	f43f aea6 	beq.w	8002c7e <HAL_RCC_OscConfig+0x3e>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f32:	682b      	ldr	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f34:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f3a:	602b      	str	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f3c:	d143      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x386>
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3e:	f000 fb95 	bl	800366c <HAL_GetTick>
 8002f42:	4607      	mov	r7, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f44:	682b      	ldr	r3, [r5, #0]
 8002f46:	4e27      	ldr	r6, [pc, #156]	; (8002fe4 <HAL_RCC_OscConfig+0x3a4>)
 8002f48:	0199      	lsls	r1, r3, #6
 8002f4a:	d430      	bmi.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f4c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002f50:	fa92 f2a2 	rbit	r2, r2
 8002f54:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }
        
        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f58:	fab2 f082 	clz	r0, r2
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8002f64:	fab3 f583 	clz	r5, r3
 8002f68:	fa92 f2a2 	rbit	r2, r2
 8002f6c:	6a23      	ldr	r3, [r4, #32]
 8002f6e:	fab2 f182 	clz	r1, r2
 8002f72:	69e7      	ldr	r7, [r4, #28]
 8002f74:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002f76:	431f      	orrs	r7, r3
 8002f78:	4082      	lsls	r2, r0
 8002f7a:	f047 5300 	orr.w	r3, r7, #536870912	; 0x20000000
 8002f7e:	ea43 0002 	orr.w	r0, r3, r2
 8002f82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002f84:	085a      	lsrs	r2, r3, #1
 8002f86:	3a01      	subs	r2, #1
 8002f88:	fa02 f305 	lsl.w	r3, r2, r5
 8002f8c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002f8e:	4303      	orrs	r3, r0
 8002f90:	408a      	lsls	r2, r1
 8002f92:	4313      	orrs	r3, r2
 8002f94:	6073      	str	r3, [r6, #4]
                             RCC_OscInitStruct->PLL.PLLM,
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f96:	6833      	ldr	r3, [r6, #0]
 8002f98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f9c:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9e:	f000 fb65 	bl	800366c <HAL_GetTick>
 8002fa2:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fa4:	6833      	ldr	r3, [r6, #0]
 8002fa6:	019a      	lsls	r2, r3, #6
 8002fa8:	d507      	bpl.n	8002fba <HAL_RCC_OscConfig+0x37a>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002faa:	2000      	movs	r0, #0
 8002fac:	e017      	b.n	8002fde <HAL_RCC_OscConfig+0x39e>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fae:	f000 fb5d 	bl	800366c <HAL_GetTick>
 8002fb2:	1bc0      	subs	r0, r0, r7
 8002fb4:	2864      	cmp	r0, #100	; 0x64
 8002fb6:	d9c5      	bls.n	8002f44 <HAL_RCC_OscConfig+0x304>
 8002fb8:	e67d      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fba:	f000 fb57 	bl	800366c <HAL_GetTick>
 8002fbe:	1b00      	subs	r0, r0, r4
 8002fc0:	2864      	cmp	r0, #100	; 0x64
 8002fc2:	d9ef      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x364>
 8002fc4:	e677      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc6:	f000 fb51 	bl	800366c <HAL_GetTick>
 8002fca:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fcc:	682b      	ldr	r3, [r5, #0]
 8002fce:	019b      	lsls	r3, r3, #6
 8002fd0:	d5eb      	bpl.n	8002faa <HAL_RCC_OscConfig+0x36a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fd2:	f000 fb4b 	bl	800366c <HAL_GetTick>
 8002fd6:	1b00      	subs	r0, r0, r4
 8002fd8:	2864      	cmp	r0, #100	; 0x64
 8002fda:	d9f7      	bls.n	8002fcc <HAL_RCC_OscConfig+0x38c>
 8002fdc:	e66b      	b.n	8002cb6 <HAL_RCC_OscConfig+0x76>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002fde:	b002      	add	sp, #8
 8002fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fe4:	40023800 	.word	0x40023800

08002fe8 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
     must be correctly programmed according to the frequency of the CPU clock 
     (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002fe8:	4a6c      	ldr	r2, [pc, #432]	; (800319c <HAL_RCC_ClockConfig+0x1b4>)
 8002fea:	6813      	ldr	r3, [r2, #0]
 8002fec:	f003 030f 	and.w	r3, r3, #15
 8002ff0:	428b      	cmp	r3, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
     must be correctly programmed according to the frequency of the CPU clock 
     (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002ffa:	d266      	bcs.n	80030ca <HAL_RCC_ClockConfig+0xe2>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ffc:	6813      	ldr	r3, [r2, #0]
 8002ffe:	f023 030f 	bic.w	r3, r3, #15
 8003002:	430b      	orrs	r3, r1
 8003004:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003006:	6813      	ldr	r3, [r2, #0]
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	4299      	cmp	r1, r3
 800300e:	d002      	beq.n	8003016 <HAL_RCC_ClockConfig+0x2e>
    {
      return HAL_ERROR;
 8003010:	2001      	movs	r0, #1
 8003012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }

    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003016:	6801      	ldr	r1, [r0, #0]
 8003018:	078f      	lsls	r7, r1, #30
 800301a:	d506      	bpl.n	800302a <HAL_RCC_ClockConfig+0x42>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800301c:	4860      	ldr	r0, [pc, #384]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
 800301e:	6883      	ldr	r3, [r0, #8]
 8003020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003024:	68a3      	ldr	r3, [r4, #8]
 8003026:	4313      	orrs	r3, r2
 8003028:	6083      	str	r3, [r0, #8]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/ 
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800302a:	07ce      	lsls	r6, r1, #31
 800302c:	d40b      	bmi.n	8003046 <HAL_RCC_ClockConfig+0x5e>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800302e:	6821      	ldr	r1, [r4, #0]
 8003030:	074d      	lsls	r5, r1, #29
 8003032:	f140 80a3 	bpl.w	800317c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003036:	485a      	ldr	r0, [pc, #360]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003038:	6883      	ldr	r3, [r0, #8]
 800303a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800303e:	68e3      	ldr	r3, [r4, #12]
 8003040:	4313      	orrs	r3, r2
 8003042:	6083      	str	r3, [r0, #8]
 8003044:	e09a      	b.n	800317c <HAL_RCC_ClockConfig+0x194>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003046:	6862      	ldr	r2, [r4, #4]
 8003048:	4b55      	ldr	r3, [pc, #340]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
 800304a:	2a01      	cmp	r2, #1
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304c:	6819      	ldr	r1, [r3, #0]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800304e:	d102      	bne.n	8003056 <HAL_RCC_ClockConfig+0x6e>
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003050:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 8003054:	e006      	b.n	8003064 <HAL_RCC_ClockConfig+0x7c>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003056:	2a02      	cmp	r2, #2
 8003058:	d102      	bne.n	8003060 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800305a:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 800305e:	e001      	b.n	8003064 <HAL_RCC_ClockConfig+0x7c>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003060:	f011 0f02 	tst.w	r1, #2
 8003064:	d0d4      	beq.n	8003010 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }

      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003066:	6899      	ldr	r1, [r3, #8]
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003068:	f241 3788 	movw	r7, #5000	; 0x1388
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800306c:	4e4c      	ldr	r6, [pc, #304]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
        {
          return HAL_ERROR;
        }
      }

      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800306e:	f021 0103 	bic.w	r1, r1, #3
 8003072:	430a      	orrs	r2, r1
 8003074:	609a      	str	r2, [r3, #8]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003076:	f000 faf9 	bl	800366c <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800307a:	6863      	ldr	r3, [r4, #4]
        }
      }

      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307c:	4605      	mov	r5, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800307e:	2b01      	cmp	r3, #1
 8003080:	d10c      	bne.n	800309c <HAL_RCC_ClockConfig+0xb4>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003082:	68b3      	ldr	r3, [r6, #8]
 8003084:	f003 030c 	and.w	r3, r3, #12
 8003088:	2b04      	cmp	r3, #4
 800308a:	d0d0      	beq.n	800302e <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308c:	f000 faee 	bl	800366c <HAL_GetTick>
 8003090:	1b40      	subs	r0, r0, r5
 8003092:	42b8      	cmp	r0, r7
 8003094:	d9f5      	bls.n	8003082 <HAL_RCC_ClockConfig+0x9a>
          {
            return HAL_TIMEOUT;
 8003096:	2003      	movs	r0, #3
 8003098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800309c:	2b02      	cmp	r3, #2
 800309e:	d10f      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xd8>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030a0:	68b3      	ldr	r3, [r6, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d0c1      	beq.n	800302e <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030aa:	f000 fadf 	bl	800366c <HAL_GetTick>
 80030ae:	1b40      	subs	r0, r0, r5
 80030b0:	42b8      	cmp	r0, r7
 80030b2:	d9f5      	bls.n	80030a0 <HAL_RCC_ClockConfig+0xb8>
 80030b4:	e7ef      	b.n	8003096 <HAL_RCC_ClockConfig+0xae>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b6:	f000 fad9 	bl	800366c <HAL_GetTick>
 80030ba:	1b40      	subs	r0, r0, r5
 80030bc:	42b8      	cmp	r0, r7
 80030be:	d8ea      	bhi.n	8003096 <HAL_RCC_ClockConfig+0xae>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030c0:	68b3      	ldr	r3, [r6, #8]
 80030c2:	f013 0f0c 	tst.w	r3, #12
 80030c6:	d1f6      	bne.n	80030b6 <HAL_RCC_ClockConfig+0xce>
 80030c8:	e7b1      	b.n	800302e <HAL_RCC_ClockConfig+0x46>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration --------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030ca:	6801      	ldr	r1, [r0, #0]
 80030cc:	0788      	lsls	r0, r1, #30
 80030ce:	d506      	bpl.n	80030de <HAL_RCC_ClockConfig+0xf6>
    {
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d0:	4833      	ldr	r0, [pc, #204]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
 80030d2:	6883      	ldr	r3, [r0, #8]
 80030d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030d8:	68a3      	ldr	r3, [r4, #8]
 80030da:	4313      	orrs	r3, r2
 80030dc:	6083      	str	r3, [r0, #8]
    }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030de:	07ca      	lsls	r2, r1, #31
 80030e0:	d40b      	bmi.n	80030fa <HAL_RCC_ClockConfig+0x112>
        }
      }
    }
    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e2:	4a2e      	ldr	r2, [pc, #184]	; (800319c <HAL_RCC_ClockConfig+0x1b4>)
 80030e4:	6813      	ldr	r3, [r2, #0]
 80030e6:	f023 030f 	bic.w	r3, r3, #15
 80030ea:	432b      	orrs	r3, r5
 80030ec:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80030ee:	6813      	ldr	r3, [r2, #0]
 80030f0:	f003 030f 	and.w	r3, r3, #15
 80030f4:	429d      	cmp	r5, r3
 80030f6:	d18b      	bne.n	8003010 <HAL_RCC_ClockConfig+0x28>
 80030f8:	e799      	b.n	800302e <HAL_RCC_ClockConfig+0x46>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030fa:	6862      	ldr	r2, [r4, #4]
 80030fc:	4b28      	ldr	r3, [pc, #160]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
 80030fe:	2a01      	cmp	r2, #1
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003100:	6819      	ldr	r1, [r3, #0]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {    
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003102:	d102      	bne.n	800310a <HAL_RCC_ClockConfig+0x122>
      {
        /* Check the HSE ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003104:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 8003108:	e006      	b.n	8003118 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800310a:	2a02      	cmp	r2, #2
 800310c:	d102      	bne.n	8003114 <HAL_RCC_ClockConfig+0x12c>
      {
        /* Check the PLL ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800310e:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 8003112:	e001      	b.n	8003118 <HAL_RCC_ClockConfig+0x130>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */  
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003114:	f011 0f02 	tst.w	r1, #2
 8003118:	f43f af7a 	beq.w	8003010 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800311c:	6899      	ldr	r1, [r3, #8]
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800311e:	f241 3888 	movw	r8, #5000	; 0x1388
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003122:	4f1f      	ldr	r7, [pc, #124]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
        {
          return HAL_ERROR;
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003124:	f021 0103 	bic.w	r1, r1, #3
 8003128:	430a      	orrs	r2, r1
 800312a:	609a      	str	r2, [r3, #8]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800312c:	f000 fa9e 	bl	800366c <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003130:	6863      	ldr	r3, [r4, #4]
          return HAL_ERROR;
        }
      }
      __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003132:	4606      	mov	r6, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003134:	2b01      	cmp	r3, #1
 8003136:	d10a      	bne.n	800314e <HAL_RCC_ClockConfig+0x166>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b04      	cmp	r3, #4
 8003140:	d0cf      	beq.n	80030e2 <HAL_RCC_ClockConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003142:	f000 fa93 	bl	800366c <HAL_GetTick>
 8003146:	1b80      	subs	r0, r0, r6
 8003148:	4540      	cmp	r0, r8
 800314a:	d9f5      	bls.n	8003138 <HAL_RCC_ClockConfig+0x150>
 800314c:	e7a3      	b.n	8003096 <HAL_RCC_ClockConfig+0xae>
          {
            return HAL_TIMEOUT;
          } 
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800314e:	2b02      	cmp	r3, #2
 8003150:	d10f      	bne.n	8003172 <HAL_RCC_ClockConfig+0x18a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f003 030c 	and.w	r3, r3, #12
 8003158:	2b08      	cmp	r3, #8
 800315a:	d0c2      	beq.n	80030e2 <HAL_RCC_ClockConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800315c:	f000 fa86 	bl	800366c <HAL_GetTick>
 8003160:	1b80      	subs	r0, r0, r6
 8003162:	4540      	cmp	r0, r8
 8003164:	d9f5      	bls.n	8003152 <HAL_RCC_ClockConfig+0x16a>
 8003166:	e796      	b.n	8003096 <HAL_RCC_ClockConfig+0xae>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003168:	f000 fa80 	bl	800366c <HAL_GetTick>
 800316c:	1b80      	subs	r0, r0, r6
 800316e:	4540      	cmp	r0, r8
 8003170:	d891      	bhi.n	8003096 <HAL_RCC_ClockConfig+0xae>
          } 
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f013 0f0c 	tst.w	r3, #12
 8003178:	d1f6      	bne.n	8003168 <HAL_RCC_ClockConfig+0x180>
 800317a:	e7b2      	b.n	80030e2 <HAL_RCC_ClockConfig+0xfa>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800317c:	070b      	lsls	r3, r1, #28
 800317e:	d507      	bpl.n	8003190 <HAL_RCC_ClockConfig+0x1a8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003180:	4a07      	ldr	r2, [pc, #28]	; (80031a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003182:	6921      	ldr	r1, [r4, #16]
 8003184:	6893      	ldr	r3, [r2, #8]
 8003186:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800318a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800318e:	6093      	str	r3, [r2, #8]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003190:	2000      	movs	r0, #0
 8003192:	f000 fa46 	bl	8003622 <HAL_InitTick>
  
  return HAL_OK;
 8003196:	2000      	movs	r0, #0
}
 8003198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800319c:	40023c00 	.word	0x40023c00
 80031a0:	40023800 	.word	0x40023800

080031a4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031a4:	491b      	ldr	r1, [pc, #108]	; (8003214 <HAL_RCC_GetSysClockFreq+0x70>)
 80031a6:	688b      	ldr	r3, [r1, #8]
 80031a8:	f003 030c 	and.w	r3, r3, #12
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d02c      	beq.n	800320a <HAL_RCC_GetSysClockFreq+0x66>
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d12c      	bne.n	800320e <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031b4:	6848      	ldr	r0, [r1, #4]
 80031b6:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80031ba:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031bc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80031c0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80031c4:	684b      	ldr	r3, [r1, #4]
 80031c6:	fa92 f2a2 	rbit	r2, r2
 80031ca:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80031ce:	fab2 f282 	clz	r2, r2
 80031d2:	ea01 0103 	and.w	r1, r1, r3
 80031d6:	fa21 f102 	lsr.w	r1, r1, r2
 80031da:	bf14      	ite	ne
 80031dc:	4a0e      	ldrne	r2, [pc, #56]	; (8003218 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80031de:	4a0f      	ldreq	r2, [pc, #60]	; (800321c <HAL_RCC_GetSysClockFreq+0x78>)
 80031e0:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80031e4:	4a0b      	ldr	r2, [pc, #44]	; (8003214 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80031e6:	fb00 f301 	mul.w	r3, r0, r1
 80031ea:	f44f 3040 	mov.w	r0, #196608	; 0x30000
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80031ee:	6852      	ldr	r2, [r2, #4]
 80031f0:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80031f4:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80031f8:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80031fc:	fa22 f000 	lsr.w	r0, r2, r0
 8003200:	3001      	adds	r0, #1
 8003202:	0040      	lsls	r0, r0, #1
 8003204:	fbb3 f0f0 	udiv	r0, r3, r0
 8003208:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800320a:	4803      	ldr	r0, [pc, #12]	; (8003218 <HAL_RCC_GetSysClockFreq+0x74>)
 800320c:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800320e:	4803      	ldr	r0, [pc, #12]	; (800321c <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40023800 	.word	0x40023800
 8003218:	007a1200 	.word	0x007a1200
 800321c:	00f42400 	.word	0x00f42400

08003220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003220:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003222:	f7ff ffbf 	bl	80031a4 <HAL_RCC_GetSysClockFreq>
 8003226:	4b08      	ldr	r3, [pc, #32]	; (8003248 <HAL_RCC_GetHCLKFreq+0x28>)
 8003228:	22f0      	movs	r2, #240	; 0xf0
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	fa92 f2a2 	rbit	r2, r2
 8003230:	fab2 f282 	clz	r2, r2
 8003234:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003238:	40d3      	lsrs	r3, r2
 800323a:	4a04      	ldr	r2, [pc, #16]	; (800324c <HAL_RCC_GetHCLKFreq+0x2c>)
 800323c:	5cd3      	ldrb	r3, [r2, r3]
 800323e:	40d8      	lsrs	r0, r3
 8003240:	4b03      	ldr	r3, [pc, #12]	; (8003250 <HAL_RCC_GetHCLKFreq+0x30>)
 8003242:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8003244:	bd08      	pop	{r3, pc}
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
 800324c:	08006597 	.word	0x08006597
 8003250:	20000000 	.word	0x20000000

08003254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8003254:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003256:	f7ff ffe3 	bl	8003220 <HAL_RCC_GetHCLKFreq>
 800325a:	4b07      	ldr	r3, [pc, #28]	; (8003278 <HAL_RCC_GetPCLK1Freq+0x24>)
 800325c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	fa92 f2a2 	rbit	r2, r2
 8003266:	fab2 f282 	clz	r2, r2
 800326a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800326e:	40d3      	lsrs	r3, r2
 8003270:	4a02      	ldr	r2, [pc, #8]	; (800327c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003272:	5cd3      	ldrb	r3, [r2, r3]
}
 8003274:	40d8      	lsrs	r0, r3
 8003276:	bd08      	pop	{r3, pc}
 8003278:	40023800 	.word	0x40023800
 800327c:	08006597 	.word	0x08006597

08003280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003280:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8003282:	f7ff ffcd 	bl	8003220 <HAL_RCC_GetHCLKFreq>
 8003286:	4b07      	ldr	r3, [pc, #28]	; (80032a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003288:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	fa92 f2a2 	rbit	r2, r2
 8003292:	fab2 f282 	clz	r2, r2
 8003296:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800329a:	40d3      	lsrs	r3, r2
 800329c:	4a02      	ldr	r2, [pc, #8]	; (80032a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800329e:	5cd3      	ldrb	r3, [r2, r3]
} 
 80032a0:	40d8      	lsrs	r0, r3
 80032a2:	bd08      	pop	{r3, pc}
 80032a4:	40023800 	.word	0x40023800
 80032a8:	08006597 	.word	0x08006597

080032ac <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80032ac:	2300      	movs	r3, #0
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80032ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80032b0:	9301      	str	r3, [sp, #4]
 80032b2:	4b19      	ldr	r3, [pc, #100]	; (8003318 <HAL_PWREx_EnableOverDrive+0x6c>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80032b4:	4c19      	ldr	r4, [pc, #100]	; (800331c <HAL_PWREx_EnableOverDrive+0x70>)
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80032b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80032b8:	4625      	mov	r5, r4
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80032ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80032be:	641a      	str	r2, [r3, #64]	; 0x40
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c6:	9301      	str	r3, [sp, #4]
 80032c8:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d0:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032d2:	f000 f9cb 	bl	800366c <HAL_GetTick>
 80032d6:	4606      	mov	r6, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80032d8:	686b      	ldr	r3, [r5, #4]
 80032da:	4c10      	ldr	r4, [pc, #64]	; (800331c <HAL_PWREx_EnableOverDrive+0x70>)
 80032dc:	03da      	lsls	r2, r3, #15
 80032de:	d407      	bmi.n	80032f0 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80032e0:	f000 f9c4 	bl	800366c <HAL_GetTick>
 80032e4:	1b80      	subs	r0, r0, r6
 80032e6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80032ea:	d9f5      	bls.n	80032d8 <HAL_PWREx_EnableOverDrive+0x2c>
    {
      return HAL_TIMEOUT;
 80032ec:	2003      	movs	r0, #3
 80032ee:	e011      	b.n	8003314 <HAL_PWREx_EnableOverDrive+0x68>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80032f0:	6823      	ldr	r3, [r4, #0]
 80032f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032f6:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032f8:	f000 f9b8 	bl	800366c <HAL_GetTick>
 80032fc:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80032fe:	6863      	ldr	r3, [r4, #4]
 8003300:	039b      	lsls	r3, r3, #14
 8003302:	d406      	bmi.n	8003312 <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003304:	f000 f9b2 	bl	800366c <HAL_GetTick>
 8003308:	1b40      	subs	r0, r0, r5
 800330a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800330e:	d9f6      	bls.n	80032fe <HAL_PWREx_EnableOverDrive+0x52>
 8003310:	e7ec      	b.n	80032ec <HAL_PWREx_EnableOverDrive+0x40>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8003312:	2000      	movs	r0, #0
}
 8003314:	b002      	add	sp, #8
 8003316:	bd70      	pop	{r4, r5, r6, pc}
 8003318:	40023800 	.word	0x40023800
 800331c:	40007000 	.word	0x40007000

08003320 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003324:	4f72      	ldr	r7, [pc, #456]	; (80034f0 <HAL_GPIO_Init+0x1d0>)
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003326:	b085      	sub	sp, #20
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003328:	680b      	ldr	r3, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800332a:	2200      	movs	r2, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800332c:	f8df c1c8 	ldr.w	ip, [pc, #456]	; 80034f8 <HAL_GPIO_Init+0x1d8>
 8003330:	46be      	mov	lr, r7

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003332:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 80034fc <HAL_GPIO_Init+0x1dc>
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003336:	9301      	str	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003338:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800333a:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800333c:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800333e:	ea34 0303 	bics.w	r3, r4, r3
 8003342:	f040 80cd 	bne.w	80034e0 <HAL_GPIO_Init+0x1c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003346:	684d      	ldr	r5, [r1, #4]
 8003348:	f025 0a10 	bic.w	sl, r5, #16
 800334c:	f1ba 0f02 	cmp.w	sl, #2
 8003350:	d114      	bne.n	800337c <HAL_GPIO_Init+0x5c>
 8003352:	ea4f 09d2 	mov.w	r9, r2, lsr #3
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003356:	f002 0b07 	and.w	fp, r2, #7
 800335a:	230f      	movs	r3, #15
 800335c:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8003360:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003364:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003368:	fa03 f30b 	lsl.w	r3, r3, fp
 800336c:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003370:	690b      	ldr	r3, [r1, #16]
 8003372:	fa03 f30b 	lsl.w	r3, r3, fp
 8003376:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3] = temp;
 8003378:	f8c9 3020 	str.w	r3, [r9, #32]
 800337c:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003380:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003384:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003386:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800338a:	fa09 f90b 	lsl.w	r9, r9, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800338e:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003392:	fa06 f60b 	lsl.w	r6, r6, fp
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003396:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800339a:	f1ba 0f01 	cmp.w	sl, #1
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800339e:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80033a2:	ea43 0306 	orr.w	r3, r3, r6
      GPIOx->MODER = temp;
 80033a6:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80033a8:	d80f      	bhi.n	80033ca <HAL_GPIO_Init+0xaa>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033aa:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
 80033ac:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80033ae:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2));
 80033b2:	fa06 f60b 	lsl.w	r6, r6, fp
 80033b6:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 80033b8:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80033ba:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033be:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80033c0:	4096      	lsls	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033c2:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80033c6:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 80033c8:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033ca:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033cc:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80033d0:	688b      	ldr	r3, [r1, #8]
 80033d2:	fa03 f30b 	lsl.w	r3, r3, fp
 80033d6:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 80033da:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033dc:	00eb      	lsls	r3, r5, #3
 80033de:	d57f      	bpl.n	80034e0 <HAL_GPIO_Init+0x1c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e0:	2300      	movs	r3, #0
 80033e2:	f022 0903 	bic.w	r9, r2, #3

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033e6:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ea:	9303      	str	r3, [sp, #12]
 80033ec:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80033f0:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033f4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80033f8:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033fc:	4b3d      	ldr	r3, [pc, #244]	; (80034f4 <HAL_GPIO_Init+0x1d4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fe:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003402:	4298      	cmp	r0, r3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003404:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8003408:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 800340c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8003410:	9603      	str	r6, [sp, #12]
 8003412:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003414:	f04f 060f 	mov.w	r6, #15
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
 8003418:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800341c:	fa06 f60a 	lsl.w	r6, r6, sl
 8003420:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003424:	d024      	beq.n	8003470 <HAL_GPIO_Init+0x150>
 8003426:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800342a:	4298      	cmp	r0, r3
 800342c:	d022      	beq.n	8003474 <HAL_GPIO_Init+0x154>
 800342e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003432:	4298      	cmp	r0, r3
 8003434:	d020      	beq.n	8003478 <HAL_GPIO_Init+0x158>
 8003436:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800343a:	4298      	cmp	r0, r3
 800343c:	d01e      	beq.n	800347c <HAL_GPIO_Init+0x15c>
 800343e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003442:	4298      	cmp	r0, r3
 8003444:	d01c      	beq.n	8003480 <HAL_GPIO_Init+0x160>
 8003446:	4540      	cmp	r0, r8
 8003448:	d01c      	beq.n	8003484 <HAL_GPIO_Init+0x164>
 800344a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800344e:	4298      	cmp	r0, r3
 8003450:	d01a      	beq.n	8003488 <HAL_GPIO_Init+0x168>
 8003452:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003456:	4298      	cmp	r0, r3
 8003458:	d018      	beq.n	800348c <HAL_GPIO_Init+0x16c>
 800345a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800345e:	4298      	cmp	r0, r3
 8003460:	d016      	beq.n	8003490 <HAL_GPIO_Init+0x170>
 8003462:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003466:	4298      	cmp	r0, r3
 8003468:	bf14      	ite	ne
 800346a:	230a      	movne	r3, #10
 800346c:	2309      	moveq	r3, #9
 800346e:	e010      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003470:	2300      	movs	r3, #0
 8003472:	e00e      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003474:	2301      	movs	r3, #1
 8003476:	e00c      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003478:	2302      	movs	r3, #2
 800347a:	e00a      	b.n	8003492 <HAL_GPIO_Init+0x172>
 800347c:	2303      	movs	r3, #3
 800347e:	e008      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003480:	2304      	movs	r3, #4
 8003482:	e006      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003484:	2305      	movs	r3, #5
 8003486:	e004      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003488:	2306      	movs	r3, #6
 800348a:	e002      	b.n	8003492 <HAL_GPIO_Init+0x172>
 800348c:	2307      	movs	r3, #7
 800348e:	e000      	b.n	8003492 <HAL_GPIO_Init+0x172>
 8003490:	2308      	movs	r3, #8
 8003492:	fa03 f30a 	lsl.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003496:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800349a:	ea43 0306 	orr.w	r3, r3, r6
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 800349e:	ea6f 0604 	mvn.w	r6, r4
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
 80034a2:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034a6:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80034a8:	bf0c      	ite	eq
 80034aa:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80034ac:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034ae:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80034b2:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80034b6:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 80034ba:	bf0c      	ite	eq
 80034bc:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 80034be:	4323      	orrne	r3, r4
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034c0:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80034c4:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034c6:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 80034c8:	bf0c      	ite	eq
 80034ca:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80034cc:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034ce:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80034d0:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80034d4:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 80034d8:	bf54      	ite	pl
 80034da:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80034dc:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 80034de:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80034e0:	3201      	adds	r2, #1
 80034e2:	2a10      	cmp	r2, #16
 80034e4:	f47f af28 	bne.w	8003338 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80034e8:	b005      	add	sp, #20
 80034ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ee:	bf00      	nop
 80034f0:	40013c00 	.word	0x40013c00
 80034f4:	40020000 	.word	0x40020000
 80034f8:	40023800 	.word	0x40023800
 80034fc:	40021400 	.word	0x40021400

08003500 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003500:	b902      	cbnz	r2, 8003504 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003502:	0409      	lsls	r1, r1, #16
 8003504:	6181      	str	r1, [r0, #24]
 8003506:	4770      	bx	lr

08003508 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003508:	6943      	ldr	r3, [r0, #20]
 800350a:	4059      	eors	r1, r3
 800350c:	6141      	str	r1, [r0, #20]
 800350e:	4770      	bx	lr

08003510 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003510:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003512:	4b04      	ldr	r3, [pc, #16]	; (8003524 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003514:	6959      	ldr	r1, [r3, #20]
 8003516:	4201      	tst	r1, r0
 8003518:	d002      	beq.n	8003520 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800351a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800351c:	f7fd ff2e 	bl	800137c <HAL_GPIO_EXTI_Callback>
 8003520:	bd08      	pop	{r3, pc}
 8003522:	bf00      	nop
 8003524:	40013c00 	.word	0x40013c00

08003528 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003528:	4a07      	ldr	r2, [pc, #28]	; (8003548 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800352a:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800352c:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800352e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8003532:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	0c1b      	lsrs	r3, r3, #16
 800353a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800353e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003542:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8003544:	60d3      	str	r3, [r2, #12]
 8003546:	4770      	bx	lr
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800354c:	4b19      	ldr	r3, [pc, #100]	; (80035b4 <HAL_NVIC_SetPriority+0x68>)
 800354e:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003550:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003554:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003556:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800355a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800355c:	2c04      	cmp	r4, #4
 800355e:	bf28      	it	cs
 8003560:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003562:	2d06      	cmp	r5, #6

  return (
 8003564:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003568:	bf8c      	ite	hi
 800356a:	3b03      	subhi	r3, #3
 800356c:	2300      	movls	r3, #0

  return (
 800356e:	fa05 f404 	lsl.w	r4, r5, r4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8003572:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003574:	f104 34ff 	add.w	r4, r4, #4294967295
 8003578:	ea04 0401 	and.w	r4, r4, r1
 800357c:	fa04 f403 	lsl.w	r4, r4, r3
 8003580:	fa05 f303 	lsl.w	r3, r5, r3
 8003584:	f103 33ff 	add.w	r3, r3, #4294967295
 8003588:	ea02 0203 	and.w	r2, r2, r3
 800358c:	ea42 0204 	orr.w	r2, r2, r4
 8003590:	ea4f 1202 	mov.w	r2, r2, lsl #4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8003594:	da05      	bge.n	80035a2 <HAL_NVIC_SetPriority+0x56>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003596:	f000 000f 	and.w	r0, r0, #15
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <HAL_NVIC_SetPriority+0x6c>)
 800359e:	541a      	strb	r2, [r3, r0]
 80035a0:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035a2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80035ac:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 80035b0:	bd30      	pop	{r4, r5, pc}
 80035b2:	bf00      	nop
 80035b4:	e000ed00 	.word	0xe000ed00
 80035b8:	e000ed14 	.word	0xe000ed14

080035bc <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80035bc:	0942      	lsrs	r2, r0, #5
 80035be:	2301      	movs	r3, #1
 80035c0:	f000 001f 	and.w	r0, r0, #31
 80035c4:	fa03 f000 	lsl.w	r0, r3, r0
 80035c8:	4b01      	ldr	r3, [pc, #4]	; (80035d0 <HAL_NVIC_EnableIRQ+0x14>)
 80035ca:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80035ce:	4770      	bx	lr
 80035d0:	e000e100 	.word	0xe000e100

080035d4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d4:	3801      	subs	r0, #1
 80035d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80035da:	d20a      	bcs.n	80035f2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035dc:	4b06      	ldr	r3, [pc, #24]	; (80035f8 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035de:	21f0      	movs	r1, #240	; 0xf0
 80035e0:	4a06      	ldr	r2, [pc, #24]	; (80035fc <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e2:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035e4:	2000      	movs	r0, #0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035ea:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035ec:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80035f2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	e000e010 	.word	0xe000e010
 80035fc:	e000ed00 	.word	0xe000ed00

08003600 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003600:	4b04      	ldr	r3, [pc, #16]	; (8003614 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003602:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	bf0c      	ite	eq
 8003608:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800360c:	f022 0204 	bicne.w	r2, r2, #4
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	4770      	bx	lr
 8003614:	e000e010 	.word	0xe000e010

08003618 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003618:	4770      	bx	lr

0800361a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800361a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800361c:	f7ff fffc 	bl	8003618 <HAL_SYSTICK_Callback>
 8003620:	bd08      	pop	{r3, pc}

08003622 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003622:	b510      	push	{r4, lr}
 8003624:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003626:	f7ff fdfb 	bl	8003220 <HAL_RCC_GetHCLKFreq>
 800362a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800362e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003632:	f7ff ffcf 	bl	80035d4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8003636:	2200      	movs	r2, #0
 8003638:	4621      	mov	r1, r4
 800363a:	f04f 30ff 	mov.w	r0, #4294967295
 800363e:	f7ff ff85 	bl	800354c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8003642:	2000      	movs	r0, #0
 8003644:	bd10      	pop	{r4, pc}

08003646 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003646:	b508      	push	{r3, lr}
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003648:	2003      	movs	r0, #3
 800364a:	f7ff ff6d 	bl	8003528 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800364e:	2000      	movs	r0, #0
 8003650:	f7ff ffe7 	bl	8003622 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003654:	f7fd fd90 	bl	8001178 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8003658:	2000      	movs	r0, #0
 800365a:	bd08      	pop	{r3, pc}

0800365c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800365c:	4a02      	ldr	r2, [pc, #8]	; (8003668 <HAL_IncTick+0xc>)
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	3301      	adds	r3, #1
 8003662:	6013      	str	r3, [r2, #0]
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	20000560 	.word	0x20000560

0800366c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800366c:	4b01      	ldr	r3, [pc, #4]	; (8003674 <HAL_GetTick+0x8>)
 800366e:	6818      	ldr	r0, [r3, #0]
}
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000560 	.word	0x20000560

08003678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003678:	b513      	push	{r0, r1, r4, lr}
 800367a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 800367c:	f7ff fff6 	bl	800366c <HAL_GetTick>
 8003680:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8003682:	f7ff fff3 	bl	800366c <HAL_GetTick>
 8003686:	9b01      	ldr	r3, [sp, #4]
 8003688:	1b00      	subs	r0, r0, r4
 800368a:	4298      	cmp	r0, r3
 800368c:	d3f9      	bcc.n	8003682 <HAL_Delay+0xa>
  {
  }
}
 800368e:	b002      	add	sp, #8
 8003690:	bd10      	pop	{r4, pc}
	...

08003694 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003694:	490f      	ldr	r1, [pc, #60]	; (80036d4 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003696:	2000      	movs	r0, #0
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003698:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800369c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80036a4:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <SystemInit+0x44>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	f042 0201 	orr.w	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80036ae:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80036b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80036ba:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80036bc:	4a07      	ldr	r2, [pc, #28]	; (80036dc <SystemInit+0x48>)
 80036be:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036c6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80036c8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80036ce:	608b      	str	r3, [r1, #8]
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	e000ed00 	.word	0xe000ed00
 80036d8:	40023800 	.word	0x40023800
 80036dc:	24003010 	.word	0x24003010

080036e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80036e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003718 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80036e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80036e6:	e003      	b.n	80036f0 <LoopCopyDataInit>

080036e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80036e8:	4b0c      	ldr	r3, [pc, #48]	; (800371c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80036ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80036ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80036ee:	3104      	adds	r1, #4

080036f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80036f0:	480b      	ldr	r0, [pc, #44]	; (8003720 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80036f2:	4b0c      	ldr	r3, [pc, #48]	; (8003724 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80036f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80036f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80036f8:	d3f6      	bcc.n	80036e8 <CopyDataInit>
  ldr  r2, =_sbss
 80036fa:	4a0b      	ldr	r2, [pc, #44]	; (8003728 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80036fc:	e002      	b.n	8003704 <LoopFillZerobss>

080036fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80036fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003700:	f842 3b04 	str.w	r3, [r2], #4

08003704 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003704:	4b09      	ldr	r3, [pc, #36]	; (800372c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003706:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003708:	d3f9      	bcc.n	80036fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800370a:	f7ff ffc3 	bl	8003694 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800370e:	f000 f811 	bl	8003734 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003712:	f7fd ff39 	bl	8001588 <main>
  bx  lr    
 8003716:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003718:	20050000 	.word	0x20050000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800371c:	08006724 	.word	0x08006724
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003720:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003724:	20000540 	.word	0x20000540
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003728:	20000540 	.word	0x20000540
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800372c:	20000780 	.word	0x20000780

08003730 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003730:	e7fe      	b.n	8003730 <ADC_IRQHandler>
	...

08003734 <__libc_init_array>:
 8003734:	b570      	push	{r4, r5, r6, lr}
 8003736:	4b0e      	ldr	r3, [pc, #56]	; (8003770 <__libc_init_array+0x3c>)
 8003738:	4c0e      	ldr	r4, [pc, #56]	; (8003774 <__libc_init_array+0x40>)
 800373a:	1ae4      	subs	r4, r4, r3
 800373c:	10a4      	asrs	r4, r4, #2
 800373e:	2500      	movs	r5, #0
 8003740:	461e      	mov	r6, r3
 8003742:	42a5      	cmp	r5, r4
 8003744:	d004      	beq.n	8003750 <__libc_init_array+0x1c>
 8003746:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800374a:	4798      	blx	r3
 800374c:	3501      	adds	r5, #1
 800374e:	e7f8      	b.n	8003742 <__libc_init_array+0xe>
 8003750:	f002 fee8 	bl	8006524 <_init>
 8003754:	4c08      	ldr	r4, [pc, #32]	; (8003778 <__libc_init_array+0x44>)
 8003756:	4b09      	ldr	r3, [pc, #36]	; (800377c <__libc_init_array+0x48>)
 8003758:	1ae4      	subs	r4, r4, r3
 800375a:	10a4      	asrs	r4, r4, #2
 800375c:	2500      	movs	r5, #0
 800375e:	461e      	mov	r6, r3
 8003760:	42a5      	cmp	r5, r4
 8003762:	d004      	beq.n	800376e <__libc_init_array+0x3a>
 8003764:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003768:	4798      	blx	r3
 800376a:	3501      	adds	r5, #1
 800376c:	e7f8      	b.n	8003760 <__libc_init_array+0x2c>
 800376e:	bd70      	pop	{r4, r5, r6, pc}
 8003770:	0800671c 	.word	0x0800671c
 8003774:	0800671c 	.word	0x0800671c
 8003778:	08006720 	.word	0x08006720
 800377c:	0800671c 	.word	0x0800671c

08003780 <sprintf>:
 8003780:	b40e      	push	{r1, r2, r3}
 8003782:	b500      	push	{lr}
 8003784:	b09c      	sub	sp, #112	; 0x70
 8003786:	f44f 7102 	mov.w	r1, #520	; 0x208
 800378a:	ab1d      	add	r3, sp, #116	; 0x74
 800378c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003790:	9002      	str	r0, [sp, #8]
 8003792:	9006      	str	r0, [sp, #24]
 8003794:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003798:	480a      	ldr	r0, [pc, #40]	; (80037c4 <sprintf+0x44>)
 800379a:	9104      	str	r1, [sp, #16]
 800379c:	9107      	str	r1, [sp, #28]
 800379e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80037a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80037a6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80037aa:	6800      	ldr	r0, [r0, #0]
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	a902      	add	r1, sp, #8
 80037b0:	f000 f80a 	bl	80037c8 <_svfprintf_r>
 80037b4:	9b02      	ldr	r3, [sp, #8]
 80037b6:	2200      	movs	r2, #0
 80037b8:	701a      	strb	r2, [r3, #0]
 80037ba:	b01c      	add	sp, #112	; 0x70
 80037bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80037c0:	b003      	add	sp, #12
 80037c2:	4770      	bx	lr
 80037c4:	200000f4 	.word	0x200000f4

080037c8 <_svfprintf_r>:
 80037c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037cc:	b0bd      	sub	sp, #244	; 0xf4
 80037ce:	468b      	mov	fp, r1
 80037d0:	9205      	str	r2, [sp, #20]
 80037d2:	461f      	mov	r7, r3
 80037d4:	4682      	mov	sl, r0
 80037d6:	f001 fdeb 	bl	80053b0 <_localeconv_r>
 80037da:	6803      	ldr	r3, [r0, #0]
 80037dc:	930d      	str	r3, [sp, #52]	; 0x34
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fc fd66 	bl	80002b0 <strlen>
 80037e4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80037e8:	9008      	str	r0, [sp, #32]
 80037ea:	0619      	lsls	r1, r3, #24
 80037ec:	d515      	bpl.n	800381a <_svfprintf_r+0x52>
 80037ee:	f8db 3010 	ldr.w	r3, [fp, #16]
 80037f2:	b993      	cbnz	r3, 800381a <_svfprintf_r+0x52>
 80037f4:	2140      	movs	r1, #64	; 0x40
 80037f6:	4650      	mov	r0, sl
 80037f8:	f001 fde6 	bl	80053c8 <_malloc_r>
 80037fc:	f8cb 0000 	str.w	r0, [fp]
 8003800:	f8cb 0010 	str.w	r0, [fp, #16]
 8003804:	b930      	cbnz	r0, 8003814 <_svfprintf_r+0x4c>
 8003806:	230c      	movs	r3, #12
 8003808:	f8ca 3000 	str.w	r3, [sl]
 800380c:	f04f 30ff 	mov.w	r0, #4294967295
 8003810:	f000 bf95 	b.w	800473e <_svfprintf_r+0xf76>
 8003814:	2340      	movs	r3, #64	; 0x40
 8003816:	f8cb 3014 	str.w	r3, [fp, #20]
 800381a:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8003a80 <_svfprintf_r+0x2b8>
 800381e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003822:	2300      	movs	r3, #0
 8003824:	ac2c      	add	r4, sp, #176	; 0xb0
 8003826:	941f      	str	r4, [sp, #124]	; 0x7c
 8003828:	9321      	str	r3, [sp, #132]	; 0x84
 800382a:	9320      	str	r3, [sp, #128]	; 0x80
 800382c:	9304      	str	r3, [sp, #16]
 800382e:	9311      	str	r3, [sp, #68]	; 0x44
 8003830:	9310      	str	r3, [sp, #64]	; 0x40
 8003832:	930a      	str	r3, [sp, #40]	; 0x28
 8003834:	9d05      	ldr	r5, [sp, #20]
 8003836:	462b      	mov	r3, r5
 8003838:	f813 2b01 	ldrb.w	r2, [r3], #1
 800383c:	b11a      	cbz	r2, 8003846 <_svfprintf_r+0x7e>
 800383e:	2a25      	cmp	r2, #37	; 0x25
 8003840:	d001      	beq.n	8003846 <_svfprintf_r+0x7e>
 8003842:	461d      	mov	r5, r3
 8003844:	e7f7      	b.n	8003836 <_svfprintf_r+0x6e>
 8003846:	9b05      	ldr	r3, [sp, #20]
 8003848:	1aee      	subs	r6, r5, r3
 800384a:	d017      	beq.n	800387c <_svfprintf_r+0xb4>
 800384c:	e884 0048 	stmia.w	r4, {r3, r6}
 8003850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003852:	4433      	add	r3, r6
 8003854:	9321      	str	r3, [sp, #132]	; 0x84
 8003856:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003858:	3301      	adds	r3, #1
 800385a:	2b07      	cmp	r3, #7
 800385c:	9320      	str	r3, [sp, #128]	; 0x80
 800385e:	dc01      	bgt.n	8003864 <_svfprintf_r+0x9c>
 8003860:	3408      	adds	r4, #8
 8003862:	e008      	b.n	8003876 <_svfprintf_r+0xae>
 8003864:	aa1f      	add	r2, sp, #124	; 0x7c
 8003866:	4659      	mov	r1, fp
 8003868:	4650      	mov	r0, sl
 800386a:	f002 fac1 	bl	8005df0 <__ssprint_r>
 800386e:	2800      	cmp	r0, #0
 8003870:	f040 862c 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003874:	ac2c      	add	r4, sp, #176	; 0xb0
 8003876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003878:	4433      	add	r3, r6
 800387a:	930a      	str	r3, [sp, #40]	; 0x28
 800387c:	782b      	ldrb	r3, [r5, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 861d 	beq.w	80044be <_svfprintf_r+0xcf6>
 8003884:	2200      	movs	r2, #0
 8003886:	1c6b      	adds	r3, r5, #1
 8003888:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800388c:	4611      	mov	r1, r2
 800388e:	f04f 39ff 	mov.w	r9, #4294967295
 8003892:	9209      	str	r2, [sp, #36]	; 0x24
 8003894:	4615      	mov	r5, r2
 8003896:	200a      	movs	r0, #10
 8003898:	1c5e      	adds	r6, r3, #1
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	9605      	str	r6, [sp, #20]
 800389e:	9302      	str	r3, [sp, #8]
 80038a0:	9b02      	ldr	r3, [sp, #8]
 80038a2:	3b20      	subs	r3, #32
 80038a4:	2b58      	cmp	r3, #88	; 0x58
 80038a6:	f200 8263 	bhi.w	8003d70 <_svfprintf_r+0x5a8>
 80038aa:	e8df f013 	tbh	[pc, r3, lsl #1]
 80038ae:	005c      	.short	0x005c
 80038b0:	02610261 	.word	0x02610261
 80038b4:	0261006b 	.word	0x0261006b
 80038b8:	02610261 	.word	0x02610261
 80038bc:	02610261 	.word	0x02610261
 80038c0:	006e0261 	.word	0x006e0261
 80038c4:	02610059 	.word	0x02610059
 80038c8:	007c0079 	.word	0x007c0079
 80038cc:	00a30261 	.word	0x00a30261
 80038d0:	00a600a6 	.word	0x00a600a6
 80038d4:	00a600a6 	.word	0x00a600a6
 80038d8:	00a600a6 	.word	0x00a600a6
 80038dc:	00a600a6 	.word	0x00a600a6
 80038e0:	026100a6 	.word	0x026100a6
 80038e4:	02610261 	.word	0x02610261
 80038e8:	02610261 	.word	0x02610261
 80038ec:	02610261 	.word	0x02610261
 80038f0:	02610261 	.word	0x02610261
 80038f4:	00d60261 	.word	0x00d60261
 80038f8:	0261010b 	.word	0x0261010b
 80038fc:	0261010b 	.word	0x0261010b
 8003900:	02610261 	.word	0x02610261
 8003904:	00b90261 	.word	0x00b90261
 8003908:	02610261 	.word	0x02610261
 800390c:	02610152 	.word	0x02610152
 8003910:	02610261 	.word	0x02610261
 8003914:	02610261 	.word	0x02610261
 8003918:	02610199 	.word	0x02610199
 800391c:	00660261 	.word	0x00660261
 8003920:	02610261 	.word	0x02610261
 8003924:	02610261 	.word	0x02610261
 8003928:	02610261 	.word	0x02610261
 800392c:	02610261 	.word	0x02610261
 8003930:	02610261 	.word	0x02610261
 8003934:	006100cd 	.word	0x006100cd
 8003938:	010b010b 	.word	0x010b010b
 800393c:	00bc010b 	.word	0x00bc010b
 8003940:	02610061 	.word	0x02610061
 8003944:	00bf0261 	.word	0x00bf0261
 8003948:	01340261 	.word	0x01340261
 800394c:	016f0154 	.word	0x016f0154
 8003950:	026100ca 	.word	0x026100ca
 8003954:	02610180 	.word	0x02610180
 8003958:	0261019b 	.word	0x0261019b
 800395c:	01b30261 	.word	0x01b30261
 8003960:	2201      	movs	r2, #1
 8003962:	212b      	movs	r1, #43	; 0x2b
 8003964:	e002      	b.n	800396c <_svfprintf_r+0x1a4>
 8003966:	b909      	cbnz	r1, 800396c <_svfprintf_r+0x1a4>
 8003968:	2201      	movs	r2, #1
 800396a:	2120      	movs	r1, #32
 800396c:	9b05      	ldr	r3, [sp, #20]
 800396e:	e793      	b.n	8003898 <_svfprintf_r+0xd0>
 8003970:	2a00      	cmp	r2, #0
 8003972:	d077      	beq.n	8003a64 <_svfprintf_r+0x29c>
 8003974:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003978:	e074      	b.n	8003a64 <_svfprintf_r+0x29c>
 800397a:	b10a      	cbz	r2, 8003980 <_svfprintf_r+0x1b8>
 800397c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003980:	4b41      	ldr	r3, [pc, #260]	; (8003a88 <_svfprintf_r+0x2c0>)
 8003982:	e14b      	b.n	8003c1c <_svfprintf_r+0x454>
 8003984:	f045 0501 	orr.w	r5, r5, #1
 8003988:	e7f0      	b.n	800396c <_svfprintf_r+0x1a4>
 800398a:	683e      	ldr	r6, [r7, #0]
 800398c:	9609      	str	r6, [sp, #36]	; 0x24
 800398e:	2e00      	cmp	r6, #0
 8003990:	f107 0304 	add.w	r3, r7, #4
 8003994:	db01      	blt.n	800399a <_svfprintf_r+0x1d2>
 8003996:	461f      	mov	r7, r3
 8003998:	e7e8      	b.n	800396c <_svfprintf_r+0x1a4>
 800399a:	4276      	negs	r6, r6
 800399c:	9609      	str	r6, [sp, #36]	; 0x24
 800399e:	461f      	mov	r7, r3
 80039a0:	f045 0504 	orr.w	r5, r5, #4
 80039a4:	e7e2      	b.n	800396c <_svfprintf_r+0x1a4>
 80039a6:	9e05      	ldr	r6, [sp, #20]
 80039a8:	9b05      	ldr	r3, [sp, #20]
 80039aa:	7836      	ldrb	r6, [r6, #0]
 80039ac:	9602      	str	r6, [sp, #8]
 80039ae:	2e2a      	cmp	r6, #42	; 0x2a
 80039b0:	f103 0301 	add.w	r3, r3, #1
 80039b4:	d002      	beq.n	80039bc <_svfprintf_r+0x1f4>
 80039b6:	f04f 0900 	mov.w	r9, #0
 80039ba:	e00a      	b.n	80039d2 <_svfprintf_r+0x20a>
 80039bc:	f8d7 9000 	ldr.w	r9, [r7]
 80039c0:	9305      	str	r3, [sp, #20]
 80039c2:	1d3e      	adds	r6, r7, #4
 80039c4:	f1b9 0f00 	cmp.w	r9, #0
 80039c8:	4637      	mov	r7, r6
 80039ca:	dacf      	bge.n	800396c <_svfprintf_r+0x1a4>
 80039cc:	f04f 39ff 	mov.w	r9, #4294967295
 80039d0:	e7cc      	b.n	800396c <_svfprintf_r+0x1a4>
 80039d2:	9305      	str	r3, [sp, #20]
 80039d4:	9b02      	ldr	r3, [sp, #8]
 80039d6:	3b30      	subs	r3, #48	; 0x30
 80039d8:	2b09      	cmp	r3, #9
 80039da:	d808      	bhi.n	80039ee <_svfprintf_r+0x226>
 80039dc:	fb00 3909 	mla	r9, r0, r9, r3
 80039e0:	9b05      	ldr	r3, [sp, #20]
 80039e2:	461e      	mov	r6, r3
 80039e4:	f816 3b01 	ldrb.w	r3, [r6], #1
 80039e8:	9302      	str	r3, [sp, #8]
 80039ea:	4633      	mov	r3, r6
 80039ec:	e7f1      	b.n	80039d2 <_svfprintf_r+0x20a>
 80039ee:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 80039f2:	e755      	b.n	80038a0 <_svfprintf_r+0xd8>
 80039f4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80039f8:	e7b8      	b.n	800396c <_svfprintf_r+0x1a4>
 80039fa:	2300      	movs	r3, #0
 80039fc:	9309      	str	r3, [sp, #36]	; 0x24
 80039fe:	9b02      	ldr	r3, [sp, #8]
 8003a00:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8003a02:	3b30      	subs	r3, #48	; 0x30
 8003a04:	fb00 3306 	mla	r3, r0, r6, r3
 8003a08:	9309      	str	r3, [sp, #36]	; 0x24
 8003a0a:	9b05      	ldr	r3, [sp, #20]
 8003a0c:	461e      	mov	r6, r3
 8003a0e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003a12:	9302      	str	r3, [sp, #8]
 8003a14:	9b02      	ldr	r3, [sp, #8]
 8003a16:	9605      	str	r6, [sp, #20]
 8003a18:	3b30      	subs	r3, #48	; 0x30
 8003a1a:	2b09      	cmp	r3, #9
 8003a1c:	d9ef      	bls.n	80039fe <_svfprintf_r+0x236>
 8003a1e:	e73f      	b.n	80038a0 <_svfprintf_r+0xd8>
 8003a20:	f045 0508 	orr.w	r5, r5, #8
 8003a24:	e7a2      	b.n	800396c <_svfprintf_r+0x1a4>
 8003a26:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003a2a:	e79f      	b.n	800396c <_svfprintf_r+0x1a4>
 8003a2c:	9b05      	ldr	r3, [sp, #20]
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	2b6c      	cmp	r3, #108	; 0x6c
 8003a32:	d103      	bne.n	8003a3c <_svfprintf_r+0x274>
 8003a34:	9b05      	ldr	r3, [sp, #20]
 8003a36:	3301      	adds	r3, #1
 8003a38:	9305      	str	r3, [sp, #20]
 8003a3a:	e002      	b.n	8003a42 <_svfprintf_r+0x27a>
 8003a3c:	f045 0510 	orr.w	r5, r5, #16
 8003a40:	e794      	b.n	800396c <_svfprintf_r+0x1a4>
 8003a42:	f045 0520 	orr.w	r5, r5, #32
 8003a46:	e791      	b.n	800396c <_svfprintf_r+0x1a4>
 8003a48:	1d3b      	adds	r3, r7, #4
 8003a4a:	9303      	str	r3, [sp, #12]
 8003a4c:	2600      	movs	r6, #0
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003a54:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003a58:	e199      	b.n	8003d8e <_svfprintf_r+0x5c6>
 8003a5a:	b10a      	cbz	r2, 8003a60 <_svfprintf_r+0x298>
 8003a5c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003a60:	f045 0510 	orr.w	r5, r5, #16
 8003a64:	06aa      	lsls	r2, r5, #26
 8003a66:	d511      	bpl.n	8003a8c <_svfprintf_r+0x2c4>
 8003a68:	3707      	adds	r7, #7
 8003a6a:	f027 0707 	bic.w	r7, r7, #7
 8003a6e:	f107 0308 	add.w	r3, r7, #8
 8003a72:	9303      	str	r3, [sp, #12]
 8003a74:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003a78:	e017      	b.n	8003aaa <_svfprintf_r+0x2e2>
 8003a7a:	bf00      	nop
 8003a7c:	f3af 8000 	nop.w
	...
 8003a88:	080065c7 	.word	0x080065c7
 8003a8c:	f015 0f10 	tst.w	r5, #16
 8003a90:	f107 0304 	add.w	r3, r7, #4
 8003a94:	d002      	beq.n	8003a9c <_svfprintf_r+0x2d4>
 8003a96:	9303      	str	r3, [sp, #12]
 8003a98:	683e      	ldr	r6, [r7, #0]
 8003a9a:	e005      	b.n	8003aa8 <_svfprintf_r+0x2e0>
 8003a9c:	683e      	ldr	r6, [r7, #0]
 8003a9e:	9303      	str	r3, [sp, #12]
 8003aa0:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003aa4:	bf18      	it	ne
 8003aa6:	b236      	sxthne	r6, r6
 8003aa8:	17f7      	asrs	r7, r6, #31
 8003aaa:	2e00      	cmp	r6, #0
 8003aac:	f177 0300 	sbcs.w	r3, r7, #0
 8003ab0:	f280 80de 	bge.w	8003c70 <_svfprintf_r+0x4a8>
 8003ab4:	4276      	negs	r6, r6
 8003ab6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003aba:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003abe:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003ac2:	e0d5      	b.n	8003c70 <_svfprintf_r+0x4a8>
 8003ac4:	b10a      	cbz	r2, 8003aca <_svfprintf_r+0x302>
 8003ac6:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003aca:	3707      	adds	r7, #7
 8003acc:	f027 0707 	bic.w	r7, r7, #7
 8003ad0:	f107 0308 	add.w	r3, r7, #8
 8003ad4:	9303      	str	r3, [sp, #12]
 8003ad6:	ed97 7b00 	vldr	d7, [r7]
 8003ada:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003ade:	9b06      	ldr	r3, [sp, #24]
 8003ae0:	9312      	str	r3, [sp, #72]	; 0x48
 8003ae2:	9b07      	ldr	r3, [sp, #28]
 8003ae4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ae8:	9313      	str	r3, [sp, #76]	; 0x4c
 8003aea:	f04f 32ff 	mov.w	r2, #4294967295
 8003aee:	4bab      	ldr	r3, [pc, #684]	; (8003d9c <_svfprintf_r+0x5d4>)
 8003af0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003af4:	f7fd f836 	bl	8000b64 <__aeabi_dcmpun>
 8003af8:	2800      	cmp	r0, #0
 8003afa:	f040 84f1 	bne.w	80044e0 <_svfprintf_r+0xd18>
 8003afe:	f04f 32ff 	mov.w	r2, #4294967295
 8003b02:	4ba6      	ldr	r3, [pc, #664]	; (8003d9c <_svfprintf_r+0x5d4>)
 8003b04:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003b08:	f7fd f80e 	bl	8000b28 <__aeabi_dcmple>
 8003b0c:	2800      	cmp	r0, #0
 8003b0e:	f040 84e7 	bne.w	80044e0 <_svfprintf_r+0xd18>
 8003b12:	f000 bdfd 	b.w	8004710 <_svfprintf_r+0xf48>
 8003b16:	b10a      	cbz	r2, 8003b1c <_svfprintf_r+0x354>
 8003b18:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003b1c:	f015 0f20 	tst.w	r5, #32
 8003b20:	f107 0304 	add.w	r3, r7, #4
 8003b24:	d007      	beq.n	8003b36 <_svfprintf_r+0x36e>
 8003b26:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	17ce      	asrs	r6, r1, #31
 8003b2c:	4608      	mov	r0, r1
 8003b2e:	4631      	mov	r1, r6
 8003b30:	e9c2 0100 	strd	r0, r1, [r2]
 8003b34:	e00b      	b.n	8003b4e <_svfprintf_r+0x386>
 8003b36:	06e9      	lsls	r1, r5, #27
 8003b38:	d406      	bmi.n	8003b48 <_svfprintf_r+0x380>
 8003b3a:	066a      	lsls	r2, r5, #25
 8003b3c:	d504      	bpl.n	8003b48 <_svfprintf_r+0x380>
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8003b44:	8011      	strh	r1, [r2, #0]
 8003b46:	e002      	b.n	8003b4e <_svfprintf_r+0x386>
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003b4c:	6011      	str	r1, [r2, #0]
 8003b4e:	461f      	mov	r7, r3
 8003b50:	e670      	b.n	8003834 <_svfprintf_r+0x6c>
 8003b52:	f045 0510 	orr.w	r5, r5, #16
 8003b56:	f015 0320 	ands.w	r3, r5, #32
 8003b5a:	d009      	beq.n	8003b70 <_svfprintf_r+0x3a8>
 8003b5c:	3707      	adds	r7, #7
 8003b5e:	f027 0707 	bic.w	r7, r7, #7
 8003b62:	f107 0308 	add.w	r3, r7, #8
 8003b66:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003b6a:	9303      	str	r3, [sp, #12]
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	e07b      	b.n	8003c68 <_svfprintf_r+0x4a0>
 8003b70:	1d3a      	adds	r2, r7, #4
 8003b72:	f015 0110 	ands.w	r1, r5, #16
 8003b76:	9203      	str	r2, [sp, #12]
 8003b78:	d105      	bne.n	8003b86 <_svfprintf_r+0x3be>
 8003b7a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003b7e:	d002      	beq.n	8003b86 <_svfprintf_r+0x3be>
 8003b80:	883e      	ldrh	r6, [r7, #0]
 8003b82:	2700      	movs	r7, #0
 8003b84:	e7f2      	b.n	8003b6c <_svfprintf_r+0x3a4>
 8003b86:	683e      	ldr	r6, [r7, #0]
 8003b88:	2700      	movs	r7, #0
 8003b8a:	e06d      	b.n	8003c68 <_svfprintf_r+0x4a0>
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	9303      	str	r3, [sp, #12]
 8003b90:	2330      	movs	r3, #48	; 0x30
 8003b92:	2278      	movs	r2, #120	; 0x78
 8003b94:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003b98:	4b81      	ldr	r3, [pc, #516]	; (8003da0 <_svfprintf_r+0x5d8>)
 8003b9a:	683e      	ldr	r6, [r7, #0]
 8003b9c:	9311      	str	r3, [sp, #68]	; 0x44
 8003b9e:	2700      	movs	r7, #0
 8003ba0:	f045 0502 	orr.w	r5, r5, #2
 8003ba4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003ba8:	2302      	movs	r3, #2
 8003baa:	9202      	str	r2, [sp, #8]
 8003bac:	e05c      	b.n	8003c68 <_svfprintf_r+0x4a0>
 8003bae:	2600      	movs	r6, #0
 8003bb0:	1d3b      	adds	r3, r7, #4
 8003bb2:	45b1      	cmp	r9, r6
 8003bb4:	9303      	str	r3, [sp, #12]
 8003bb6:	f8d7 8000 	ldr.w	r8, [r7]
 8003bba:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003bbe:	db0a      	blt.n	8003bd6 <_svfprintf_r+0x40e>
 8003bc0:	464a      	mov	r2, r9
 8003bc2:	4631      	mov	r1, r6
 8003bc4:	4640      	mov	r0, r8
 8003bc6:	f7fc fb23 	bl	8000210 <memchr>
 8003bca:	2800      	cmp	r0, #0
 8003bcc:	f000 80ea 	beq.w	8003da4 <_svfprintf_r+0x5dc>
 8003bd0:	ebc8 0900 	rsb	r9, r8, r0
 8003bd4:	e0e7      	b.n	8003da6 <_svfprintf_r+0x5de>
 8003bd6:	4640      	mov	r0, r8
 8003bd8:	f7fc fb6a 	bl	80002b0 <strlen>
 8003bdc:	4681      	mov	r9, r0
 8003bde:	e0e2      	b.n	8003da6 <_svfprintf_r+0x5de>
 8003be0:	f045 0510 	orr.w	r5, r5, #16
 8003be4:	06ae      	lsls	r6, r5, #26
 8003be6:	d508      	bpl.n	8003bfa <_svfprintf_r+0x432>
 8003be8:	3707      	adds	r7, #7
 8003bea:	f027 0707 	bic.w	r7, r7, #7
 8003bee:	f107 0308 	add.w	r3, r7, #8
 8003bf2:	9303      	str	r3, [sp, #12]
 8003bf4:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003bf8:	e00a      	b.n	8003c10 <_svfprintf_r+0x448>
 8003bfa:	1d3b      	adds	r3, r7, #4
 8003bfc:	f015 0f10 	tst.w	r5, #16
 8003c00:	9303      	str	r3, [sp, #12]
 8003c02:	d103      	bne.n	8003c0c <_svfprintf_r+0x444>
 8003c04:	0668      	lsls	r0, r5, #25
 8003c06:	d501      	bpl.n	8003c0c <_svfprintf_r+0x444>
 8003c08:	883e      	ldrh	r6, [r7, #0]
 8003c0a:	e000      	b.n	8003c0e <_svfprintf_r+0x446>
 8003c0c:	683e      	ldr	r6, [r7, #0]
 8003c0e:	2700      	movs	r7, #0
 8003c10:	2301      	movs	r3, #1
 8003c12:	e029      	b.n	8003c68 <_svfprintf_r+0x4a0>
 8003c14:	b10a      	cbz	r2, 8003c1a <_svfprintf_r+0x452>
 8003c16:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003c1a:	4b61      	ldr	r3, [pc, #388]	; (8003da0 <_svfprintf_r+0x5d8>)
 8003c1c:	9311      	str	r3, [sp, #68]	; 0x44
 8003c1e:	06a9      	lsls	r1, r5, #26
 8003c20:	d508      	bpl.n	8003c34 <_svfprintf_r+0x46c>
 8003c22:	3707      	adds	r7, #7
 8003c24:	f027 0707 	bic.w	r7, r7, #7
 8003c28:	f107 0308 	add.w	r3, r7, #8
 8003c2c:	9303      	str	r3, [sp, #12]
 8003c2e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003c32:	e00a      	b.n	8003c4a <_svfprintf_r+0x482>
 8003c34:	1d3b      	adds	r3, r7, #4
 8003c36:	f015 0f10 	tst.w	r5, #16
 8003c3a:	9303      	str	r3, [sp, #12]
 8003c3c:	d103      	bne.n	8003c46 <_svfprintf_r+0x47e>
 8003c3e:	066a      	lsls	r2, r5, #25
 8003c40:	d501      	bpl.n	8003c46 <_svfprintf_r+0x47e>
 8003c42:	883e      	ldrh	r6, [r7, #0]
 8003c44:	e000      	b.n	8003c48 <_svfprintf_r+0x480>
 8003c46:	683e      	ldr	r6, [r7, #0]
 8003c48:	2700      	movs	r7, #0
 8003c4a:	07eb      	lsls	r3, r5, #31
 8003c4c:	d50b      	bpl.n	8003c66 <_svfprintf_r+0x49e>
 8003c4e:	ea56 0307 	orrs.w	r3, r6, r7
 8003c52:	d008      	beq.n	8003c66 <_svfprintf_r+0x49e>
 8003c54:	2330      	movs	r3, #48	; 0x30
 8003c56:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003c5a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003c5e:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8003c62:	f045 0502 	orr.w	r5, r5, #2
 8003c66:	2302      	movs	r3, #2
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003c6e:	e000      	b.n	8003c72 <_svfprintf_r+0x4aa>
 8003c70:	2301      	movs	r3, #1
 8003c72:	f1b9 0f00 	cmp.w	r9, #0
 8003c76:	f2c0 855c 	blt.w	8004732 <_svfprintf_r+0xf6a>
 8003c7a:	ea56 0207 	orrs.w	r2, r6, r7
 8003c7e:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8003c82:	d103      	bne.n	8003c8c <_svfprintf_r+0x4c4>
 8003c84:	f1b9 0f00 	cmp.w	r9, #0
 8003c88:	d05f      	beq.n	8003d4a <_svfprintf_r+0x582>
 8003c8a:	e006      	b.n	8003c9a <_svfprintf_r+0x4d2>
 8003c8c:	460d      	mov	r5, r1
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d025      	beq.n	8003cde <_svfprintf_r+0x516>
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d046      	beq.n	8003d24 <_svfprintf_r+0x55c>
 8003c96:	4629      	mov	r1, r5
 8003c98:	e007      	b.n	8003caa <_svfprintf_r+0x4e2>
 8003c9a:	460d      	mov	r5, r1
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d022      	beq.n	8003ce6 <_svfprintf_r+0x51e>
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d03d      	beq.n	8003d20 <_svfprintf_r+0x558>
 8003ca4:	4629      	mov	r1, r5
 8003ca6:	2600      	movs	r6, #0
 8003ca8:	2700      	movs	r7, #0
 8003caa:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003cae:	08f2      	lsrs	r2, r6, #3
 8003cb0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8003cb4:	08f8      	lsrs	r0, r7, #3
 8003cb6:	f006 0307 	and.w	r3, r6, #7
 8003cba:	4607      	mov	r7, r0
 8003cbc:	4616      	mov	r6, r2
 8003cbe:	3330      	adds	r3, #48	; 0x30
 8003cc0:	ea56 0207 	orrs.w	r2, r6, r7
 8003cc4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003cc8:	d1f1      	bne.n	8003cae <_svfprintf_r+0x4e6>
 8003cca:	07e8      	lsls	r0, r5, #31
 8003ccc:	d548      	bpl.n	8003d60 <_svfprintf_r+0x598>
 8003cce:	2b30      	cmp	r3, #48	; 0x30
 8003cd0:	d046      	beq.n	8003d60 <_svfprintf_r+0x598>
 8003cd2:	2330      	movs	r3, #48	; 0x30
 8003cd4:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003cd8:	f108 38ff 	add.w	r8, r8, #4294967295
 8003cdc:	e040      	b.n	8003d60 <_svfprintf_r+0x598>
 8003cde:	2f00      	cmp	r7, #0
 8003ce0:	bf08      	it	eq
 8003ce2:	2e0a      	cmpeq	r6, #10
 8003ce4:	d205      	bcs.n	8003cf2 <_svfprintf_r+0x52a>
 8003ce6:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003cea:	3630      	adds	r6, #48	; 0x30
 8003cec:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003cf0:	e029      	b.n	8003d46 <_svfprintf_r+0x57e>
 8003cf2:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	4639      	mov	r1, r7
 8003cfa:	220a      	movs	r2, #10
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	f7fc ff6f 	bl	8000be0 <__aeabi_uldivmod>
 8003d02:	3230      	adds	r2, #48	; 0x30
 8003d04:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003d08:	2300      	movs	r3, #0
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	4639      	mov	r1, r7
 8003d0e:	220a      	movs	r2, #10
 8003d10:	f7fc ff66 	bl	8000be0 <__aeabi_uldivmod>
 8003d14:	4606      	mov	r6, r0
 8003d16:	460f      	mov	r7, r1
 8003d18:	ea56 0307 	orrs.w	r3, r6, r7
 8003d1c:	d1eb      	bne.n	8003cf6 <_svfprintf_r+0x52e>
 8003d1e:	e012      	b.n	8003d46 <_svfprintf_r+0x57e>
 8003d20:	2600      	movs	r6, #0
 8003d22:	2700      	movs	r7, #0
 8003d24:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003d28:	f006 030f 	and.w	r3, r6, #15
 8003d2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003d2e:	5cd3      	ldrb	r3, [r2, r3]
 8003d30:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003d34:	0933      	lsrs	r3, r6, #4
 8003d36:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003d3a:	093a      	lsrs	r2, r7, #4
 8003d3c:	461e      	mov	r6, r3
 8003d3e:	4617      	mov	r7, r2
 8003d40:	ea56 0307 	orrs.w	r3, r6, r7
 8003d44:	d1f0      	bne.n	8003d28 <_svfprintf_r+0x560>
 8003d46:	4629      	mov	r1, r5
 8003d48:	e00a      	b.n	8003d60 <_svfprintf_r+0x598>
 8003d4a:	b93b      	cbnz	r3, 8003d5c <_svfprintf_r+0x594>
 8003d4c:	07ea      	lsls	r2, r5, #31
 8003d4e:	d505      	bpl.n	8003d5c <_svfprintf_r+0x594>
 8003d50:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003d54:	2330      	movs	r3, #48	; 0x30
 8003d56:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003d5a:	e001      	b.n	8003d60 <_svfprintf_r+0x598>
 8003d5c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003d60:	464e      	mov	r6, r9
 8003d62:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003d66:	ebc8 0909 	rsb	r9, r8, r9
 8003d6a:	460d      	mov	r5, r1
 8003d6c:	2700      	movs	r7, #0
 8003d6e:	e01b      	b.n	8003da8 <_svfprintf_r+0x5e0>
 8003d70:	b10a      	cbz	r2, 8003d76 <_svfprintf_r+0x5ae>
 8003d72:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003d76:	9b02      	ldr	r3, [sp, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 83a0 	beq.w	80044be <_svfprintf_r+0xcf6>
 8003d7e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003d82:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003d86:	2600      	movs	r6, #0
 8003d88:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003d8c:	9703      	str	r7, [sp, #12]
 8003d8e:	f04f 0901 	mov.w	r9, #1
 8003d92:	4637      	mov	r7, r6
 8003d94:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8003d98:	e006      	b.n	8003da8 <_svfprintf_r+0x5e0>
 8003d9a:	bf00      	nop
 8003d9c:	7fefffff 	.word	0x7fefffff
 8003da0:	080065d8 	.word	0x080065d8
 8003da4:	4606      	mov	r6, r0
 8003da6:	4637      	mov	r7, r6
 8003da8:	454e      	cmp	r6, r9
 8003daa:	4633      	mov	r3, r6
 8003dac:	bfb8      	it	lt
 8003dae:	464b      	movlt	r3, r9
 8003db0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003db2:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003db6:	b113      	cbz	r3, 8003dbe <_svfprintf_r+0x5f6>
 8003db8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003dba:	3301      	adds	r3, #1
 8003dbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8003dbe:	f015 0302 	ands.w	r3, r5, #2
 8003dc2:	9314      	str	r3, [sp, #80]	; 0x50
 8003dc4:	bf1e      	ittt	ne
 8003dc6:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8003dc8:	3302      	addne	r3, #2
 8003dca:	930b      	strne	r3, [sp, #44]	; 0x2c
 8003dcc:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003dd0:	9315      	str	r3, [sp, #84]	; 0x54
 8003dd2:	d139      	bne.n	8003e48 <_svfprintf_r+0x680>
 8003dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003dd8:	1a9b      	subs	r3, r3, r2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	930c      	str	r3, [sp, #48]	; 0x30
 8003dde:	dd33      	ble.n	8003e48 <_svfprintf_r+0x680>
 8003de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003de2:	2b10      	cmp	r3, #16
 8003de4:	4ba6      	ldr	r3, [pc, #664]	; (8004080 <_svfprintf_r+0x8b8>)
 8003de6:	6023      	str	r3, [r4, #0]
 8003de8:	dd18      	ble.n	8003e1c <_svfprintf_r+0x654>
 8003dea:	2310      	movs	r3, #16
 8003dec:	6063      	str	r3, [r4, #4]
 8003dee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003df0:	3310      	adds	r3, #16
 8003df2:	9321      	str	r3, [sp, #132]	; 0x84
 8003df4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003df6:	3301      	adds	r3, #1
 8003df8:	2b07      	cmp	r3, #7
 8003dfa:	9320      	str	r3, [sp, #128]	; 0x80
 8003dfc:	dc01      	bgt.n	8003e02 <_svfprintf_r+0x63a>
 8003dfe:	3408      	adds	r4, #8
 8003e00:	e008      	b.n	8003e14 <_svfprintf_r+0x64c>
 8003e02:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e04:	4659      	mov	r1, fp
 8003e06:	4650      	mov	r0, sl
 8003e08:	f001 fff2 	bl	8005df0 <__ssprint_r>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	f040 835d 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003e12:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e16:	3b10      	subs	r3, #16
 8003e18:	930c      	str	r3, [sp, #48]	; 0x30
 8003e1a:	e7e1      	b.n	8003de0 <_svfprintf_r+0x618>
 8003e1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e1e:	6063      	str	r3, [r4, #4]
 8003e20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003e22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e24:	4413      	add	r3, r2
 8003e26:	9321      	str	r3, [sp, #132]	; 0x84
 8003e28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	2b07      	cmp	r3, #7
 8003e2e:	9320      	str	r3, [sp, #128]	; 0x80
 8003e30:	dc01      	bgt.n	8003e36 <_svfprintf_r+0x66e>
 8003e32:	3408      	adds	r4, #8
 8003e34:	e008      	b.n	8003e48 <_svfprintf_r+0x680>
 8003e36:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e38:	4659      	mov	r1, fp
 8003e3a:	4650      	mov	r0, sl
 8003e3c:	f001 ffd8 	bl	8005df0 <__ssprint_r>
 8003e40:	2800      	cmp	r0, #0
 8003e42:	f040 8343 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003e46:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e48:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003e4c:	b1bb      	cbz	r3, 8003e7e <_svfprintf_r+0x6b6>
 8003e4e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8003e52:	6023      	str	r3, [r4, #0]
 8003e54:	2301      	movs	r3, #1
 8003e56:	6063      	str	r3, [r4, #4]
 8003e58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	9321      	str	r3, [sp, #132]	; 0x84
 8003e5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e60:	3301      	adds	r3, #1
 8003e62:	2b07      	cmp	r3, #7
 8003e64:	9320      	str	r3, [sp, #128]	; 0x80
 8003e66:	dc01      	bgt.n	8003e6c <_svfprintf_r+0x6a4>
 8003e68:	3408      	adds	r4, #8
 8003e6a:	e008      	b.n	8003e7e <_svfprintf_r+0x6b6>
 8003e6c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e6e:	4659      	mov	r1, fp
 8003e70:	4650      	mov	r0, sl
 8003e72:	f001 ffbd 	bl	8005df0 <__ssprint_r>
 8003e76:	2800      	cmp	r0, #0
 8003e78:	f040 8328 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003e7c:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e80:	b1b3      	cbz	r3, 8003eb0 <_svfprintf_r+0x6e8>
 8003e82:	ab18      	add	r3, sp, #96	; 0x60
 8003e84:	6023      	str	r3, [r4, #0]
 8003e86:	2302      	movs	r3, #2
 8003e88:	6063      	str	r3, [r4, #4]
 8003e8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e8c:	3302      	adds	r3, #2
 8003e8e:	9321      	str	r3, [sp, #132]	; 0x84
 8003e90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e92:	3301      	adds	r3, #1
 8003e94:	2b07      	cmp	r3, #7
 8003e96:	9320      	str	r3, [sp, #128]	; 0x80
 8003e98:	dc01      	bgt.n	8003e9e <_svfprintf_r+0x6d6>
 8003e9a:	3408      	adds	r4, #8
 8003e9c:	e008      	b.n	8003eb0 <_svfprintf_r+0x6e8>
 8003e9e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ea0:	4659      	mov	r1, fp
 8003ea2:	4650      	mov	r0, sl
 8003ea4:	f001 ffa4 	bl	8005df0 <__ssprint_r>
 8003ea8:	2800      	cmp	r0, #0
 8003eaa:	f040 830f 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003eae:	ac2c      	add	r4, sp, #176	; 0xb0
 8003eb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003eb2:	2b80      	cmp	r3, #128	; 0x80
 8003eb4:	d135      	bne.n	8003f22 <_svfprintf_r+0x75a>
 8003eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003eb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003eba:	1a9b      	subs	r3, r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	dd30      	ble.n	8003f22 <_svfprintf_r+0x75a>
 8003ec0:	4a70      	ldr	r2, [pc, #448]	; (8004084 <_svfprintf_r+0x8bc>)
 8003ec2:	6022      	str	r2, [r4, #0]
 8003ec4:	2b10      	cmp	r3, #16
 8003ec6:	dd18      	ble.n	8003efa <_svfprintf_r+0x732>
 8003ec8:	2210      	movs	r2, #16
 8003eca:	6062      	str	r2, [r4, #4]
 8003ecc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ece:	3210      	adds	r2, #16
 8003ed0:	9221      	str	r2, [sp, #132]	; 0x84
 8003ed2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003ed4:	3201      	adds	r2, #1
 8003ed6:	2a07      	cmp	r2, #7
 8003ed8:	9220      	str	r2, [sp, #128]	; 0x80
 8003eda:	dc01      	bgt.n	8003ee0 <_svfprintf_r+0x718>
 8003edc:	3408      	adds	r4, #8
 8003ede:	e00a      	b.n	8003ef6 <_svfprintf_r+0x72e>
 8003ee0:	aa1f      	add	r2, sp, #124	; 0x7c
 8003ee2:	4659      	mov	r1, fp
 8003ee4:	4650      	mov	r0, sl
 8003ee6:	930c      	str	r3, [sp, #48]	; 0x30
 8003ee8:	f001 ff82 	bl	8005df0 <__ssprint_r>
 8003eec:	2800      	cmp	r0, #0
 8003eee:	f040 82ed 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003ef2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ef4:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ef6:	3b10      	subs	r3, #16
 8003ef8:	e7e2      	b.n	8003ec0 <_svfprintf_r+0x6f8>
 8003efa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003efc:	6063      	str	r3, [r4, #4]
 8003efe:	4413      	add	r3, r2
 8003f00:	9321      	str	r3, [sp, #132]	; 0x84
 8003f02:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f04:	3301      	adds	r3, #1
 8003f06:	2b07      	cmp	r3, #7
 8003f08:	9320      	str	r3, [sp, #128]	; 0x80
 8003f0a:	dc01      	bgt.n	8003f10 <_svfprintf_r+0x748>
 8003f0c:	3408      	adds	r4, #8
 8003f0e:	e008      	b.n	8003f22 <_svfprintf_r+0x75a>
 8003f10:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f12:	4659      	mov	r1, fp
 8003f14:	4650      	mov	r0, sl
 8003f16:	f001 ff6b 	bl	8005df0 <__ssprint_r>
 8003f1a:	2800      	cmp	r0, #0
 8003f1c:	f040 82d6 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003f20:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f22:	ebc9 0606 	rsb	r6, r9, r6
 8003f26:	2e00      	cmp	r6, #0
 8003f28:	dd2e      	ble.n	8003f88 <_svfprintf_r+0x7c0>
 8003f2a:	4b56      	ldr	r3, [pc, #344]	; (8004084 <_svfprintf_r+0x8bc>)
 8003f2c:	6023      	str	r3, [r4, #0]
 8003f2e:	2e10      	cmp	r6, #16
 8003f30:	dd16      	ble.n	8003f60 <_svfprintf_r+0x798>
 8003f32:	2310      	movs	r3, #16
 8003f34:	6063      	str	r3, [r4, #4]
 8003f36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f38:	3310      	adds	r3, #16
 8003f3a:	9321      	str	r3, [sp, #132]	; 0x84
 8003f3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f3e:	3301      	adds	r3, #1
 8003f40:	2b07      	cmp	r3, #7
 8003f42:	9320      	str	r3, [sp, #128]	; 0x80
 8003f44:	dc01      	bgt.n	8003f4a <_svfprintf_r+0x782>
 8003f46:	3408      	adds	r4, #8
 8003f48:	e008      	b.n	8003f5c <_svfprintf_r+0x794>
 8003f4a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f4c:	4659      	mov	r1, fp
 8003f4e:	4650      	mov	r0, sl
 8003f50:	f001 ff4e 	bl	8005df0 <__ssprint_r>
 8003f54:	2800      	cmp	r0, #0
 8003f56:	f040 82b9 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003f5a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f5c:	3e10      	subs	r6, #16
 8003f5e:	e7e4      	b.n	8003f2a <_svfprintf_r+0x762>
 8003f60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f62:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003f64:	6066      	str	r6, [r4, #4]
 8003f66:	3301      	adds	r3, #1
 8003f68:	4406      	add	r6, r0
 8003f6a:	2b07      	cmp	r3, #7
 8003f6c:	9621      	str	r6, [sp, #132]	; 0x84
 8003f6e:	9320      	str	r3, [sp, #128]	; 0x80
 8003f70:	dc01      	bgt.n	8003f76 <_svfprintf_r+0x7ae>
 8003f72:	3408      	adds	r4, #8
 8003f74:	e008      	b.n	8003f88 <_svfprintf_r+0x7c0>
 8003f76:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f78:	4659      	mov	r1, fp
 8003f7a:	4650      	mov	r0, sl
 8003f7c:	f001 ff38 	bl	8005df0 <__ssprint_r>
 8003f80:	2800      	cmp	r0, #0
 8003f82:	f040 82a3 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003f86:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f88:	05eb      	lsls	r3, r5, #23
 8003f8a:	d414      	bmi.n	8003fb6 <_svfprintf_r+0x7ee>
 8003f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f8e:	e884 0300 	stmia.w	r4, {r8, r9}
 8003f92:	444b      	add	r3, r9
 8003f94:	9321      	str	r3, [sp, #132]	; 0x84
 8003f96:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f98:	3301      	adds	r3, #1
 8003f9a:	2b07      	cmp	r3, #7
 8003f9c:	9320      	str	r3, [sp, #128]	; 0x80
 8003f9e:	f340 8244 	ble.w	800442a <_svfprintf_r+0xc62>
 8003fa2:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fa4:	4659      	mov	r1, fp
 8003fa6:	4650      	mov	r0, sl
 8003fa8:	f001 ff22 	bl	8005df0 <__ssprint_r>
 8003fac:	2800      	cmp	r0, #0
 8003fae:	f040 828d 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003fb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8003fb4:	e23a      	b.n	800442c <_svfprintf_r+0xc64>
 8003fb6:	9b02      	ldr	r3, [sp, #8]
 8003fb8:	2b65      	cmp	r3, #101	; 0x65
 8003fba:	f340 81ad 	ble.w	8004318 <_svfprintf_r+0xb50>
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fc6:	f7fc fd9b 	bl	8000b00 <__aeabi_dcmpeq>
 8003fca:	2800      	cmp	r0, #0
 8003fcc:	d05e      	beq.n	800408c <_svfprintf_r+0x8c4>
 8003fce:	4b2e      	ldr	r3, [pc, #184]	; (8004088 <_svfprintf_r+0x8c0>)
 8003fd0:	6023      	str	r3, [r4, #0]
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	6063      	str	r3, [r4, #4]
 8003fd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fd8:	3301      	adds	r3, #1
 8003fda:	9321      	str	r3, [sp, #132]	; 0x84
 8003fdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003fde:	3301      	adds	r3, #1
 8003fe0:	2b07      	cmp	r3, #7
 8003fe2:	9320      	str	r3, [sp, #128]	; 0x80
 8003fe4:	dc01      	bgt.n	8003fea <_svfprintf_r+0x822>
 8003fe6:	3408      	adds	r4, #8
 8003fe8:	e008      	b.n	8003ffc <_svfprintf_r+0x834>
 8003fea:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fec:	4659      	mov	r1, fp
 8003fee:	4650      	mov	r0, sl
 8003ff0:	f001 fefe 	bl	8005df0 <__ssprint_r>
 8003ff4:	2800      	cmp	r0, #0
 8003ff6:	f040 8269 	bne.w	80044cc <_svfprintf_r+0xd04>
 8003ffa:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ffc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ffe:	9a04      	ldr	r2, [sp, #16]
 8004000:	4293      	cmp	r3, r2
 8004002:	db02      	blt.n	800400a <_svfprintf_r+0x842>
 8004004:	07ee      	lsls	r6, r5, #31
 8004006:	f140 8211 	bpl.w	800442c <_svfprintf_r+0xc64>
 800400a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800400c:	6023      	str	r3, [r4, #0]
 800400e:	9b08      	ldr	r3, [sp, #32]
 8004010:	6063      	str	r3, [r4, #4]
 8004012:	9a08      	ldr	r2, [sp, #32]
 8004014:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004016:	4413      	add	r3, r2
 8004018:	9321      	str	r3, [sp, #132]	; 0x84
 800401a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800401c:	3301      	adds	r3, #1
 800401e:	2b07      	cmp	r3, #7
 8004020:	9320      	str	r3, [sp, #128]	; 0x80
 8004022:	dc01      	bgt.n	8004028 <_svfprintf_r+0x860>
 8004024:	3408      	adds	r4, #8
 8004026:	e008      	b.n	800403a <_svfprintf_r+0x872>
 8004028:	aa1f      	add	r2, sp, #124	; 0x7c
 800402a:	4659      	mov	r1, fp
 800402c:	4650      	mov	r0, sl
 800402e:	f001 fedf 	bl	8005df0 <__ssprint_r>
 8004032:	2800      	cmp	r0, #0
 8004034:	f040 824a 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004038:	ac2c      	add	r4, sp, #176	; 0xb0
 800403a:	9b04      	ldr	r3, [sp, #16]
 800403c:	1e5e      	subs	r6, r3, #1
 800403e:	2e00      	cmp	r6, #0
 8004040:	f340 81f4 	ble.w	800442c <_svfprintf_r+0xc64>
 8004044:	4f0f      	ldr	r7, [pc, #60]	; (8004084 <_svfprintf_r+0x8bc>)
 8004046:	f04f 0810 	mov.w	r8, #16
 800404a:	2e10      	cmp	r6, #16
 800404c:	f340 8159 	ble.w	8004302 <_svfprintf_r+0xb3a>
 8004050:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004052:	3310      	adds	r3, #16
 8004054:	9321      	str	r3, [sp, #132]	; 0x84
 8004056:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004058:	3301      	adds	r3, #1
 800405a:	2b07      	cmp	r3, #7
 800405c:	e884 0180 	stmia.w	r4, {r7, r8}
 8004060:	9320      	str	r3, [sp, #128]	; 0x80
 8004062:	dc01      	bgt.n	8004068 <_svfprintf_r+0x8a0>
 8004064:	3408      	adds	r4, #8
 8004066:	e008      	b.n	800407a <_svfprintf_r+0x8b2>
 8004068:	aa1f      	add	r2, sp, #124	; 0x7c
 800406a:	4659      	mov	r1, fp
 800406c:	4650      	mov	r0, sl
 800406e:	f001 febf 	bl	8005df0 <__ssprint_r>
 8004072:	2800      	cmp	r0, #0
 8004074:	f040 822a 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004078:	ac2c      	add	r4, sp, #176	; 0xb0
 800407a:	3e10      	subs	r6, #16
 800407c:	e7e5      	b.n	800404a <_svfprintf_r+0x882>
 800407e:	bf00      	nop
 8004080:	080065eb 	.word	0x080065eb
 8004084:	080065a7 	.word	0x080065a7
 8004088:	080065e9 	.word	0x080065e9
 800408c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800408e:	2b00      	cmp	r3, #0
 8004090:	dc7c      	bgt.n	800418c <_svfprintf_r+0x9c4>
 8004092:	4b9f      	ldr	r3, [pc, #636]	; (8004310 <_svfprintf_r+0xb48>)
 8004094:	6023      	str	r3, [r4, #0]
 8004096:	2301      	movs	r3, #1
 8004098:	6063      	str	r3, [r4, #4]
 800409a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800409c:	3301      	adds	r3, #1
 800409e:	9321      	str	r3, [sp, #132]	; 0x84
 80040a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040a2:	3301      	adds	r3, #1
 80040a4:	2b07      	cmp	r3, #7
 80040a6:	9320      	str	r3, [sp, #128]	; 0x80
 80040a8:	dc01      	bgt.n	80040ae <_svfprintf_r+0x8e6>
 80040aa:	3408      	adds	r4, #8
 80040ac:	e008      	b.n	80040c0 <_svfprintf_r+0x8f8>
 80040ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80040b0:	4659      	mov	r1, fp
 80040b2:	4650      	mov	r0, sl
 80040b4:	f001 fe9c 	bl	8005df0 <__ssprint_r>
 80040b8:	2800      	cmp	r0, #0
 80040ba:	f040 8207 	bne.w	80044cc <_svfprintf_r+0xd04>
 80040be:	ac2c      	add	r4, sp, #176	; 0xb0
 80040c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040c2:	b923      	cbnz	r3, 80040ce <_svfprintf_r+0x906>
 80040c4:	9b04      	ldr	r3, [sp, #16]
 80040c6:	b913      	cbnz	r3, 80040ce <_svfprintf_r+0x906>
 80040c8:	07e8      	lsls	r0, r5, #31
 80040ca:	f140 81af 	bpl.w	800442c <_svfprintf_r+0xc64>
 80040ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	9b08      	ldr	r3, [sp, #32]
 80040d4:	6063      	str	r3, [r4, #4]
 80040d6:	9a08      	ldr	r2, [sp, #32]
 80040d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040da:	4413      	add	r3, r2
 80040dc:	9321      	str	r3, [sp, #132]	; 0x84
 80040de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040e0:	3301      	adds	r3, #1
 80040e2:	2b07      	cmp	r3, #7
 80040e4:	9320      	str	r3, [sp, #128]	; 0x80
 80040e6:	dc02      	bgt.n	80040ee <_svfprintf_r+0x926>
 80040e8:	f104 0308 	add.w	r3, r4, #8
 80040ec:	e008      	b.n	8004100 <_svfprintf_r+0x938>
 80040ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80040f0:	4659      	mov	r1, fp
 80040f2:	4650      	mov	r0, sl
 80040f4:	f001 fe7c 	bl	8005df0 <__ssprint_r>
 80040f8:	2800      	cmp	r0, #0
 80040fa:	f040 81e7 	bne.w	80044cc <_svfprintf_r+0xd04>
 80040fe:	ab2c      	add	r3, sp, #176	; 0xb0
 8004100:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004102:	4276      	negs	r6, r6
 8004104:	2e00      	cmp	r6, #0
 8004106:	dd30      	ble.n	800416a <_svfprintf_r+0x9a2>
 8004108:	4f82      	ldr	r7, [pc, #520]	; (8004314 <_svfprintf_r+0xb4c>)
 800410a:	2410      	movs	r4, #16
 800410c:	2e10      	cmp	r6, #16
 800410e:	dd16      	ble.n	800413e <_svfprintf_r+0x976>
 8004110:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004112:	601f      	str	r7, [r3, #0]
 8004114:	3210      	adds	r2, #16
 8004116:	9221      	str	r2, [sp, #132]	; 0x84
 8004118:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800411a:	605c      	str	r4, [r3, #4]
 800411c:	3201      	adds	r2, #1
 800411e:	2a07      	cmp	r2, #7
 8004120:	9220      	str	r2, [sp, #128]	; 0x80
 8004122:	dc01      	bgt.n	8004128 <_svfprintf_r+0x960>
 8004124:	3308      	adds	r3, #8
 8004126:	e008      	b.n	800413a <_svfprintf_r+0x972>
 8004128:	aa1f      	add	r2, sp, #124	; 0x7c
 800412a:	4659      	mov	r1, fp
 800412c:	4650      	mov	r0, sl
 800412e:	f001 fe5f 	bl	8005df0 <__ssprint_r>
 8004132:	2800      	cmp	r0, #0
 8004134:	f040 81ca 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004138:	ab2c      	add	r3, sp, #176	; 0xb0
 800413a:	3e10      	subs	r6, #16
 800413c:	e7e6      	b.n	800410c <_svfprintf_r+0x944>
 800413e:	4a75      	ldr	r2, [pc, #468]	; (8004314 <_svfprintf_r+0xb4c>)
 8004140:	e883 0044 	stmia.w	r3, {r2, r6}
 8004144:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004146:	4416      	add	r6, r2
 8004148:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800414a:	9621      	str	r6, [sp, #132]	; 0x84
 800414c:	3201      	adds	r2, #1
 800414e:	2a07      	cmp	r2, #7
 8004150:	9220      	str	r2, [sp, #128]	; 0x80
 8004152:	dc01      	bgt.n	8004158 <_svfprintf_r+0x990>
 8004154:	3308      	adds	r3, #8
 8004156:	e008      	b.n	800416a <_svfprintf_r+0x9a2>
 8004158:	aa1f      	add	r2, sp, #124	; 0x7c
 800415a:	4659      	mov	r1, fp
 800415c:	4650      	mov	r0, sl
 800415e:	f001 fe47 	bl	8005df0 <__ssprint_r>
 8004162:	2800      	cmp	r0, #0
 8004164:	f040 81b2 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004168:	ab2c      	add	r3, sp, #176	; 0xb0
 800416a:	9a04      	ldr	r2, [sp, #16]
 800416c:	605a      	str	r2, [r3, #4]
 800416e:	9904      	ldr	r1, [sp, #16]
 8004170:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004172:	f8c3 8000 	str.w	r8, [r3]
 8004176:	440a      	add	r2, r1
 8004178:	9221      	str	r2, [sp, #132]	; 0x84
 800417a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800417c:	3201      	adds	r2, #1
 800417e:	2a07      	cmp	r2, #7
 8004180:	9220      	str	r2, [sp, #128]	; 0x80
 8004182:	f73f af0e 	bgt.w	8003fa2 <_svfprintf_r+0x7da>
 8004186:	f103 0408 	add.w	r4, r3, #8
 800418a:	e14f      	b.n	800442c <_svfprintf_r+0xc64>
 800418c:	9b04      	ldr	r3, [sp, #16]
 800418e:	42bb      	cmp	r3, r7
 8004190:	bfa8      	it	ge
 8004192:	463b      	movge	r3, r7
 8004194:	2b00      	cmp	r3, #0
 8004196:	461e      	mov	r6, r3
 8004198:	dd15      	ble.n	80041c6 <_svfprintf_r+0x9fe>
 800419a:	6063      	str	r3, [r4, #4]
 800419c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800419e:	f8c4 8000 	str.w	r8, [r4]
 80041a2:	4433      	add	r3, r6
 80041a4:	9321      	str	r3, [sp, #132]	; 0x84
 80041a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041a8:	3301      	adds	r3, #1
 80041aa:	2b07      	cmp	r3, #7
 80041ac:	9320      	str	r3, [sp, #128]	; 0x80
 80041ae:	dc01      	bgt.n	80041b4 <_svfprintf_r+0x9ec>
 80041b0:	3408      	adds	r4, #8
 80041b2:	e008      	b.n	80041c6 <_svfprintf_r+0x9fe>
 80041b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80041b6:	4659      	mov	r1, fp
 80041b8:	4650      	mov	r0, sl
 80041ba:	f001 fe19 	bl	8005df0 <__ssprint_r>
 80041be:	2800      	cmp	r0, #0
 80041c0:	f040 8184 	bne.w	80044cc <_svfprintf_r+0xd04>
 80041c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80041c6:	2e00      	cmp	r6, #0
 80041c8:	bfac      	ite	ge
 80041ca:	1bbe      	subge	r6, r7, r6
 80041cc:	463e      	movlt	r6, r7
 80041ce:	2e00      	cmp	r6, #0
 80041d0:	dd30      	ble.n	8004234 <_svfprintf_r+0xa6c>
 80041d2:	f04f 0910 	mov.w	r9, #16
 80041d6:	4b4f      	ldr	r3, [pc, #316]	; (8004314 <_svfprintf_r+0xb4c>)
 80041d8:	6023      	str	r3, [r4, #0]
 80041da:	2e10      	cmp	r6, #16
 80041dc:	dd16      	ble.n	800420c <_svfprintf_r+0xa44>
 80041de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041e0:	f8c4 9004 	str.w	r9, [r4, #4]
 80041e4:	3310      	adds	r3, #16
 80041e6:	9321      	str	r3, [sp, #132]	; 0x84
 80041e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041ea:	3301      	adds	r3, #1
 80041ec:	2b07      	cmp	r3, #7
 80041ee:	9320      	str	r3, [sp, #128]	; 0x80
 80041f0:	dc01      	bgt.n	80041f6 <_svfprintf_r+0xa2e>
 80041f2:	3408      	adds	r4, #8
 80041f4:	e008      	b.n	8004208 <_svfprintf_r+0xa40>
 80041f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80041f8:	4659      	mov	r1, fp
 80041fa:	4650      	mov	r0, sl
 80041fc:	f001 fdf8 	bl	8005df0 <__ssprint_r>
 8004200:	2800      	cmp	r0, #0
 8004202:	f040 8163 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004206:	ac2c      	add	r4, sp, #176	; 0xb0
 8004208:	3e10      	subs	r6, #16
 800420a:	e7e4      	b.n	80041d6 <_svfprintf_r+0xa0e>
 800420c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800420e:	6066      	str	r6, [r4, #4]
 8004210:	441e      	add	r6, r3
 8004212:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004214:	9621      	str	r6, [sp, #132]	; 0x84
 8004216:	3301      	adds	r3, #1
 8004218:	2b07      	cmp	r3, #7
 800421a:	9320      	str	r3, [sp, #128]	; 0x80
 800421c:	dc01      	bgt.n	8004222 <_svfprintf_r+0xa5a>
 800421e:	3408      	adds	r4, #8
 8004220:	e008      	b.n	8004234 <_svfprintf_r+0xa6c>
 8004222:	aa1f      	add	r2, sp, #124	; 0x7c
 8004224:	4659      	mov	r1, fp
 8004226:	4650      	mov	r0, sl
 8004228:	f001 fde2 	bl	8005df0 <__ssprint_r>
 800422c:	2800      	cmp	r0, #0
 800422e:	f040 814d 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004232:	ac2c      	add	r4, sp, #176	; 0xb0
 8004234:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004236:	9a04      	ldr	r2, [sp, #16]
 8004238:	4293      	cmp	r3, r2
 800423a:	4447      	add	r7, r8
 800423c:	db01      	blt.n	8004242 <_svfprintf_r+0xa7a>
 800423e:	07e9      	lsls	r1, r5, #31
 8004240:	d517      	bpl.n	8004272 <_svfprintf_r+0xaaa>
 8004242:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004244:	6023      	str	r3, [r4, #0]
 8004246:	9b08      	ldr	r3, [sp, #32]
 8004248:	6063      	str	r3, [r4, #4]
 800424a:	9a08      	ldr	r2, [sp, #32]
 800424c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800424e:	4413      	add	r3, r2
 8004250:	9321      	str	r3, [sp, #132]	; 0x84
 8004252:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004254:	3301      	adds	r3, #1
 8004256:	2b07      	cmp	r3, #7
 8004258:	9320      	str	r3, [sp, #128]	; 0x80
 800425a:	dc01      	bgt.n	8004260 <_svfprintf_r+0xa98>
 800425c:	3408      	adds	r4, #8
 800425e:	e008      	b.n	8004272 <_svfprintf_r+0xaaa>
 8004260:	aa1f      	add	r2, sp, #124	; 0x7c
 8004262:	4659      	mov	r1, fp
 8004264:	4650      	mov	r0, sl
 8004266:	f001 fdc3 	bl	8005df0 <__ssprint_r>
 800426a:	2800      	cmp	r0, #0
 800426c:	f040 812e 	bne.w	80044cc <_svfprintf_r+0xd04>
 8004270:	ac2c      	add	r4, sp, #176	; 0xb0
 8004272:	9b04      	ldr	r3, [sp, #16]
 8004274:	9a04      	ldr	r2, [sp, #16]
 8004276:	eb08 0603 	add.w	r6, r8, r3
 800427a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800427c:	1bf6      	subs	r6, r6, r7
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	429e      	cmp	r6, r3
 8004282:	bfa8      	it	ge
 8004284:	461e      	movge	r6, r3
 8004286:	2e00      	cmp	r6, #0
 8004288:	dd14      	ble.n	80042b4 <_svfprintf_r+0xaec>
 800428a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800428c:	6027      	str	r7, [r4, #0]
 800428e:	4433      	add	r3, r6
 8004290:	9321      	str	r3, [sp, #132]	; 0x84
 8004292:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004294:	6066      	str	r6, [r4, #4]
 8004296:	3301      	adds	r3, #1
 8004298:	2b07      	cmp	r3, #7
 800429a:	9320      	str	r3, [sp, #128]	; 0x80
 800429c:	dc01      	bgt.n	80042a2 <_svfprintf_r+0xada>
 800429e:	3408      	adds	r4, #8
 80042a0:	e008      	b.n	80042b4 <_svfprintf_r+0xaec>
 80042a2:	aa1f      	add	r2, sp, #124	; 0x7c
 80042a4:	4659      	mov	r1, fp
 80042a6:	4650      	mov	r0, sl
 80042a8:	f001 fda2 	bl	8005df0 <__ssprint_r>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	f040 810d 	bne.w	80044cc <_svfprintf_r+0xd04>
 80042b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80042b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80042b6:	9a04      	ldr	r2, [sp, #16]
 80042b8:	2e00      	cmp	r6, #0
 80042ba:	eba2 0303 	sub.w	r3, r2, r3
 80042be:	bfac      	ite	ge
 80042c0:	1b9e      	subge	r6, r3, r6
 80042c2:	461e      	movlt	r6, r3
 80042c4:	2e00      	cmp	r6, #0
 80042c6:	f340 80b1 	ble.w	800442c <_svfprintf_r+0xc64>
 80042ca:	4f12      	ldr	r7, [pc, #72]	; (8004314 <_svfprintf_r+0xb4c>)
 80042cc:	f04f 0810 	mov.w	r8, #16
 80042d0:	2e10      	cmp	r6, #16
 80042d2:	dd16      	ble.n	8004302 <_svfprintf_r+0xb3a>
 80042d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042d6:	3310      	adds	r3, #16
 80042d8:	9321      	str	r3, [sp, #132]	; 0x84
 80042da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042dc:	3301      	adds	r3, #1
 80042de:	2b07      	cmp	r3, #7
 80042e0:	e884 0180 	stmia.w	r4, {r7, r8}
 80042e4:	9320      	str	r3, [sp, #128]	; 0x80
 80042e6:	dc01      	bgt.n	80042ec <_svfprintf_r+0xb24>
 80042e8:	3408      	adds	r4, #8
 80042ea:	e008      	b.n	80042fe <_svfprintf_r+0xb36>
 80042ec:	aa1f      	add	r2, sp, #124	; 0x7c
 80042ee:	4659      	mov	r1, fp
 80042f0:	4650      	mov	r0, sl
 80042f2:	f001 fd7d 	bl	8005df0 <__ssprint_r>
 80042f6:	2800      	cmp	r0, #0
 80042f8:	f040 80e8 	bne.w	80044cc <_svfprintf_r+0xd04>
 80042fc:	ac2c      	add	r4, sp, #176	; 0xb0
 80042fe:	3e10      	subs	r6, #16
 8004300:	e7e6      	b.n	80042d0 <_svfprintf_r+0xb08>
 8004302:	4b04      	ldr	r3, [pc, #16]	; (8004314 <_svfprintf_r+0xb4c>)
 8004304:	e884 0048 	stmia.w	r4, {r3, r6}
 8004308:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800430a:	441e      	add	r6, r3
 800430c:	9621      	str	r6, [sp, #132]	; 0x84
 800430e:	e642      	b.n	8003f96 <_svfprintf_r+0x7ce>
 8004310:	080065e9 	.word	0x080065e9
 8004314:	080065a7 	.word	0x080065a7
 8004318:	9b04      	ldr	r3, [sp, #16]
 800431a:	2b01      	cmp	r3, #1
 800431c:	dc01      	bgt.n	8004322 <_svfprintf_r+0xb5a>
 800431e:	07ea      	lsls	r2, r5, #31
 8004320:	d573      	bpl.n	800440a <_svfprintf_r+0xc42>
 8004322:	2301      	movs	r3, #1
 8004324:	6063      	str	r3, [r4, #4]
 8004326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004328:	f8c4 8000 	str.w	r8, [r4]
 800432c:	3301      	adds	r3, #1
 800432e:	9321      	str	r3, [sp, #132]	; 0x84
 8004330:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004332:	3301      	adds	r3, #1
 8004334:	2b07      	cmp	r3, #7
 8004336:	9320      	str	r3, [sp, #128]	; 0x80
 8004338:	dc01      	bgt.n	800433e <_svfprintf_r+0xb76>
 800433a:	3408      	adds	r4, #8
 800433c:	e008      	b.n	8004350 <_svfprintf_r+0xb88>
 800433e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004340:	4659      	mov	r1, fp
 8004342:	4650      	mov	r0, sl
 8004344:	f001 fd54 	bl	8005df0 <__ssprint_r>
 8004348:	2800      	cmp	r0, #0
 800434a:	f040 80bf 	bne.w	80044cc <_svfprintf_r+0xd04>
 800434e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004350:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004352:	6023      	str	r3, [r4, #0]
 8004354:	9b08      	ldr	r3, [sp, #32]
 8004356:	6063      	str	r3, [r4, #4]
 8004358:	9a08      	ldr	r2, [sp, #32]
 800435a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800435c:	4413      	add	r3, r2
 800435e:	9321      	str	r3, [sp, #132]	; 0x84
 8004360:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004362:	3301      	adds	r3, #1
 8004364:	2b07      	cmp	r3, #7
 8004366:	9320      	str	r3, [sp, #128]	; 0x80
 8004368:	dc01      	bgt.n	800436e <_svfprintf_r+0xba6>
 800436a:	3408      	adds	r4, #8
 800436c:	e008      	b.n	8004380 <_svfprintf_r+0xbb8>
 800436e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004370:	4659      	mov	r1, fp
 8004372:	4650      	mov	r0, sl
 8004374:	f001 fd3c 	bl	8005df0 <__ssprint_r>
 8004378:	2800      	cmp	r0, #0
 800437a:	f040 80a7 	bne.w	80044cc <_svfprintf_r+0xd04>
 800437e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004380:	2300      	movs	r3, #0
 8004382:	2200      	movs	r2, #0
 8004384:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004388:	f7fc fbba 	bl	8000b00 <__aeabi_dcmpeq>
 800438c:	9b04      	ldr	r3, [sp, #16]
 800438e:	1e5e      	subs	r6, r3, #1
 8004390:	b9b8      	cbnz	r0, 80043c2 <_svfprintf_r+0xbfa>
 8004392:	f108 0301 	add.w	r3, r8, #1
 8004396:	e884 0048 	stmia.w	r4, {r3, r6}
 800439a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800439c:	9a04      	ldr	r2, [sp, #16]
 800439e:	3b01      	subs	r3, #1
 80043a0:	4413      	add	r3, r2
 80043a2:	9321      	str	r3, [sp, #132]	; 0x84
 80043a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80043a6:	3301      	adds	r3, #1
 80043a8:	2b07      	cmp	r3, #7
 80043aa:	9320      	str	r3, [sp, #128]	; 0x80
 80043ac:	dd34      	ble.n	8004418 <_svfprintf_r+0xc50>
 80043ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80043b0:	4659      	mov	r1, fp
 80043b2:	4650      	mov	r0, sl
 80043b4:	f001 fd1c 	bl	8005df0 <__ssprint_r>
 80043b8:	2800      	cmp	r0, #0
 80043ba:	f040 8087 	bne.w	80044cc <_svfprintf_r+0xd04>
 80043be:	ac2c      	add	r4, sp, #176	; 0xb0
 80043c0:	e02b      	b.n	800441a <_svfprintf_r+0xc52>
 80043c2:	2e00      	cmp	r6, #0
 80043c4:	dd29      	ble.n	800441a <_svfprintf_r+0xc52>
 80043c6:	4fa7      	ldr	r7, [pc, #668]	; (8004664 <_svfprintf_r+0xe9c>)
 80043c8:	f04f 0810 	mov.w	r8, #16
 80043cc:	2e10      	cmp	r6, #16
 80043ce:	dd15      	ble.n	80043fc <_svfprintf_r+0xc34>
 80043d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80043d2:	3310      	adds	r3, #16
 80043d4:	9321      	str	r3, [sp, #132]	; 0x84
 80043d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80043d8:	3301      	adds	r3, #1
 80043da:	2b07      	cmp	r3, #7
 80043dc:	e884 0180 	stmia.w	r4, {r7, r8}
 80043e0:	9320      	str	r3, [sp, #128]	; 0x80
 80043e2:	dc01      	bgt.n	80043e8 <_svfprintf_r+0xc20>
 80043e4:	3408      	adds	r4, #8
 80043e6:	e007      	b.n	80043f8 <_svfprintf_r+0xc30>
 80043e8:	aa1f      	add	r2, sp, #124	; 0x7c
 80043ea:	4659      	mov	r1, fp
 80043ec:	4650      	mov	r0, sl
 80043ee:	f001 fcff 	bl	8005df0 <__ssprint_r>
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d16a      	bne.n	80044cc <_svfprintf_r+0xd04>
 80043f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80043f8:	3e10      	subs	r6, #16
 80043fa:	e7e7      	b.n	80043cc <_svfprintf_r+0xc04>
 80043fc:	4b99      	ldr	r3, [pc, #612]	; (8004664 <_svfprintf_r+0xe9c>)
 80043fe:	e884 0048 	stmia.w	r4, {r3, r6}
 8004402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004404:	441e      	add	r6, r3
 8004406:	9621      	str	r6, [sp, #132]	; 0x84
 8004408:	e7cc      	b.n	80043a4 <_svfprintf_r+0xbdc>
 800440a:	2301      	movs	r3, #1
 800440c:	6063      	str	r3, [r4, #4]
 800440e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004410:	f8c4 8000 	str.w	r8, [r4]
 8004414:	3301      	adds	r3, #1
 8004416:	e7c4      	b.n	80043a2 <_svfprintf_r+0xbda>
 8004418:	3408      	adds	r4, #8
 800441a:	ab1b      	add	r3, sp, #108	; 0x6c
 800441c:	6023      	str	r3, [r4, #0]
 800441e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004420:	6063      	str	r3, [r4, #4]
 8004422:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004424:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004426:	4413      	add	r3, r2
 8004428:	e5b4      	b.n	8003f94 <_svfprintf_r+0x7cc>
 800442a:	3408      	adds	r4, #8
 800442c:	076b      	lsls	r3, r5, #29
 800442e:	d40b      	bmi.n	8004448 <_svfprintf_r+0xc80>
 8004430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004432:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004434:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004436:	428a      	cmp	r2, r1
 8004438:	bfac      	ite	ge
 800443a:	189b      	addge	r3, r3, r2
 800443c:	185b      	addlt	r3, r3, r1
 800443e:	930a      	str	r3, [sp, #40]	; 0x28
 8004440:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004442:	2b00      	cmp	r3, #0
 8004444:	d035      	beq.n	80044b2 <_svfprintf_r+0xcea>
 8004446:	e02e      	b.n	80044a6 <_svfprintf_r+0xcde>
 8004448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800444a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800444c:	1a9d      	subs	r5, r3, r2
 800444e:	2d00      	cmp	r5, #0
 8004450:	ddee      	ble.n	8004430 <_svfprintf_r+0xc68>
 8004452:	2610      	movs	r6, #16
 8004454:	4b84      	ldr	r3, [pc, #528]	; (8004668 <_svfprintf_r+0xea0>)
 8004456:	6023      	str	r3, [r4, #0]
 8004458:	2d10      	cmp	r5, #16
 800445a:	dd13      	ble.n	8004484 <_svfprintf_r+0xcbc>
 800445c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800445e:	6066      	str	r6, [r4, #4]
 8004460:	3310      	adds	r3, #16
 8004462:	9321      	str	r3, [sp, #132]	; 0x84
 8004464:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004466:	3301      	adds	r3, #1
 8004468:	2b07      	cmp	r3, #7
 800446a:	9320      	str	r3, [sp, #128]	; 0x80
 800446c:	dc01      	bgt.n	8004472 <_svfprintf_r+0xcaa>
 800446e:	3408      	adds	r4, #8
 8004470:	e006      	b.n	8004480 <_svfprintf_r+0xcb8>
 8004472:	aa1f      	add	r2, sp, #124	; 0x7c
 8004474:	4659      	mov	r1, fp
 8004476:	4650      	mov	r0, sl
 8004478:	f001 fcba 	bl	8005df0 <__ssprint_r>
 800447c:	bb30      	cbnz	r0, 80044cc <_svfprintf_r+0xd04>
 800447e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004480:	3d10      	subs	r5, #16
 8004482:	e7e7      	b.n	8004454 <_svfprintf_r+0xc8c>
 8004484:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004486:	6065      	str	r5, [r4, #4]
 8004488:	441d      	add	r5, r3
 800448a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800448c:	9521      	str	r5, [sp, #132]	; 0x84
 800448e:	3301      	adds	r3, #1
 8004490:	2b07      	cmp	r3, #7
 8004492:	9320      	str	r3, [sp, #128]	; 0x80
 8004494:	ddcc      	ble.n	8004430 <_svfprintf_r+0xc68>
 8004496:	aa1f      	add	r2, sp, #124	; 0x7c
 8004498:	4659      	mov	r1, fp
 800449a:	4650      	mov	r0, sl
 800449c:	f001 fca8 	bl	8005df0 <__ssprint_r>
 80044a0:	2800      	cmp	r0, #0
 80044a2:	d0c5      	beq.n	8004430 <_svfprintf_r+0xc68>
 80044a4:	e012      	b.n	80044cc <_svfprintf_r+0xd04>
 80044a6:	aa1f      	add	r2, sp, #124	; 0x7c
 80044a8:	4659      	mov	r1, fp
 80044aa:	4650      	mov	r0, sl
 80044ac:	f001 fca0 	bl	8005df0 <__ssprint_r>
 80044b0:	b960      	cbnz	r0, 80044cc <_svfprintf_r+0xd04>
 80044b2:	2300      	movs	r3, #0
 80044b4:	9320      	str	r3, [sp, #128]	; 0x80
 80044b6:	9f03      	ldr	r7, [sp, #12]
 80044b8:	ac2c      	add	r4, sp, #176	; 0xb0
 80044ba:	f7ff b9bb 	b.w	8003834 <_svfprintf_r+0x6c>
 80044be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044c0:	b123      	cbz	r3, 80044cc <_svfprintf_r+0xd04>
 80044c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80044c4:	4659      	mov	r1, fp
 80044c6:	4650      	mov	r0, sl
 80044c8:	f001 fc92 	bl	8005df0 <__ssprint_r>
 80044cc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80044d0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80044d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044d6:	bf18      	it	ne
 80044d8:	f04f 33ff 	movne.w	r3, #4294967295
 80044dc:	4618      	mov	r0, r3
 80044de:	e12e      	b.n	800473e <_svfprintf_r+0xf76>
 80044e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80044e4:	4610      	mov	r0, r2
 80044e6:	4619      	mov	r1, r3
 80044e8:	f7fc fb3c 	bl	8000b64 <__aeabi_dcmpun>
 80044ec:	b160      	cbz	r0, 8004508 <_svfprintf_r+0xd40>
 80044ee:	4b5f      	ldr	r3, [pc, #380]	; (800466c <_svfprintf_r+0xea4>)
 80044f0:	4a5f      	ldr	r2, [pc, #380]	; (8004670 <_svfprintf_r+0xea8>)
 80044f2:	9902      	ldr	r1, [sp, #8]
 80044f4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80044f8:	2947      	cmp	r1, #71	; 0x47
 80044fa:	bfcc      	ite	gt
 80044fc:	4690      	movgt	r8, r2
 80044fe:	4698      	movle	r8, r3
 8004500:	f04f 0903 	mov.w	r9, #3
 8004504:	2600      	movs	r6, #0
 8004506:	e44e      	b.n	8003da6 <_svfprintf_r+0x5de>
 8004508:	f1b9 3fff 	cmp.w	r9, #4294967295
 800450c:	d00a      	beq.n	8004524 <_svfprintf_r+0xd5c>
 800450e:	9b02      	ldr	r3, [sp, #8]
 8004510:	f023 0320 	bic.w	r3, r3, #32
 8004514:	2b47      	cmp	r3, #71	; 0x47
 8004516:	d107      	bne.n	8004528 <_svfprintf_r+0xd60>
 8004518:	f1b9 0f00 	cmp.w	r9, #0
 800451c:	bf08      	it	eq
 800451e:	f04f 0901 	moveq.w	r9, #1
 8004522:	e001      	b.n	8004528 <_svfprintf_r+0xd60>
 8004524:	f04f 0906 	mov.w	r9, #6
 8004528:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800452c:	930c      	str	r3, [sp, #48]	; 0x30
 800452e:	9b07      	ldr	r3, [sp, #28]
 8004530:	2b00      	cmp	r3, #0
 8004532:	da07      	bge.n	8004544 <_svfprintf_r+0xd7c>
 8004534:	9b06      	ldr	r3, [sp, #24]
 8004536:	930e      	str	r3, [sp, #56]	; 0x38
 8004538:	9b07      	ldr	r3, [sp, #28]
 800453a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800453e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004540:	232d      	movs	r3, #45	; 0x2d
 8004542:	e004      	b.n	800454e <_svfprintf_r+0xd86>
 8004544:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004548:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800454c:	2300      	movs	r3, #0
 800454e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004550:	9b02      	ldr	r3, [sp, #8]
 8004552:	f023 0720 	bic.w	r7, r3, #32
 8004556:	2f46      	cmp	r7, #70	; 0x46
 8004558:	d004      	beq.n	8004564 <_svfprintf_r+0xd9c>
 800455a:	2f45      	cmp	r7, #69	; 0x45
 800455c:	d105      	bne.n	800456a <_svfprintf_r+0xda2>
 800455e:	f109 0601 	add.w	r6, r9, #1
 8004562:	e003      	b.n	800456c <_svfprintf_r+0xda4>
 8004564:	464e      	mov	r6, r9
 8004566:	2103      	movs	r1, #3
 8004568:	e001      	b.n	800456e <_svfprintf_r+0xda6>
 800456a:	464e      	mov	r6, r9
 800456c:	2102      	movs	r1, #2
 800456e:	ab1d      	add	r3, sp, #116	; 0x74
 8004570:	9301      	str	r3, [sp, #4]
 8004572:	ab1a      	add	r3, sp, #104	; 0x68
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	4632      	mov	r2, r6
 8004578:	ab19      	add	r3, sp, #100	; 0x64
 800457a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800457e:	4650      	mov	r0, sl
 8004580:	f000 f976 	bl	8004870 <_dtoa_r>
 8004584:	2f47      	cmp	r7, #71	; 0x47
 8004586:	4680      	mov	r8, r0
 8004588:	d102      	bne.n	8004590 <_svfprintf_r+0xdc8>
 800458a:	07eb      	lsls	r3, r5, #31
 800458c:	f140 80cd 	bpl.w	800472a <_svfprintf_r+0xf62>
 8004590:	eb08 0306 	add.w	r3, r8, r6
 8004594:	2f46      	cmp	r7, #70	; 0x46
 8004596:	9304      	str	r3, [sp, #16]
 8004598:	d111      	bne.n	80045be <_svfprintf_r+0xdf6>
 800459a:	f898 3000 	ldrb.w	r3, [r8]
 800459e:	2b30      	cmp	r3, #48	; 0x30
 80045a0:	d109      	bne.n	80045b6 <_svfprintf_r+0xdee>
 80045a2:	2200      	movs	r2, #0
 80045a4:	2300      	movs	r3, #0
 80045a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80045aa:	f7fc faa9 	bl	8000b00 <__aeabi_dcmpeq>
 80045ae:	b910      	cbnz	r0, 80045b6 <_svfprintf_r+0xdee>
 80045b0:	f1c6 0601 	rsb	r6, r6, #1
 80045b4:	9619      	str	r6, [sp, #100]	; 0x64
 80045b6:	9a04      	ldr	r2, [sp, #16]
 80045b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045ba:	441a      	add	r2, r3
 80045bc:	9204      	str	r2, [sp, #16]
 80045be:	2200      	movs	r2, #0
 80045c0:	2300      	movs	r3, #0
 80045c2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80045c6:	f7fc fa9b 	bl	8000b00 <__aeabi_dcmpeq>
 80045ca:	b908      	cbnz	r0, 80045d0 <_svfprintf_r+0xe08>
 80045cc:	2230      	movs	r2, #48	; 0x30
 80045ce:	e002      	b.n	80045d6 <_svfprintf_r+0xe0e>
 80045d0:	9b04      	ldr	r3, [sp, #16]
 80045d2:	931d      	str	r3, [sp, #116]	; 0x74
 80045d4:	e007      	b.n	80045e6 <_svfprintf_r+0xe1e>
 80045d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045d8:	9904      	ldr	r1, [sp, #16]
 80045da:	4299      	cmp	r1, r3
 80045dc:	d903      	bls.n	80045e6 <_svfprintf_r+0xe1e>
 80045de:	1c59      	adds	r1, r3, #1
 80045e0:	911d      	str	r1, [sp, #116]	; 0x74
 80045e2:	701a      	strb	r2, [r3, #0]
 80045e4:	e7f7      	b.n	80045d6 <_svfprintf_r+0xe0e>
 80045e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045e8:	2f47      	cmp	r7, #71	; 0x47
 80045ea:	ebc8 0303 	rsb	r3, r8, r3
 80045ee:	9304      	str	r3, [sp, #16]
 80045f0:	d108      	bne.n	8004604 <_svfprintf_r+0xe3c>
 80045f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045f4:	1cdf      	adds	r7, r3, #3
 80045f6:	db01      	blt.n	80045fc <_svfprintf_r+0xe34>
 80045f8:	4599      	cmp	r9, r3
 80045fa:	da68      	bge.n	80046ce <_svfprintf_r+0xf06>
 80045fc:	9b02      	ldr	r3, [sp, #8]
 80045fe:	3b02      	subs	r3, #2
 8004600:	9302      	str	r3, [sp, #8]
 8004602:	e002      	b.n	800460a <_svfprintf_r+0xe42>
 8004604:	9b02      	ldr	r3, [sp, #8]
 8004606:	2b65      	cmp	r3, #101	; 0x65
 8004608:	dc4a      	bgt.n	80046a0 <_svfprintf_r+0xed8>
 800460a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800460c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004610:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8004614:	3b01      	subs	r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	9319      	str	r3, [sp, #100]	; 0x64
 800461a:	bfba      	itte	lt
 800461c:	425b      	neglt	r3, r3
 800461e:	222d      	movlt	r2, #45	; 0x2d
 8004620:	222b      	movge	r2, #43	; 0x2b
 8004622:	2b09      	cmp	r3, #9
 8004624:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004628:	dd24      	ble.n	8004674 <_svfprintf_r+0xeac>
 800462a:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800462e:	200a      	movs	r0, #10
 8004630:	fb93 f1f0 	sdiv	r1, r3, r0
 8004634:	fb00 3311 	mls	r3, r0, r1, r3
 8004638:	3330      	adds	r3, #48	; 0x30
 800463a:	2909      	cmp	r1, #9
 800463c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8004640:	460b      	mov	r3, r1
 8004642:	dcf5      	bgt.n	8004630 <_svfprintf_r+0xe68>
 8004644:	3330      	adds	r3, #48	; 0x30
 8004646:	f802 3c01 	strb.w	r3, [r2, #-1]
 800464a:	1e51      	subs	r1, r2, #1
 800464c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8004650:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8004654:	4281      	cmp	r1, r0
 8004656:	461a      	mov	r2, r3
 8004658:	d213      	bcs.n	8004682 <_svfprintf_r+0xeba>
 800465a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800465e:	f803 2b01 	strb.w	r2, [r3], #1
 8004662:	e7f7      	b.n	8004654 <_svfprintf_r+0xe8c>
 8004664:	080065a7 	.word	0x080065a7
 8004668:	080065eb 	.word	0x080065eb
 800466c:	080065bf 	.word	0x080065bf
 8004670:	080065c3 	.word	0x080065c3
 8004674:	2230      	movs	r2, #48	; 0x30
 8004676:	4413      	add	r3, r2
 8004678:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800467c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8004680:	aa1c      	add	r2, sp, #112	; 0x70
 8004682:	ab1b      	add	r3, sp, #108	; 0x6c
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	9a04      	ldr	r2, [sp, #16]
 8004688:	9310      	str	r3, [sp, #64]	; 0x40
 800468a:	2a01      	cmp	r2, #1
 800468c:	eb03 0902 	add.w	r9, r3, r2
 8004690:	dc02      	bgt.n	8004698 <_svfprintf_r+0xed0>
 8004692:	f015 0701 	ands.w	r7, r5, #1
 8004696:	d032      	beq.n	80046fe <_svfprintf_r+0xf36>
 8004698:	9b08      	ldr	r3, [sp, #32]
 800469a:	2700      	movs	r7, #0
 800469c:	4499      	add	r9, r3
 800469e:	e02e      	b.n	80046fe <_svfprintf_r+0xf36>
 80046a0:	9b02      	ldr	r3, [sp, #8]
 80046a2:	2b66      	cmp	r3, #102	; 0x66
 80046a4:	d113      	bne.n	80046ce <_svfprintf_r+0xf06>
 80046a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	dd07      	ble.n	80046bc <_svfprintf_r+0xef4>
 80046ac:	f1b9 0f00 	cmp.w	r9, #0
 80046b0:	d101      	bne.n	80046b6 <_svfprintf_r+0xeee>
 80046b2:	07ee      	lsls	r6, r5, #31
 80046b4:	d521      	bpl.n	80046fa <_svfprintf_r+0xf32>
 80046b6:	9a08      	ldr	r2, [sp, #32]
 80046b8:	4413      	add	r3, r2
 80046ba:	e006      	b.n	80046ca <_svfprintf_r+0xf02>
 80046bc:	f1b9 0f00 	cmp.w	r9, #0
 80046c0:	d101      	bne.n	80046c6 <_svfprintf_r+0xefe>
 80046c2:	07ed      	lsls	r5, r5, #31
 80046c4:	d514      	bpl.n	80046f0 <_svfprintf_r+0xf28>
 80046c6:	9b08      	ldr	r3, [sp, #32]
 80046c8:	3301      	adds	r3, #1
 80046ca:	444b      	add	r3, r9
 80046cc:	e015      	b.n	80046fa <_svfprintf_r+0xf32>
 80046ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046d0:	9a04      	ldr	r2, [sp, #16]
 80046d2:	4293      	cmp	r3, r2
 80046d4:	db03      	blt.n	80046de <_svfprintf_r+0xf16>
 80046d6:	07e8      	lsls	r0, r5, #31
 80046d8:	d50d      	bpl.n	80046f6 <_svfprintf_r+0xf2e>
 80046da:	9a08      	ldr	r2, [sp, #32]
 80046dc:	e006      	b.n	80046ec <_svfprintf_r+0xf24>
 80046de:	9a04      	ldr	r2, [sp, #16]
 80046e0:	9908      	ldr	r1, [sp, #32]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	440a      	add	r2, r1
 80046e6:	dc05      	bgt.n	80046f4 <_svfprintf_r+0xf2c>
 80046e8:	f1c3 0301 	rsb	r3, r3, #1
 80046ec:	4413      	add	r3, r2
 80046ee:	e002      	b.n	80046f6 <_svfprintf_r+0xf2e>
 80046f0:	2301      	movs	r3, #1
 80046f2:	e002      	b.n	80046fa <_svfprintf_r+0xf32>
 80046f4:	4613      	mov	r3, r2
 80046f6:	2267      	movs	r2, #103	; 0x67
 80046f8:	9202      	str	r2, [sp, #8]
 80046fa:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80046fc:	4699      	mov	r9, r3
 80046fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004700:	b113      	cbz	r3, 8004708 <_svfprintf_r+0xf40>
 8004702:	232d      	movs	r3, #45	; 0x2d
 8004704:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004708:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800470a:	2600      	movs	r6, #0
 800470c:	f7ff bb4c 	b.w	8003da8 <_svfprintf_r+0x5e0>
 8004710:	2200      	movs	r2, #0
 8004712:	2300      	movs	r3, #0
 8004714:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004718:	f7fc f9fc 	bl	8000b14 <__aeabi_dcmplt>
 800471c:	b110      	cbz	r0, 8004724 <_svfprintf_r+0xf5c>
 800471e:	232d      	movs	r3, #45	; 0x2d
 8004720:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004724:	4b07      	ldr	r3, [pc, #28]	; (8004744 <_svfprintf_r+0xf7c>)
 8004726:	4a08      	ldr	r2, [pc, #32]	; (8004748 <_svfprintf_r+0xf80>)
 8004728:	e6e3      	b.n	80044f2 <_svfprintf_r+0xd2a>
 800472a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800472c:	1a1b      	subs	r3, r3, r0
 800472e:	9304      	str	r3, [sp, #16]
 8004730:	e75f      	b.n	80045f2 <_svfprintf_r+0xe2a>
 8004732:	ea56 0207 	orrs.w	r2, r6, r7
 8004736:	f47f aaaa 	bne.w	8003c8e <_svfprintf_r+0x4c6>
 800473a:	f7ff baaf 	b.w	8003c9c <_svfprintf_r+0x4d4>
 800473e:	b03d      	add	sp, #244	; 0xf4
 8004740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004744:	080065b7 	.word	0x080065b7
 8004748:	080065bb 	.word	0x080065bb

0800474c <quorem>:
 800474c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004750:	6903      	ldr	r3, [r0, #16]
 8004752:	690c      	ldr	r4, [r1, #16]
 8004754:	429c      	cmp	r4, r3
 8004756:	4680      	mov	r8, r0
 8004758:	f300 8083 	bgt.w	8004862 <quorem+0x116>
 800475c:	3c01      	subs	r4, #1
 800475e:	f101 0714 	add.w	r7, r1, #20
 8004762:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004766:	f100 0614 	add.w	r6, r0, #20
 800476a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800476e:	eb06 030e 	add.w	r3, r6, lr
 8004772:	9301      	str	r3, [sp, #4]
 8004774:	3501      	adds	r5, #1
 8004776:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 800477a:	fbb3 f5f5 	udiv	r5, r3, r5
 800477e:	eb07 090e 	add.w	r9, r7, lr
 8004782:	2d00      	cmp	r5, #0
 8004784:	d039      	beq.n	80047fa <quorem+0xae>
 8004786:	f04f 0a00 	mov.w	sl, #0
 800478a:	4638      	mov	r0, r7
 800478c:	46b4      	mov	ip, r6
 800478e:	46d3      	mov	fp, sl
 8004790:	f850 2b04 	ldr.w	r2, [r0], #4
 8004794:	b293      	uxth	r3, r2
 8004796:	fb05 a303 	mla	r3, r5, r3, sl
 800479a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800479e:	b29b      	uxth	r3, r3
 80047a0:	ebc3 030b 	rsb	r3, r3, fp
 80047a4:	0c12      	lsrs	r2, r2, #16
 80047a6:	f8bc b000 	ldrh.w	fp, [ip]
 80047aa:	fb05 a202 	mla	r2, r5, r2, sl
 80047ae:	fa13 f38b 	uxtah	r3, r3, fp
 80047b2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80047b6:	fa1f fb82 	uxth.w	fp, r2
 80047ba:	f8dc 2000 	ldr.w	r2, [ip]
 80047be:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80047c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047cc:	4581      	cmp	r9, r0
 80047ce:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80047d2:	f84c 3b04 	str.w	r3, [ip], #4
 80047d6:	d2db      	bcs.n	8004790 <quorem+0x44>
 80047d8:	f856 300e 	ldr.w	r3, [r6, lr]
 80047dc:	b96b      	cbnz	r3, 80047fa <quorem+0xae>
 80047de:	9b01      	ldr	r3, [sp, #4]
 80047e0:	3b04      	subs	r3, #4
 80047e2:	429e      	cmp	r6, r3
 80047e4:	461a      	mov	r2, r3
 80047e6:	d302      	bcc.n	80047ee <quorem+0xa2>
 80047e8:	f8c8 4010 	str.w	r4, [r8, #16]
 80047ec:	e005      	b.n	80047fa <quorem+0xae>
 80047ee:	6812      	ldr	r2, [r2, #0]
 80047f0:	3b04      	subs	r3, #4
 80047f2:	2a00      	cmp	r2, #0
 80047f4:	d1f8      	bne.n	80047e8 <quorem+0x9c>
 80047f6:	3c01      	subs	r4, #1
 80047f8:	e7f3      	b.n	80047e2 <quorem+0x96>
 80047fa:	4640      	mov	r0, r8
 80047fc:	f001 fa1f 	bl	8005c3e <__mcmp>
 8004800:	2800      	cmp	r0, #0
 8004802:	db2c      	blt.n	800485e <quorem+0x112>
 8004804:	3501      	adds	r5, #1
 8004806:	4630      	mov	r0, r6
 8004808:	f04f 0e00 	mov.w	lr, #0
 800480c:	f857 1b04 	ldr.w	r1, [r7], #4
 8004810:	f8d0 c000 	ldr.w	ip, [r0]
 8004814:	b28a      	uxth	r2, r1
 8004816:	ebc2 030e 	rsb	r3, r2, lr
 800481a:	0c09      	lsrs	r1, r1, #16
 800481c:	fa13 f38c 	uxtah	r3, r3, ip
 8004820:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8004824:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004828:	b29b      	uxth	r3, r3
 800482a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800482e:	45b9      	cmp	r9, r7
 8004830:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004834:	f840 3b04 	str.w	r3, [r0], #4
 8004838:	d2e8      	bcs.n	800480c <quorem+0xc0>
 800483a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800483e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004842:	b962      	cbnz	r2, 800485e <quorem+0x112>
 8004844:	3b04      	subs	r3, #4
 8004846:	429e      	cmp	r6, r3
 8004848:	461a      	mov	r2, r3
 800484a:	d302      	bcc.n	8004852 <quorem+0x106>
 800484c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004850:	e005      	b.n	800485e <quorem+0x112>
 8004852:	6812      	ldr	r2, [r2, #0]
 8004854:	3b04      	subs	r3, #4
 8004856:	2a00      	cmp	r2, #0
 8004858:	d1f8      	bne.n	800484c <quorem+0x100>
 800485a:	3c01      	subs	r4, #1
 800485c:	e7f3      	b.n	8004846 <quorem+0xfa>
 800485e:	4628      	mov	r0, r5
 8004860:	e000      	b.n	8004864 <quorem+0x118>
 8004862:	2000      	movs	r0, #0
 8004864:	b003      	add	sp, #12
 8004866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800486a:	0000      	movs	r0, r0
 800486c:	0000      	movs	r0, r0
	...

08004870 <_dtoa_r>:
 8004870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004874:	ec59 8b10 	vmov	r8, r9, d0
 8004878:	b097      	sub	sp, #92	; 0x5c
 800487a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800487c:	9106      	str	r1, [sp, #24]
 800487e:	4682      	mov	sl, r0
 8004880:	9209      	str	r2, [sp, #36]	; 0x24
 8004882:	9310      	str	r3, [sp, #64]	; 0x40
 8004884:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8004886:	e9cd 8900 	strd	r8, r9, [sp]
 800488a:	b945      	cbnz	r5, 800489e <_dtoa_r+0x2e>
 800488c:	2010      	movs	r0, #16
 800488e:	f000 fd93 	bl	80053b8 <malloc>
 8004892:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8004896:	6045      	str	r5, [r0, #4]
 8004898:	6085      	str	r5, [r0, #8]
 800489a:	6005      	str	r5, [r0, #0]
 800489c:	60c5      	str	r5, [r0, #12]
 800489e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80048a2:	6819      	ldr	r1, [r3, #0]
 80048a4:	b159      	cbz	r1, 80048be <_dtoa_r+0x4e>
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	604a      	str	r2, [r1, #4]
 80048aa:	2301      	movs	r3, #1
 80048ac:	4093      	lsls	r3, r2
 80048ae:	608b      	str	r3, [r1, #8]
 80048b0:	4650      	mov	r0, sl
 80048b2:	f000 ffeb 	bl	800588c <_Bfree>
 80048b6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80048ba:	2200      	movs	r2, #0
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	9b01      	ldr	r3, [sp, #4]
 80048c0:	4a9f      	ldr	r2, [pc, #636]	; (8004b40 <_dtoa_r+0x2d0>)
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	bfbf      	itttt	lt
 80048c6:	2301      	movlt	r3, #1
 80048c8:	6023      	strlt	r3, [r4, #0]
 80048ca:	9b01      	ldrlt	r3, [sp, #4]
 80048cc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80048d0:	bfb8      	it	lt
 80048d2:	9301      	strlt	r3, [sp, #4]
 80048d4:	9f01      	ldr	r7, [sp, #4]
 80048d6:	bfa4      	itt	ge
 80048d8:	2300      	movge	r3, #0
 80048da:	6023      	strge	r3, [r4, #0]
 80048dc:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 80048e0:	0d1b      	lsrs	r3, r3, #20
 80048e2:	051b      	lsls	r3, r3, #20
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d11d      	bne.n	8004924 <_dtoa_r+0xb4>
 80048e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80048ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	9b00      	ldr	r3, [sp, #0]
 80048f2:	b943      	cbnz	r3, 8004906 <_dtoa_r+0x96>
 80048f4:	4a93      	ldr	r2, [pc, #588]	; (8004b44 <_dtoa_r+0x2d4>)
 80048f6:	4b94      	ldr	r3, [pc, #592]	; (8004b48 <_dtoa_r+0x2d8>)
 80048f8:	f3c7 0013 	ubfx	r0, r7, #0, #20
 80048fc:	2800      	cmp	r0, #0
 80048fe:	bf14      	ite	ne
 8004900:	4618      	movne	r0, r3
 8004902:	4610      	moveq	r0, r2
 8004904:	e000      	b.n	8004908 <_dtoa_r+0x98>
 8004906:	4890      	ldr	r0, [pc, #576]	; (8004b48 <_dtoa_r+0x2d8>)
 8004908:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 854a 	beq.w	80053a4 <_dtoa_r+0xb34>
 8004910:	78c3      	ldrb	r3, [r0, #3]
 8004912:	b113      	cbz	r3, 800491a <_dtoa_r+0xaa>
 8004914:	f100 0308 	add.w	r3, r0, #8
 8004918:	e000      	b.n	800491c <_dtoa_r+0xac>
 800491a:	1cc3      	adds	r3, r0, #3
 800491c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	f000 bd40 	b.w	80053a4 <_dtoa_r+0xb34>
 8004924:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004928:	2200      	movs	r2, #0
 800492a:	2300      	movs	r3, #0
 800492c:	4620      	mov	r0, r4
 800492e:	4629      	mov	r1, r5
 8004930:	f7fc f8e6 	bl	8000b00 <__aeabi_dcmpeq>
 8004934:	4680      	mov	r8, r0
 8004936:	b158      	cbz	r0, 8004950 <_dtoa_r+0xe0>
 8004938:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800493a:	2301      	movs	r3, #1
 800493c:	6013      	str	r3, [r2, #0]
 800493e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 8522 	beq.w	800538a <_dtoa_r+0xb1a>
 8004946:	4881      	ldr	r0, [pc, #516]	; (8004b4c <_dtoa_r+0x2dc>)
 8004948:	6018      	str	r0, [r3, #0]
 800494a:	3801      	subs	r0, #1
 800494c:	f000 bd2a 	b.w	80053a4 <_dtoa_r+0xb34>
 8004950:	aa14      	add	r2, sp, #80	; 0x50
 8004952:	a915      	add	r1, sp, #84	; 0x54
 8004954:	ec45 4b10 	vmov	d0, r4, r5
 8004958:	4650      	mov	r0, sl
 800495a:	f001 f9eb 	bl	8005d34 <__d2b>
 800495e:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004962:	9002      	str	r0, [sp, #8]
 8004964:	b15e      	cbz	r6, 800497e <_dtoa_r+0x10e>
 8004966:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800496a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800496e:	4620      	mov	r0, r4
 8004970:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004974:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8004978:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 800497c:	e01d      	b.n	80049ba <_dtoa_r+0x14a>
 800497e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004980:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8004982:	441e      	add	r6, r3
 8004984:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8004988:	2b20      	cmp	r3, #32
 800498a:	dd0a      	ble.n	80049a2 <_dtoa_r+0x132>
 800498c:	9a00      	ldr	r2, [sp, #0]
 800498e:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8004992:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004996:	fa22 f000 	lsr.w	r0, r2, r0
 800499a:	fa07 f303 	lsl.w	r3, r7, r3
 800499e:	4318      	orrs	r0, r3
 80049a0:	e004      	b.n	80049ac <_dtoa_r+0x13c>
 80049a2:	f1c3 0020 	rsb	r0, r3, #32
 80049a6:	9b00      	ldr	r3, [sp, #0]
 80049a8:	fa03 f000 	lsl.w	r0, r3, r0
 80049ac:	f7fb fdca 	bl	8000544 <__aeabi_ui2d>
 80049b0:	2301      	movs	r3, #1
 80049b2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80049b6:	3e01      	subs	r6, #1
 80049b8:	9311      	str	r3, [sp, #68]	; 0x44
 80049ba:	2200      	movs	r2, #0
 80049bc:	4b64      	ldr	r3, [pc, #400]	; (8004b50 <_dtoa_r+0x2e0>)
 80049be:	f7fb fc83 	bl	80002c8 <__aeabi_dsub>
 80049c2:	a359      	add	r3, pc, #356	; (adr r3, 8004b28 <_dtoa_r+0x2b8>)
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f7fb fe32 	bl	8000630 <__aeabi_dmul>
 80049cc:	a358      	add	r3, pc, #352	; (adr r3, 8004b30 <_dtoa_r+0x2c0>)
 80049ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d2:	f7fb fc7b 	bl	80002cc <__adddf3>
 80049d6:	4604      	mov	r4, r0
 80049d8:	4630      	mov	r0, r6
 80049da:	460d      	mov	r5, r1
 80049dc:	f7fb fdc2 	bl	8000564 <__aeabi_i2d>
 80049e0:	a355      	add	r3, pc, #340	; (adr r3, 8004b38 <_dtoa_r+0x2c8>)
 80049e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e6:	f7fb fe23 	bl	8000630 <__aeabi_dmul>
 80049ea:	4602      	mov	r2, r0
 80049ec:	460b      	mov	r3, r1
 80049ee:	4620      	mov	r0, r4
 80049f0:	4629      	mov	r1, r5
 80049f2:	f7fb fc6b 	bl	80002cc <__adddf3>
 80049f6:	4604      	mov	r4, r0
 80049f8:	460d      	mov	r5, r1
 80049fa:	f7fc f8c9 	bl	8000b90 <__aeabi_d2iz>
 80049fe:	2200      	movs	r2, #0
 8004a00:	4683      	mov	fp, r0
 8004a02:	2300      	movs	r3, #0
 8004a04:	4620      	mov	r0, r4
 8004a06:	4629      	mov	r1, r5
 8004a08:	f7fc f884 	bl	8000b14 <__aeabi_dcmplt>
 8004a0c:	b158      	cbz	r0, 8004a26 <_dtoa_r+0x1b6>
 8004a0e:	4658      	mov	r0, fp
 8004a10:	f7fb fda8 	bl	8000564 <__aeabi_i2d>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4620      	mov	r0, r4
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	f7fc f870 	bl	8000b00 <__aeabi_dcmpeq>
 8004a20:	b908      	cbnz	r0, 8004a26 <_dtoa_r+0x1b6>
 8004a22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a26:	f1bb 0f16 	cmp.w	fp, #22
 8004a2a:	d80d      	bhi.n	8004a48 <_dtoa_r+0x1d8>
 8004a2c:	4949      	ldr	r1, [pc, #292]	; (8004b54 <_dtoa_r+0x2e4>)
 8004a2e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004a32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a3a:	f7fc f889 	bl	8000b50 <__aeabi_dcmpgt>
 8004a3e:	b130      	cbz	r0, 8004a4e <_dtoa_r+0x1de>
 8004a40:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a44:	2300      	movs	r3, #0
 8004a46:	e000      	b.n	8004a4a <_dtoa_r+0x1da>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	930d      	str	r3, [sp, #52]	; 0x34
 8004a4c:	e000      	b.n	8004a50 <_dtoa_r+0x1e0>
 8004a4e:	900d      	str	r0, [sp, #52]	; 0x34
 8004a50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a52:	1b9e      	subs	r6, r3, r6
 8004a54:	1e73      	subs	r3, r6, #1
 8004a56:	9305      	str	r3, [sp, #20]
 8004a58:	bf43      	ittte	mi
 8004a5a:	f1c3 0900 	rsbmi	r9, r3, #0
 8004a5e:	2300      	movmi	r3, #0
 8004a60:	9305      	strmi	r3, [sp, #20]
 8004a62:	f04f 0900 	movpl.w	r9, #0
 8004a66:	f1bb 0f00 	cmp.w	fp, #0
 8004a6a:	db07      	blt.n	8004a7c <_dtoa_r+0x20c>
 8004a6c:	9b05      	ldr	r3, [sp, #20]
 8004a6e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8004a72:	445b      	add	r3, fp
 8004a74:	9305      	str	r3, [sp, #20]
 8004a76:	2300      	movs	r3, #0
 8004a78:	9307      	str	r3, [sp, #28]
 8004a7a:	e006      	b.n	8004a8a <_dtoa_r+0x21a>
 8004a7c:	f1cb 0300 	rsb	r3, fp, #0
 8004a80:	9307      	str	r3, [sp, #28]
 8004a82:	2300      	movs	r3, #0
 8004a84:	ebcb 0909 	rsb	r9, fp, r9
 8004a88:	930c      	str	r3, [sp, #48]	; 0x30
 8004a8a:	9b06      	ldr	r3, [sp, #24]
 8004a8c:	2b09      	cmp	r3, #9
 8004a8e:	d827      	bhi.n	8004ae0 <_dtoa_r+0x270>
 8004a90:	2b05      	cmp	r3, #5
 8004a92:	bfc4      	itt	gt
 8004a94:	3b04      	subgt	r3, #4
 8004a96:	9306      	strgt	r3, [sp, #24]
 8004a98:	9b06      	ldr	r3, [sp, #24]
 8004a9a:	f1a3 0302 	sub.w	r3, r3, #2
 8004a9e:	bfcc      	ite	gt
 8004aa0:	2500      	movgt	r5, #0
 8004aa2:	2501      	movle	r5, #1
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d820      	bhi.n	8004aea <_dtoa_r+0x27a>
 8004aa8:	e8df f003 	tbb	[pc, r3]
 8004aac:	04020e06 	.word	0x04020e06
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e002      	b.n	8004aba <_dtoa_r+0x24a>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e008      	b.n	8004aca <_dtoa_r+0x25a>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	9308      	str	r3, [sp, #32]
 8004abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	dd1c      	ble.n	8004afc <_dtoa_r+0x28c>
 8004ac2:	9303      	str	r3, [sp, #12]
 8004ac4:	4698      	mov	r8, r3
 8004ac6:	e01e      	b.n	8004b06 <_dtoa_r+0x296>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	9308      	str	r3, [sp, #32]
 8004acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ace:	445b      	add	r3, fp
 8004ad0:	f103 0801 	add.w	r8, r3, #1
 8004ad4:	9303      	str	r3, [sp, #12]
 8004ad6:	4643      	mov	r3, r8
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	bfb8      	it	lt
 8004adc:	2301      	movlt	r3, #1
 8004ade:	e012      	b.n	8004b06 <_dtoa_r+0x296>
 8004ae0:	2501      	movs	r5, #1
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	9306      	str	r3, [sp, #24]
 8004ae6:	9508      	str	r5, [sp, #32]
 8004ae8:	e001      	b.n	8004aee <_dtoa_r+0x27e>
 8004aea:	2301      	movs	r3, #1
 8004aec:	9308      	str	r3, [sp, #32]
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295
 8004af2:	9303      	str	r3, [sp, #12]
 8004af4:	4698      	mov	r8, r3
 8004af6:	2200      	movs	r2, #0
 8004af8:	2312      	movs	r3, #18
 8004afa:	e003      	b.n	8004b04 <_dtoa_r+0x294>
 8004afc:	2301      	movs	r3, #1
 8004afe:	9303      	str	r3, [sp, #12]
 8004b00:	4698      	mov	r8, r3
 8004b02:	461a      	mov	r2, r3
 8004b04:	9209      	str	r2, [sp, #36]	; 0x24
 8004b06:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	6062      	str	r2, [r4, #4]
 8004b0e:	2104      	movs	r1, #4
 8004b10:	f101 0214 	add.w	r2, r1, #20
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d81f      	bhi.n	8004b58 <_dtoa_r+0x2e8>
 8004b18:	6862      	ldr	r2, [r4, #4]
 8004b1a:	3201      	adds	r2, #1
 8004b1c:	6062      	str	r2, [r4, #4]
 8004b1e:	0049      	lsls	r1, r1, #1
 8004b20:	e7f6      	b.n	8004b10 <_dtoa_r+0x2a0>
 8004b22:	bf00      	nop
 8004b24:	f3af 8000 	nop.w
 8004b28:	636f4361 	.word	0x636f4361
 8004b2c:	3fd287a7 	.word	0x3fd287a7
 8004b30:	8b60c8b3 	.word	0x8b60c8b3
 8004b34:	3fc68a28 	.word	0x3fc68a28
 8004b38:	509f79fb 	.word	0x509f79fb
 8004b3c:	3fd34413 	.word	0x3fd34413
 8004b40:	7ff00000 	.word	0x7ff00000
 8004b44:	080065fb 	.word	0x080065fb
 8004b48:	08006604 	.word	0x08006604
 8004b4c:	080065ea 	.word	0x080065ea
 8004b50:	3ff80000 	.word	0x3ff80000
 8004b54:	08006618 	.word	0x08006618
 8004b58:	6861      	ldr	r1, [r4, #4]
 8004b5a:	4650      	mov	r0, sl
 8004b5c:	f000 fe61 	bl	8005822 <_Balloc>
 8004b60:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004b64:	6020      	str	r0, [r4, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	9304      	str	r3, [sp, #16]
 8004b6a:	f1b8 0f0e 	cmp.w	r8, #14
 8004b6e:	f200 815d 	bhi.w	8004e2c <_dtoa_r+0x5bc>
 8004b72:	2d00      	cmp	r5, #0
 8004b74:	f000 815a 	beq.w	8004e2c <_dtoa_r+0x5bc>
 8004b78:	ed9d 7b00 	vldr	d7, [sp]
 8004b7c:	f1bb 0f00 	cmp.w	fp, #0
 8004b80:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004b84:	dd31      	ble.n	8004bea <_dtoa_r+0x37a>
 8004b86:	4aa0      	ldr	r2, [pc, #640]	; (8004e08 <_dtoa_r+0x598>)
 8004b88:	f00b 030f 	and.w	r3, fp, #15
 8004b8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004b90:	ed93 7b00 	vldr	d7, [r3]
 8004b94:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004b98:	06e2      	lsls	r2, r4, #27
 8004b9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004b9e:	d50c      	bpl.n	8004bba <_dtoa_r+0x34a>
 8004ba0:	4b9a      	ldr	r3, [pc, #616]	; (8004e0c <_dtoa_r+0x59c>)
 8004ba2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004ba6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004baa:	f7fb fe6b 	bl	8000884 <__aeabi_ddiv>
 8004bae:	f004 040f 	and.w	r4, r4, #15
 8004bb2:	e9cd 0100 	strd	r0, r1, [sp]
 8004bb6:	2603      	movs	r6, #3
 8004bb8:	e000      	b.n	8004bbc <_dtoa_r+0x34c>
 8004bba:	2602      	movs	r6, #2
 8004bbc:	4d93      	ldr	r5, [pc, #588]	; (8004e0c <_dtoa_r+0x59c>)
 8004bbe:	b16c      	cbz	r4, 8004bdc <_dtoa_r+0x36c>
 8004bc0:	07e3      	lsls	r3, r4, #31
 8004bc2:	d508      	bpl.n	8004bd6 <_dtoa_r+0x366>
 8004bc4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004bc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004bcc:	f7fb fd30 	bl	8000630 <__aeabi_dmul>
 8004bd0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004bd4:	3601      	adds	r6, #1
 8004bd6:	1064      	asrs	r4, r4, #1
 8004bd8:	3508      	adds	r5, #8
 8004bda:	e7f0      	b.n	8004bbe <_dtoa_r+0x34e>
 8004bdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004be0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004be4:	f7fb fe4e 	bl	8000884 <__aeabi_ddiv>
 8004be8:	e020      	b.n	8004c2c <_dtoa_r+0x3bc>
 8004bea:	f1cb 0400 	rsb	r4, fp, #0
 8004bee:	b304      	cbz	r4, 8004c32 <_dtoa_r+0x3c2>
 8004bf0:	4b85      	ldr	r3, [pc, #532]	; (8004e08 <_dtoa_r+0x598>)
 8004bf2:	4d86      	ldr	r5, [pc, #536]	; (8004e0c <_dtoa_r+0x59c>)
 8004bf4:	f004 020f 	and.w	r2, r4, #15
 8004bf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c00:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004c04:	f7fb fd14 	bl	8000630 <__aeabi_dmul>
 8004c08:	e9cd 0100 	strd	r0, r1, [sp]
 8004c0c:	1124      	asrs	r4, r4, #4
 8004c0e:	2300      	movs	r3, #0
 8004c10:	2602      	movs	r6, #2
 8004c12:	b154      	cbz	r4, 8004c2a <_dtoa_r+0x3ba>
 8004c14:	07e7      	lsls	r7, r4, #31
 8004c16:	d505      	bpl.n	8004c24 <_dtoa_r+0x3b4>
 8004c18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c1c:	f7fb fd08 	bl	8000630 <__aeabi_dmul>
 8004c20:	3601      	adds	r6, #1
 8004c22:	2301      	movs	r3, #1
 8004c24:	1064      	asrs	r4, r4, #1
 8004c26:	3508      	adds	r5, #8
 8004c28:	e7f3      	b.n	8004c12 <_dtoa_r+0x3a2>
 8004c2a:	b11b      	cbz	r3, 8004c34 <_dtoa_r+0x3c4>
 8004c2c:	e9cd 0100 	strd	r0, r1, [sp]
 8004c30:	e000      	b.n	8004c34 <_dtoa_r+0x3c4>
 8004c32:	2602      	movs	r6, #2
 8004c34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c36:	b1eb      	cbz	r3, 8004c74 <_dtoa_r+0x404>
 8004c38:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	4b74      	ldr	r3, [pc, #464]	; (8004e10 <_dtoa_r+0x5a0>)
 8004c40:	4620      	mov	r0, r4
 8004c42:	4629      	mov	r1, r5
 8004c44:	f7fb ff66 	bl	8000b14 <__aeabi_dcmplt>
 8004c48:	b1a0      	cbz	r0, 8004c74 <_dtoa_r+0x404>
 8004c4a:	f1b8 0f00 	cmp.w	r8, #0
 8004c4e:	d011      	beq.n	8004c74 <_dtoa_r+0x404>
 8004c50:	9b03      	ldr	r3, [sp, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f340 80e6 	ble.w	8004e24 <_dtoa_r+0x5b4>
 8004c58:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004c5c:	930a      	str	r3, [sp, #40]	; 0x28
 8004c5e:	2200      	movs	r2, #0
 8004c60:	4b6c      	ldr	r3, [pc, #432]	; (8004e14 <_dtoa_r+0x5a4>)
 8004c62:	4620      	mov	r0, r4
 8004c64:	4629      	mov	r1, r5
 8004c66:	f7fb fce3 	bl	8000630 <__aeabi_dmul>
 8004c6a:	3601      	adds	r6, #1
 8004c6c:	e9cd 0100 	strd	r0, r1, [sp]
 8004c70:	9f03      	ldr	r7, [sp, #12]
 8004c72:	e002      	b.n	8004c7a <_dtoa_r+0x40a>
 8004c74:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004c78:	4647      	mov	r7, r8
 8004c7a:	4630      	mov	r0, r6
 8004c7c:	f7fb fc72 	bl	8000564 <__aeabi_i2d>
 8004c80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c84:	f7fb fcd4 	bl	8000630 <__aeabi_dmul>
 8004c88:	2200      	movs	r2, #0
 8004c8a:	4b63      	ldr	r3, [pc, #396]	; (8004e18 <_dtoa_r+0x5a8>)
 8004c8c:	f7fb fb1e 	bl	80002cc <__adddf3>
 8004c90:	4604      	mov	r4, r0
 8004c92:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8004c96:	b9cf      	cbnz	r7, 8004ccc <_dtoa_r+0x45c>
 8004c98:	2200      	movs	r2, #0
 8004c9a:	4b60      	ldr	r3, [pc, #384]	; (8004e1c <_dtoa_r+0x5ac>)
 8004c9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ca0:	f7fb fb12 	bl	80002c8 <__aeabi_dsub>
 8004ca4:	4622      	mov	r2, r4
 8004ca6:	462b      	mov	r3, r5
 8004ca8:	e9cd 0100 	strd	r0, r1, [sp]
 8004cac:	f7fb ff50 	bl	8000b50 <__aeabi_dcmpgt>
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	f040 8241 	bne.w	8005138 <_dtoa_r+0x8c8>
 8004cb6:	4622      	mov	r2, r4
 8004cb8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004cbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cc0:	f7fb ff28 	bl	8000b14 <__aeabi_dcmplt>
 8004cc4:	2800      	cmp	r0, #0
 8004cc6:	f040 822e 	bne.w	8005126 <_dtoa_r+0x8b6>
 8004cca:	e0ab      	b.n	8004e24 <_dtoa_r+0x5b4>
 8004ccc:	9a08      	ldr	r2, [sp, #32]
 8004cce:	4b4e      	ldr	r3, [pc, #312]	; (8004e08 <_dtoa_r+0x598>)
 8004cd0:	1e79      	subs	r1, r7, #1
 8004cd2:	2a00      	cmp	r2, #0
 8004cd4:	d04a      	beq.n	8004d6c <_dtoa_r+0x4fc>
 8004cd6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	2000      	movs	r0, #0
 8004ce0:	494f      	ldr	r1, [pc, #316]	; (8004e20 <_dtoa_r+0x5b0>)
 8004ce2:	f7fb fdcf 	bl	8000884 <__aeabi_ddiv>
 8004ce6:	4622      	mov	r2, r4
 8004ce8:	462b      	mov	r3, r5
 8004cea:	f7fb faed 	bl	80002c8 <__aeabi_dsub>
 8004cee:	9c04      	ldr	r4, [sp, #16]
 8004cf0:	4605      	mov	r5, r0
 8004cf2:	460e      	mov	r6, r1
 8004cf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cf8:	f7fb ff4a 	bl	8000b90 <__aeabi_d2iz>
 8004cfc:	9012      	str	r0, [sp, #72]	; 0x48
 8004cfe:	f7fb fc31 	bl	8000564 <__aeabi_i2d>
 8004d02:	4602      	mov	r2, r0
 8004d04:	460b      	mov	r3, r1
 8004d06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d0a:	f7fb fadd 	bl	80002c8 <__aeabi_dsub>
 8004d0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004d10:	3330      	adds	r3, #48	; 0x30
 8004d12:	f804 3b01 	strb.w	r3, [r4], #1
 8004d16:	462a      	mov	r2, r5
 8004d18:	4633      	mov	r3, r6
 8004d1a:	e9cd 0100 	strd	r0, r1, [sp]
 8004d1e:	f7fb fef9 	bl	8000b14 <__aeabi_dcmplt>
 8004d22:	2800      	cmp	r0, #0
 8004d24:	f040 8321 	bne.w	800536a <_dtoa_r+0xafa>
 8004d28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	4938      	ldr	r1, [pc, #224]	; (8004e10 <_dtoa_r+0x5a0>)
 8004d30:	f7fb faca 	bl	80002c8 <__aeabi_dsub>
 8004d34:	462a      	mov	r2, r5
 8004d36:	4633      	mov	r3, r6
 8004d38:	f7fb feec 	bl	8000b14 <__aeabi_dcmplt>
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	f040 80d2 	bne.w	8004ee6 <_dtoa_r+0x676>
 8004d42:	9b04      	ldr	r3, [sp, #16]
 8004d44:	1ae3      	subs	r3, r4, r3
 8004d46:	42bb      	cmp	r3, r7
 8004d48:	da6c      	bge.n	8004e24 <_dtoa_r+0x5b4>
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	4b31      	ldr	r3, [pc, #196]	; (8004e14 <_dtoa_r+0x5a4>)
 8004d4e:	4628      	mov	r0, r5
 8004d50:	4631      	mov	r1, r6
 8004d52:	f7fb fc6d 	bl	8000630 <__aeabi_dmul>
 8004d56:	2200      	movs	r2, #0
 8004d58:	4605      	mov	r5, r0
 8004d5a:	460e      	mov	r6, r1
 8004d5c:	4b2d      	ldr	r3, [pc, #180]	; (8004e14 <_dtoa_r+0x5a4>)
 8004d5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d62:	f7fb fc65 	bl	8000630 <__aeabi_dmul>
 8004d66:	e9cd 0100 	strd	r0, r1, [sp]
 8004d6a:	e7c3      	b.n	8004cf4 <_dtoa_r+0x484>
 8004d6c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004d70:	4622      	mov	r2, r4
 8004d72:	462b      	mov	r3, r5
 8004d74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d78:	f7fb fc5a 	bl	8000630 <__aeabi_dmul>
 8004d7c:	9b04      	ldr	r3, [sp, #16]
 8004d7e:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8004d82:	19dc      	adds	r4, r3, r7
 8004d84:	461d      	mov	r5, r3
 8004d86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d8a:	f7fb ff01 	bl	8000b90 <__aeabi_d2iz>
 8004d8e:	4606      	mov	r6, r0
 8004d90:	f7fb fbe8 	bl	8000564 <__aeabi_i2d>
 8004d94:	3630      	adds	r6, #48	; 0x30
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d9e:	f7fb fa93 	bl	80002c8 <__aeabi_dsub>
 8004da2:	f805 6b01 	strb.w	r6, [r5], #1
 8004da6:	42ac      	cmp	r4, r5
 8004da8:	e9cd 0100 	strd	r0, r1, [sp]
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	d123      	bne.n	8004dfa <_dtoa_r+0x58a>
 8004db2:	4b1b      	ldr	r3, [pc, #108]	; (8004e20 <_dtoa_r+0x5b0>)
 8004db4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004db8:	f7fb fa88 	bl	80002cc <__adddf3>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004dc4:	f7fb fec4 	bl	8000b50 <__aeabi_dcmpgt>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	f040 808c 	bne.w	8004ee6 <_dtoa_r+0x676>
 8004dce:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004dd2:	2000      	movs	r0, #0
 8004dd4:	4912      	ldr	r1, [pc, #72]	; (8004e20 <_dtoa_r+0x5b0>)
 8004dd6:	f7fb fa77 	bl	80002c8 <__aeabi_dsub>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	460b      	mov	r3, r1
 8004dde:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004de2:	f7fb fe97 	bl	8000b14 <__aeabi_dcmplt>
 8004de6:	b1e8      	cbz	r0, 8004e24 <_dtoa_r+0x5b4>
 8004de8:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8004dec:	2b30      	cmp	r3, #48	; 0x30
 8004dee:	f104 32ff 	add.w	r2, r4, #4294967295
 8004df2:	f040 82ba 	bne.w	800536a <_dtoa_r+0xafa>
 8004df6:	4614      	mov	r4, r2
 8004df8:	e7f6      	b.n	8004de8 <_dtoa_r+0x578>
 8004dfa:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <_dtoa_r+0x5a4>)
 8004dfc:	f7fb fc18 	bl	8000630 <__aeabi_dmul>
 8004e00:	e9cd 0100 	strd	r0, r1, [sp]
 8004e04:	e7bf      	b.n	8004d86 <_dtoa_r+0x516>
 8004e06:	bf00      	nop
 8004e08:	08006618 	.word	0x08006618
 8004e0c:	080066e0 	.word	0x080066e0
 8004e10:	3ff00000 	.word	0x3ff00000
 8004e14:	40240000 	.word	0x40240000
 8004e18:	401c0000 	.word	0x401c0000
 8004e1c:	40140000 	.word	0x40140000
 8004e20:	3fe00000 	.word	0x3fe00000
 8004e24:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8004e28:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004e2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	db7c      	blt.n	8004f2c <_dtoa_r+0x6bc>
 8004e32:	f1bb 0f0e 	cmp.w	fp, #14
 8004e36:	dc79      	bgt.n	8004f2c <_dtoa_r+0x6bc>
 8004e38:	4b8f      	ldr	r3, [pc, #572]	; (8005078 <_dtoa_r+0x808>)
 8004e3a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004e3e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	da14      	bge.n	8004e72 <_dtoa_r+0x602>
 8004e48:	f1b8 0f00 	cmp.w	r8, #0
 8004e4c:	dc11      	bgt.n	8004e72 <_dtoa_r+0x602>
 8004e4e:	f040 816c 	bne.w	800512a <_dtoa_r+0x8ba>
 8004e52:	2200      	movs	r2, #0
 8004e54:	4b89      	ldr	r3, [pc, #548]	; (800507c <_dtoa_r+0x80c>)
 8004e56:	4630      	mov	r0, r6
 8004e58:	4639      	mov	r1, r7
 8004e5a:	f7fb fbe9 	bl	8000630 <__aeabi_dmul>
 8004e5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e62:	f7fb fe6b 	bl	8000b3c <__aeabi_dcmpge>
 8004e66:	4645      	mov	r5, r8
 8004e68:	4646      	mov	r6, r8
 8004e6a:	2800      	cmp	r0, #0
 8004e6c:	f040 815f 	bne.w	800512e <_dtoa_r+0x8be>
 8004e70:	e166      	b.n	8005140 <_dtoa_r+0x8d0>
 8004e72:	9c04      	ldr	r4, [sp, #16]
 8004e74:	4632      	mov	r2, r6
 8004e76:	463b      	mov	r3, r7
 8004e78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e7c:	f7fb fd02 	bl	8000884 <__aeabi_ddiv>
 8004e80:	f7fb fe86 	bl	8000b90 <__aeabi_d2iz>
 8004e84:	4605      	mov	r5, r0
 8004e86:	f7fb fb6d 	bl	8000564 <__aeabi_i2d>
 8004e8a:	4632      	mov	r2, r6
 8004e8c:	463b      	mov	r3, r7
 8004e8e:	f7fb fbcf 	bl	8000630 <__aeabi_dmul>
 8004e92:	460b      	mov	r3, r1
 8004e94:	4602      	mov	r2, r0
 8004e96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e9a:	f7fb fa15 	bl	80002c8 <__aeabi_dsub>
 8004e9e:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8004ea2:	f804 eb01 	strb.w	lr, [r4], #1
 8004ea6:	9b04      	ldr	r3, [sp, #16]
 8004ea8:	ebc3 0e04 	rsb	lr, r3, r4
 8004eac:	45f0      	cmp	r8, lr
 8004eae:	e9cd 0100 	strd	r0, r1, [sp]
 8004eb2:	d12e      	bne.n	8004f12 <_dtoa_r+0x6a2>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	f7fb fa08 	bl	80002cc <__adddf3>
 8004ebc:	4680      	mov	r8, r0
 8004ebe:	4689      	mov	r9, r1
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	4639      	mov	r1, r7
 8004ec8:	f7fb fe24 	bl	8000b14 <__aeabi_dcmplt>
 8004ecc:	b978      	cbnz	r0, 8004eee <_dtoa_r+0x67e>
 8004ece:	4642      	mov	r2, r8
 8004ed0:	464b      	mov	r3, r9
 8004ed2:	4630      	mov	r0, r6
 8004ed4:	4639      	mov	r1, r7
 8004ed6:	f7fb fe13 	bl	8000b00 <__aeabi_dcmpeq>
 8004eda:	2800      	cmp	r0, #0
 8004edc:	f000 8247 	beq.w	800536e <_dtoa_r+0xafe>
 8004ee0:	07e9      	lsls	r1, r5, #31
 8004ee2:	d404      	bmi.n	8004eee <_dtoa_r+0x67e>
 8004ee4:	e243      	b.n	800536e <_dtoa_r+0xafe>
 8004ee6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004eea:	e000      	b.n	8004eee <_dtoa_r+0x67e>
 8004eec:	461c      	mov	r4, r3
 8004eee:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8004ef2:	2a39      	cmp	r2, #57	; 0x39
 8004ef4:	f104 33ff 	add.w	r3, r4, #4294967295
 8004ef8:	d107      	bne.n	8004f0a <_dtoa_r+0x69a>
 8004efa:	9a04      	ldr	r2, [sp, #16]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d1f5      	bne.n	8004eec <_dtoa_r+0x67c>
 8004f00:	9904      	ldr	r1, [sp, #16]
 8004f02:	2230      	movs	r2, #48	; 0x30
 8004f04:	f10b 0b01 	add.w	fp, fp, #1
 8004f08:	700a      	strb	r2, [r1, #0]
 8004f0a:	781a      	ldrb	r2, [r3, #0]
 8004f0c:	3201      	adds	r2, #1
 8004f0e:	701a      	strb	r2, [r3, #0]
 8004f10:	e22d      	b.n	800536e <_dtoa_r+0xafe>
 8004f12:	2200      	movs	r2, #0
 8004f14:	4b5a      	ldr	r3, [pc, #360]	; (8005080 <_dtoa_r+0x810>)
 8004f16:	f7fb fb8b 	bl	8000630 <__aeabi_dmul>
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	e9cd 0100 	strd	r0, r1, [sp]
 8004f22:	f7fb fded 	bl	8000b00 <__aeabi_dcmpeq>
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d0a4      	beq.n	8004e74 <_dtoa_r+0x604>
 8004f2a:	e220      	b.n	800536e <_dtoa_r+0xafe>
 8004f2c:	9a08      	ldr	r2, [sp, #32]
 8004f2e:	2a00      	cmp	r2, #0
 8004f30:	d02d      	beq.n	8004f8e <_dtoa_r+0x71e>
 8004f32:	9a06      	ldr	r2, [sp, #24]
 8004f34:	2a01      	cmp	r2, #1
 8004f36:	dc0a      	bgt.n	8004f4e <_dtoa_r+0x6de>
 8004f38:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004f3a:	b112      	cbz	r2, 8004f42 <_dtoa_r+0x6d2>
 8004f3c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004f40:	e002      	b.n	8004f48 <_dtoa_r+0x6d8>
 8004f42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f44:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f48:	9d07      	ldr	r5, [sp, #28]
 8004f4a:	464c      	mov	r4, r9
 8004f4c:	e015      	b.n	8004f7a <_dtoa_r+0x70a>
 8004f4e:	9b07      	ldr	r3, [sp, #28]
 8004f50:	f108 35ff 	add.w	r5, r8, #4294967295
 8004f54:	42ab      	cmp	r3, r5
 8004f56:	bfbf      	itttt	lt
 8004f58:	9b07      	ldrlt	r3, [sp, #28]
 8004f5a:	9507      	strlt	r5, [sp, #28]
 8004f5c:	1aea      	sublt	r2, r5, r3
 8004f5e:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004f60:	bfb7      	itett	lt
 8004f62:	189b      	addlt	r3, r3, r2
 8004f64:	1b5d      	subge	r5, r3, r5
 8004f66:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004f68:	2500      	movlt	r5, #0
 8004f6a:	f1b8 0f00 	cmp.w	r8, #0
 8004f6e:	bfb9      	ittee	lt
 8004f70:	ebc8 0409 	rsblt	r4, r8, r9
 8004f74:	2300      	movlt	r3, #0
 8004f76:	464c      	movge	r4, r9
 8004f78:	4643      	movge	r3, r8
 8004f7a:	9a05      	ldr	r2, [sp, #20]
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	441a      	add	r2, r3
 8004f80:	4650      	mov	r0, sl
 8004f82:	4499      	add	r9, r3
 8004f84:	9205      	str	r2, [sp, #20]
 8004f86:	f000 fd20 	bl	80059ca <__i2b>
 8004f8a:	4606      	mov	r6, r0
 8004f8c:	e002      	b.n	8004f94 <_dtoa_r+0x724>
 8004f8e:	9d07      	ldr	r5, [sp, #28]
 8004f90:	9e08      	ldr	r6, [sp, #32]
 8004f92:	464c      	mov	r4, r9
 8004f94:	b15c      	cbz	r4, 8004fae <_dtoa_r+0x73e>
 8004f96:	9b05      	ldr	r3, [sp, #20]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dd08      	ble.n	8004fae <_dtoa_r+0x73e>
 8004f9c:	42a3      	cmp	r3, r4
 8004f9e:	9a05      	ldr	r2, [sp, #20]
 8004fa0:	bfa8      	it	ge
 8004fa2:	4623      	movge	r3, r4
 8004fa4:	ebc3 0909 	rsb	r9, r3, r9
 8004fa8:	1ae4      	subs	r4, r4, r3
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	9305      	str	r3, [sp, #20]
 8004fae:	9b07      	ldr	r3, [sp, #28]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	dd1d      	ble.n	8004ff0 <_dtoa_r+0x780>
 8004fb4:	9b08      	ldr	r3, [sp, #32]
 8004fb6:	b1ab      	cbz	r3, 8004fe4 <_dtoa_r+0x774>
 8004fb8:	b185      	cbz	r5, 8004fdc <_dtoa_r+0x76c>
 8004fba:	4631      	mov	r1, r6
 8004fbc:	462a      	mov	r2, r5
 8004fbe:	4650      	mov	r0, sl
 8004fc0:	f000 fd9e 	bl	8005b00 <__pow5mult>
 8004fc4:	9a02      	ldr	r2, [sp, #8]
 8004fc6:	4601      	mov	r1, r0
 8004fc8:	4606      	mov	r6, r0
 8004fca:	4650      	mov	r0, sl
 8004fcc:	f000 fd06 	bl	80059dc <__multiply>
 8004fd0:	9902      	ldr	r1, [sp, #8]
 8004fd2:	4607      	mov	r7, r0
 8004fd4:	4650      	mov	r0, sl
 8004fd6:	f000 fc59 	bl	800588c <_Bfree>
 8004fda:	9702      	str	r7, [sp, #8]
 8004fdc:	9b07      	ldr	r3, [sp, #28]
 8004fde:	1b5a      	subs	r2, r3, r5
 8004fe0:	d006      	beq.n	8004ff0 <_dtoa_r+0x780>
 8004fe2:	e000      	b.n	8004fe6 <_dtoa_r+0x776>
 8004fe4:	9a07      	ldr	r2, [sp, #28]
 8004fe6:	9902      	ldr	r1, [sp, #8]
 8004fe8:	4650      	mov	r0, sl
 8004fea:	f000 fd89 	bl	8005b00 <__pow5mult>
 8004fee:	9002      	str	r0, [sp, #8]
 8004ff0:	2101      	movs	r1, #1
 8004ff2:	4650      	mov	r0, sl
 8004ff4:	f000 fce9 	bl	80059ca <__i2b>
 8004ff8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ffa:	4605      	mov	r5, r0
 8004ffc:	b35b      	cbz	r3, 8005056 <_dtoa_r+0x7e6>
 8004ffe:	461a      	mov	r2, r3
 8005000:	4601      	mov	r1, r0
 8005002:	4650      	mov	r0, sl
 8005004:	f000 fd7c 	bl	8005b00 <__pow5mult>
 8005008:	9b06      	ldr	r3, [sp, #24]
 800500a:	2b01      	cmp	r3, #1
 800500c:	4605      	mov	r5, r0
 800500e:	dc18      	bgt.n	8005042 <_dtoa_r+0x7d2>
 8005010:	9b00      	ldr	r3, [sp, #0]
 8005012:	b983      	cbnz	r3, 8005036 <_dtoa_r+0x7c6>
 8005014:	9b01      	ldr	r3, [sp, #4]
 8005016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800501a:	b973      	cbnz	r3, 800503a <_dtoa_r+0x7ca>
 800501c:	9b01      	ldr	r3, [sp, #4]
 800501e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8005022:	0d3f      	lsrs	r7, r7, #20
 8005024:	053f      	lsls	r7, r7, #20
 8005026:	b14f      	cbz	r7, 800503c <_dtoa_r+0x7cc>
 8005028:	9b05      	ldr	r3, [sp, #20]
 800502a:	3301      	adds	r3, #1
 800502c:	f109 0901 	add.w	r9, r9, #1
 8005030:	9305      	str	r3, [sp, #20]
 8005032:	2701      	movs	r7, #1
 8005034:	e002      	b.n	800503c <_dtoa_r+0x7cc>
 8005036:	2700      	movs	r7, #0
 8005038:	e000      	b.n	800503c <_dtoa_r+0x7cc>
 800503a:	9f00      	ldr	r7, [sp, #0]
 800503c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800503e:	b173      	cbz	r3, 800505e <_dtoa_r+0x7ee>
 8005040:	e000      	b.n	8005044 <_dtoa_r+0x7d4>
 8005042:	2700      	movs	r7, #0
 8005044:	692b      	ldr	r3, [r5, #16]
 8005046:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800504a:	6918      	ldr	r0, [r3, #16]
 800504c:	f000 fc70 	bl	8005930 <__hi0bits>
 8005050:	f1c0 0020 	rsb	r0, r0, #32
 8005054:	e004      	b.n	8005060 <_dtoa_r+0x7f0>
 8005056:	9b06      	ldr	r3, [sp, #24]
 8005058:	2b01      	cmp	r3, #1
 800505a:	ddd9      	ble.n	8005010 <_dtoa_r+0x7a0>
 800505c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800505e:	2001      	movs	r0, #1
 8005060:	9b05      	ldr	r3, [sp, #20]
 8005062:	4418      	add	r0, r3
 8005064:	f010 001f 	ands.w	r0, r0, #31
 8005068:	d00e      	beq.n	8005088 <_dtoa_r+0x818>
 800506a:	f1c0 0320 	rsb	r3, r0, #32
 800506e:	2b04      	cmp	r3, #4
 8005070:	dd08      	ble.n	8005084 <_dtoa_r+0x814>
 8005072:	f1c0 001c 	rsb	r0, r0, #28
 8005076:	e008      	b.n	800508a <_dtoa_r+0x81a>
 8005078:	08006618 	.word	0x08006618
 800507c:	40140000 	.word	0x40140000
 8005080:	40240000 	.word	0x40240000
 8005084:	d006      	beq.n	8005094 <_dtoa_r+0x824>
 8005086:	4618      	mov	r0, r3
 8005088:	301c      	adds	r0, #28
 800508a:	9b05      	ldr	r3, [sp, #20]
 800508c:	4403      	add	r3, r0
 800508e:	4481      	add	r9, r0
 8005090:	4404      	add	r4, r0
 8005092:	9305      	str	r3, [sp, #20]
 8005094:	f1b9 0f00 	cmp.w	r9, #0
 8005098:	dd05      	ble.n	80050a6 <_dtoa_r+0x836>
 800509a:	464a      	mov	r2, r9
 800509c:	9902      	ldr	r1, [sp, #8]
 800509e:	4650      	mov	r0, sl
 80050a0:	f000 fd7c 	bl	8005b9c <__lshift>
 80050a4:	9002      	str	r0, [sp, #8]
 80050a6:	9b05      	ldr	r3, [sp, #20]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	dd05      	ble.n	80050b8 <_dtoa_r+0x848>
 80050ac:	4629      	mov	r1, r5
 80050ae:	461a      	mov	r2, r3
 80050b0:	4650      	mov	r0, sl
 80050b2:	f000 fd73 	bl	8005b9c <__lshift>
 80050b6:	4605      	mov	r5, r0
 80050b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ba:	b1eb      	cbz	r3, 80050f8 <_dtoa_r+0x888>
 80050bc:	4629      	mov	r1, r5
 80050be:	9802      	ldr	r0, [sp, #8]
 80050c0:	f000 fdbd 	bl	8005c3e <__mcmp>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	da17      	bge.n	80050f8 <_dtoa_r+0x888>
 80050c8:	2300      	movs	r3, #0
 80050ca:	220a      	movs	r2, #10
 80050cc:	9902      	ldr	r1, [sp, #8]
 80050ce:	4650      	mov	r0, sl
 80050d0:	f000 fbf3 	bl	80058ba <__multadd>
 80050d4:	9b08      	ldr	r3, [sp, #32]
 80050d6:	9002      	str	r0, [sp, #8]
 80050d8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 8158 	beq.w	8005392 <_dtoa_r+0xb22>
 80050e2:	2300      	movs	r3, #0
 80050e4:	4631      	mov	r1, r6
 80050e6:	220a      	movs	r2, #10
 80050e8:	4650      	mov	r0, sl
 80050ea:	f000 fbe6 	bl	80058ba <__multadd>
 80050ee:	9b03      	ldr	r3, [sp, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	4606      	mov	r6, r0
 80050f4:	dc37      	bgt.n	8005166 <_dtoa_r+0x8f6>
 80050f6:	e033      	b.n	8005160 <_dtoa_r+0x8f0>
 80050f8:	f1b8 0f00 	cmp.w	r8, #0
 80050fc:	dc2a      	bgt.n	8005154 <_dtoa_r+0x8e4>
 80050fe:	9b06      	ldr	r3, [sp, #24]
 8005100:	2b02      	cmp	r3, #2
 8005102:	dd27      	ble.n	8005154 <_dtoa_r+0x8e4>
 8005104:	f8cd 800c 	str.w	r8, [sp, #12]
 8005108:	9b03      	ldr	r3, [sp, #12]
 800510a:	b983      	cbnz	r3, 800512e <_dtoa_r+0x8be>
 800510c:	4629      	mov	r1, r5
 800510e:	2205      	movs	r2, #5
 8005110:	4650      	mov	r0, sl
 8005112:	f000 fbd2 	bl	80058ba <__multadd>
 8005116:	4601      	mov	r1, r0
 8005118:	4605      	mov	r5, r0
 800511a:	9802      	ldr	r0, [sp, #8]
 800511c:	f000 fd8f 	bl	8005c3e <__mcmp>
 8005120:	2800      	cmp	r0, #0
 8005122:	dc0d      	bgt.n	8005140 <_dtoa_r+0x8d0>
 8005124:	e003      	b.n	800512e <_dtoa_r+0x8be>
 8005126:	463d      	mov	r5, r7
 8005128:	e000      	b.n	800512c <_dtoa_r+0x8bc>
 800512a:	2500      	movs	r5, #0
 800512c:	462e      	mov	r6, r5
 800512e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005130:	9c04      	ldr	r4, [sp, #16]
 8005132:	ea6f 0b03 	mvn.w	fp, r3
 8005136:	e00a      	b.n	800514e <_dtoa_r+0x8de>
 8005138:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800513c:	463d      	mov	r5, r7
 800513e:	463e      	mov	r6, r7
 8005140:	9b04      	ldr	r3, [sp, #16]
 8005142:	9a04      	ldr	r2, [sp, #16]
 8005144:	1c5c      	adds	r4, r3, #1
 8005146:	2331      	movs	r3, #49	; 0x31
 8005148:	7013      	strb	r3, [r2, #0]
 800514a:	f10b 0b01 	add.w	fp, fp, #1
 800514e:	46b0      	mov	r8, r6
 8005150:	2600      	movs	r6, #0
 8005152:	e0f7      	b.n	8005344 <_dtoa_r+0xad4>
 8005154:	9b08      	ldr	r3, [sp, #32]
 8005156:	f8cd 800c 	str.w	r8, [sp, #12]
 800515a:	b923      	cbnz	r3, 8005166 <_dtoa_r+0x8f6>
 800515c:	9c04      	ldr	r4, [sp, #16]
 800515e:	e0b1      	b.n	80052c4 <_dtoa_r+0xa54>
 8005160:	9b06      	ldr	r3, [sp, #24]
 8005162:	2b02      	cmp	r3, #2
 8005164:	dcd0      	bgt.n	8005108 <_dtoa_r+0x898>
 8005166:	2c00      	cmp	r4, #0
 8005168:	dd05      	ble.n	8005176 <_dtoa_r+0x906>
 800516a:	4631      	mov	r1, r6
 800516c:	4622      	mov	r2, r4
 800516e:	4650      	mov	r0, sl
 8005170:	f000 fd14 	bl	8005b9c <__lshift>
 8005174:	4606      	mov	r6, r0
 8005176:	b19f      	cbz	r7, 80051a0 <_dtoa_r+0x930>
 8005178:	6871      	ldr	r1, [r6, #4]
 800517a:	4650      	mov	r0, sl
 800517c:	f000 fb51 	bl	8005822 <_Balloc>
 8005180:	6932      	ldr	r2, [r6, #16]
 8005182:	3202      	adds	r2, #2
 8005184:	4604      	mov	r4, r0
 8005186:	0092      	lsls	r2, r2, #2
 8005188:	f106 010c 	add.w	r1, r6, #12
 800518c:	300c      	adds	r0, #12
 800518e:	f000 fb3b 	bl	8005808 <memcpy>
 8005192:	2201      	movs	r2, #1
 8005194:	4621      	mov	r1, r4
 8005196:	4650      	mov	r0, sl
 8005198:	f000 fd00 	bl	8005b9c <__lshift>
 800519c:	4680      	mov	r8, r0
 800519e:	e000      	b.n	80051a2 <_dtoa_r+0x932>
 80051a0:	46b0      	mov	r8, r6
 80051a2:	9b00      	ldr	r3, [sp, #0]
 80051a4:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	9305      	str	r3, [sp, #20]
 80051ae:	4629      	mov	r1, r5
 80051b0:	9802      	ldr	r0, [sp, #8]
 80051b2:	f7ff facb 	bl	800474c <quorem>
 80051b6:	4631      	mov	r1, r6
 80051b8:	4604      	mov	r4, r0
 80051ba:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80051be:	9802      	ldr	r0, [sp, #8]
 80051c0:	f000 fd3d 	bl	8005c3e <__mcmp>
 80051c4:	4642      	mov	r2, r8
 80051c6:	9000      	str	r0, [sp, #0]
 80051c8:	4629      	mov	r1, r5
 80051ca:	4650      	mov	r0, sl
 80051cc:	f000 fd53 	bl	8005c76 <__mdiff>
 80051d0:	68c3      	ldr	r3, [r0, #12]
 80051d2:	4602      	mov	r2, r0
 80051d4:	b93b      	cbnz	r3, 80051e6 <_dtoa_r+0x976>
 80051d6:	4601      	mov	r1, r0
 80051d8:	9007      	str	r0, [sp, #28]
 80051da:	9802      	ldr	r0, [sp, #8]
 80051dc:	f000 fd2f 	bl	8005c3e <__mcmp>
 80051e0:	9a07      	ldr	r2, [sp, #28]
 80051e2:	4603      	mov	r3, r0
 80051e4:	e000      	b.n	80051e8 <_dtoa_r+0x978>
 80051e6:	2301      	movs	r3, #1
 80051e8:	4611      	mov	r1, r2
 80051ea:	4650      	mov	r0, sl
 80051ec:	9307      	str	r3, [sp, #28]
 80051ee:	f000 fb4d 	bl	800588c <_Bfree>
 80051f2:	9b07      	ldr	r3, [sp, #28]
 80051f4:	b94b      	cbnz	r3, 800520a <_dtoa_r+0x99a>
 80051f6:	9a06      	ldr	r2, [sp, #24]
 80051f8:	b93a      	cbnz	r2, 800520a <_dtoa_r+0x99a>
 80051fa:	9a05      	ldr	r2, [sp, #20]
 80051fc:	b92a      	cbnz	r2, 800520a <_dtoa_r+0x99a>
 80051fe:	2f39      	cmp	r7, #57	; 0x39
 8005200:	d028      	beq.n	8005254 <_dtoa_r+0x9e4>
 8005202:	9b00      	ldr	r3, [sp, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	dc1a      	bgt.n	800523e <_dtoa_r+0x9ce>
 8005208:	e01b      	b.n	8005242 <_dtoa_r+0x9d2>
 800520a:	9a00      	ldr	r2, [sp, #0]
 800520c:	2a00      	cmp	r2, #0
 800520e:	db04      	blt.n	800521a <_dtoa_r+0x9aa>
 8005210:	d11a      	bne.n	8005248 <_dtoa_r+0x9d8>
 8005212:	9a06      	ldr	r2, [sp, #24]
 8005214:	b9c2      	cbnz	r2, 8005248 <_dtoa_r+0x9d8>
 8005216:	9a05      	ldr	r2, [sp, #20]
 8005218:	b9b2      	cbnz	r2, 8005248 <_dtoa_r+0x9d8>
 800521a:	2b00      	cmp	r3, #0
 800521c:	dd11      	ble.n	8005242 <_dtoa_r+0x9d2>
 800521e:	2201      	movs	r2, #1
 8005220:	9902      	ldr	r1, [sp, #8]
 8005222:	4650      	mov	r0, sl
 8005224:	f000 fcba 	bl	8005b9c <__lshift>
 8005228:	4629      	mov	r1, r5
 800522a:	9002      	str	r0, [sp, #8]
 800522c:	f000 fd07 	bl	8005c3e <__mcmp>
 8005230:	2800      	cmp	r0, #0
 8005232:	dc02      	bgt.n	800523a <_dtoa_r+0x9ca>
 8005234:	d105      	bne.n	8005242 <_dtoa_r+0x9d2>
 8005236:	07fa      	lsls	r2, r7, #31
 8005238:	d503      	bpl.n	8005242 <_dtoa_r+0x9d2>
 800523a:	2f39      	cmp	r7, #57	; 0x39
 800523c:	d00a      	beq.n	8005254 <_dtoa_r+0x9e4>
 800523e:	f104 0731 	add.w	r7, r4, #49	; 0x31
 8005242:	f109 0401 	add.w	r4, r9, #1
 8005246:	e00c      	b.n	8005262 <_dtoa_r+0x9f2>
 8005248:	2b00      	cmp	r3, #0
 800524a:	f109 0401 	add.w	r4, r9, #1
 800524e:	dd0b      	ble.n	8005268 <_dtoa_r+0x9f8>
 8005250:	2f39      	cmp	r7, #57	; 0x39
 8005252:	d105      	bne.n	8005260 <_dtoa_r+0x9f0>
 8005254:	2339      	movs	r3, #57	; 0x39
 8005256:	f889 3000 	strb.w	r3, [r9]
 800525a:	f109 0901 	add.w	r9, r9, #1
 800525e:	e054      	b.n	800530a <_dtoa_r+0xa9a>
 8005260:	3701      	adds	r7, #1
 8005262:	f889 7000 	strb.w	r7, [r9]
 8005266:	e06d      	b.n	8005344 <_dtoa_r+0xad4>
 8005268:	9b04      	ldr	r3, [sp, #16]
 800526a:	9a03      	ldr	r2, [sp, #12]
 800526c:	f804 7c01 	strb.w	r7, [r4, #-1]
 8005270:	1ae3      	subs	r3, r4, r3
 8005272:	4293      	cmp	r3, r2
 8005274:	46a1      	mov	r9, r4
 8005276:	d03a      	beq.n	80052ee <_dtoa_r+0xa7e>
 8005278:	2300      	movs	r3, #0
 800527a:	220a      	movs	r2, #10
 800527c:	9902      	ldr	r1, [sp, #8]
 800527e:	4650      	mov	r0, sl
 8005280:	f000 fb1b 	bl	80058ba <__multadd>
 8005284:	4546      	cmp	r6, r8
 8005286:	9002      	str	r0, [sp, #8]
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	f04f 020a 	mov.w	r2, #10
 8005290:	4631      	mov	r1, r6
 8005292:	4650      	mov	r0, sl
 8005294:	d104      	bne.n	80052a0 <_dtoa_r+0xa30>
 8005296:	f000 fb10 	bl	80058ba <__multadd>
 800529a:	4606      	mov	r6, r0
 800529c:	4680      	mov	r8, r0
 800529e:	e786      	b.n	80051ae <_dtoa_r+0x93e>
 80052a0:	f000 fb0b 	bl	80058ba <__multadd>
 80052a4:	4641      	mov	r1, r8
 80052a6:	4606      	mov	r6, r0
 80052a8:	2300      	movs	r3, #0
 80052aa:	220a      	movs	r2, #10
 80052ac:	4650      	mov	r0, sl
 80052ae:	f000 fb04 	bl	80058ba <__multadd>
 80052b2:	4680      	mov	r8, r0
 80052b4:	e77b      	b.n	80051ae <_dtoa_r+0x93e>
 80052b6:	2300      	movs	r3, #0
 80052b8:	220a      	movs	r2, #10
 80052ba:	9902      	ldr	r1, [sp, #8]
 80052bc:	4650      	mov	r0, sl
 80052be:	f000 fafc 	bl	80058ba <__multadd>
 80052c2:	9002      	str	r0, [sp, #8]
 80052c4:	4629      	mov	r1, r5
 80052c6:	9802      	ldr	r0, [sp, #8]
 80052c8:	f7ff fa40 	bl	800474c <quorem>
 80052cc:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80052d0:	f804 7b01 	strb.w	r7, [r4], #1
 80052d4:	9b04      	ldr	r3, [sp, #16]
 80052d6:	9a03      	ldr	r2, [sp, #12]
 80052d8:	1ae3      	subs	r3, r4, r3
 80052da:	4293      	cmp	r3, r2
 80052dc:	dbeb      	blt.n	80052b6 <_dtoa_r+0xa46>
 80052de:	9b04      	ldr	r3, [sp, #16]
 80052e0:	2a01      	cmp	r2, #1
 80052e2:	bfac      	ite	ge
 80052e4:	189b      	addge	r3, r3, r2
 80052e6:	3301      	addlt	r3, #1
 80052e8:	46b0      	mov	r8, r6
 80052ea:	4699      	mov	r9, r3
 80052ec:	2600      	movs	r6, #0
 80052ee:	2201      	movs	r2, #1
 80052f0:	9902      	ldr	r1, [sp, #8]
 80052f2:	4650      	mov	r0, sl
 80052f4:	f000 fc52 	bl	8005b9c <__lshift>
 80052f8:	4629      	mov	r1, r5
 80052fa:	9002      	str	r0, [sp, #8]
 80052fc:	f000 fc9f 	bl	8005c3e <__mcmp>
 8005300:	2800      	cmp	r0, #0
 8005302:	dc02      	bgt.n	800530a <_dtoa_r+0xa9a>
 8005304:	d115      	bne.n	8005332 <_dtoa_r+0xac2>
 8005306:	07fb      	lsls	r3, r7, #31
 8005308:	d513      	bpl.n	8005332 <_dtoa_r+0xac2>
 800530a:	464c      	mov	r4, r9
 800530c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005310:	2b39      	cmp	r3, #57	; 0x39
 8005312:	f104 32ff 	add.w	r2, r4, #4294967295
 8005316:	d109      	bne.n	800532c <_dtoa_r+0xabc>
 8005318:	9b04      	ldr	r3, [sp, #16]
 800531a:	4293      	cmp	r3, r2
 800531c:	d104      	bne.n	8005328 <_dtoa_r+0xab8>
 800531e:	f10b 0b01 	add.w	fp, fp, #1
 8005322:	2331      	movs	r3, #49	; 0x31
 8005324:	9a04      	ldr	r2, [sp, #16]
 8005326:	e002      	b.n	800532e <_dtoa_r+0xabe>
 8005328:	4614      	mov	r4, r2
 800532a:	e7ef      	b.n	800530c <_dtoa_r+0xa9c>
 800532c:	3301      	adds	r3, #1
 800532e:	7013      	strb	r3, [r2, #0]
 8005330:	e008      	b.n	8005344 <_dtoa_r+0xad4>
 8005332:	464c      	mov	r4, r9
 8005334:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005338:	2b30      	cmp	r3, #48	; 0x30
 800533a:	f104 32ff 	add.w	r2, r4, #4294967295
 800533e:	d101      	bne.n	8005344 <_dtoa_r+0xad4>
 8005340:	4614      	mov	r4, r2
 8005342:	e7f7      	b.n	8005334 <_dtoa_r+0xac4>
 8005344:	4629      	mov	r1, r5
 8005346:	4650      	mov	r0, sl
 8005348:	f000 faa0 	bl	800588c <_Bfree>
 800534c:	f1b8 0f00 	cmp.w	r8, #0
 8005350:	d00d      	beq.n	800536e <_dtoa_r+0xafe>
 8005352:	b12e      	cbz	r6, 8005360 <_dtoa_r+0xaf0>
 8005354:	4546      	cmp	r6, r8
 8005356:	d003      	beq.n	8005360 <_dtoa_r+0xaf0>
 8005358:	4631      	mov	r1, r6
 800535a:	4650      	mov	r0, sl
 800535c:	f000 fa96 	bl	800588c <_Bfree>
 8005360:	4641      	mov	r1, r8
 8005362:	4650      	mov	r0, sl
 8005364:	f000 fa92 	bl	800588c <_Bfree>
 8005368:	e001      	b.n	800536e <_dtoa_r+0xafe>
 800536a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800536e:	9902      	ldr	r1, [sp, #8]
 8005370:	4650      	mov	r0, sl
 8005372:	f000 fa8b 	bl	800588c <_Bfree>
 8005376:	2300      	movs	r3, #0
 8005378:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800537a:	7023      	strb	r3, [r4, #0]
 800537c:	f10b 0301 	add.w	r3, fp, #1
 8005380:	6013      	str	r3, [r2, #0]
 8005382:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005384:	b11b      	cbz	r3, 800538e <_dtoa_r+0xb1e>
 8005386:	601c      	str	r4, [r3, #0]
 8005388:	e001      	b.n	800538e <_dtoa_r+0xb1e>
 800538a:	4808      	ldr	r0, [pc, #32]	; (80053ac <_dtoa_r+0xb3c>)
 800538c:	e00a      	b.n	80053a4 <_dtoa_r+0xb34>
 800538e:	9804      	ldr	r0, [sp, #16]
 8005390:	e008      	b.n	80053a4 <_dtoa_r+0xb34>
 8005392:	9b03      	ldr	r3, [sp, #12]
 8005394:	2b00      	cmp	r3, #0
 8005396:	f73f aee1 	bgt.w	800515c <_dtoa_r+0x8ec>
 800539a:	9b06      	ldr	r3, [sp, #24]
 800539c:	2b02      	cmp	r3, #2
 800539e:	f77f aedd 	ble.w	800515c <_dtoa_r+0x8ec>
 80053a2:	e6b1      	b.n	8005108 <_dtoa_r+0x898>
 80053a4:	b017      	add	sp, #92	; 0x5c
 80053a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053aa:	bf00      	nop
 80053ac:	080065e9 	.word	0x080065e9

080053b0 <_localeconv_r>:
 80053b0:	4800      	ldr	r0, [pc, #0]	; (80053b4 <_localeconv_r+0x4>)
 80053b2:	4770      	bx	lr
 80053b4:	200000f8 	.word	0x200000f8

080053b8 <malloc>:
 80053b8:	4b02      	ldr	r3, [pc, #8]	; (80053c4 <malloc+0xc>)
 80053ba:	4601      	mov	r1, r0
 80053bc:	6818      	ldr	r0, [r3, #0]
 80053be:	f000 b803 	b.w	80053c8 <_malloc_r>
 80053c2:	bf00      	nop
 80053c4:	200000f4 	.word	0x200000f4

080053c8 <_malloc_r>:
 80053c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053cc:	f101 040b 	add.w	r4, r1, #11
 80053d0:	2c16      	cmp	r4, #22
 80053d2:	b085      	sub	sp, #20
 80053d4:	4681      	mov	r9, r0
 80053d6:	d903      	bls.n	80053e0 <_malloc_r+0x18>
 80053d8:	f034 0407 	bics.w	r4, r4, #7
 80053dc:	d501      	bpl.n	80053e2 <_malloc_r+0x1a>
 80053de:	e002      	b.n	80053e6 <_malloc_r+0x1e>
 80053e0:	2410      	movs	r4, #16
 80053e2:	428c      	cmp	r4, r1
 80053e4:	d203      	bcs.n	80053ee <_malloc_r+0x26>
 80053e6:	230c      	movs	r3, #12
 80053e8:	f8c9 3000 	str.w	r3, [r9]
 80053ec:	e1ea      	b.n	80057c4 <_malloc_r+0x3fc>
 80053ee:	4648      	mov	r0, r9
 80053f0:	f000 fa15 	bl	800581e <__malloc_lock>
 80053f4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80053f8:	4d9e      	ldr	r5, [pc, #632]	; (8005674 <_malloc_r+0x2ac>)
 80053fa:	d217      	bcs.n	800542c <_malloc_r+0x64>
 80053fc:	f104 0208 	add.w	r2, r4, #8
 8005400:	442a      	add	r2, r5
 8005402:	f1a2 0108 	sub.w	r1, r2, #8
 8005406:	6856      	ldr	r6, [r2, #4]
 8005408:	428e      	cmp	r6, r1
 800540a:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800540e:	d102      	bne.n	8005416 <_malloc_r+0x4e>
 8005410:	68d6      	ldr	r6, [r2, #12]
 8005412:	42b2      	cmp	r2, r6
 8005414:	d008      	beq.n	8005428 <_malloc_r+0x60>
 8005416:	6873      	ldr	r3, [r6, #4]
 8005418:	68f2      	ldr	r2, [r6, #12]
 800541a:	68b1      	ldr	r1, [r6, #8]
 800541c:	f023 0303 	bic.w	r3, r3, #3
 8005420:	60ca      	str	r2, [r1, #12]
 8005422:	4433      	add	r3, r6
 8005424:	6091      	str	r1, [r2, #8]
 8005426:	e02f      	b.n	8005488 <_malloc_r+0xc0>
 8005428:	3302      	adds	r3, #2
 800542a:	e03d      	b.n	80054a8 <_malloc_r+0xe0>
 800542c:	0a63      	lsrs	r3, r4, #9
 800542e:	d01a      	beq.n	8005466 <_malloc_r+0x9e>
 8005430:	2b04      	cmp	r3, #4
 8005432:	d802      	bhi.n	800543a <_malloc_r+0x72>
 8005434:	09a3      	lsrs	r3, r4, #6
 8005436:	3338      	adds	r3, #56	; 0x38
 8005438:	e018      	b.n	800546c <_malloc_r+0xa4>
 800543a:	2b14      	cmp	r3, #20
 800543c:	d801      	bhi.n	8005442 <_malloc_r+0x7a>
 800543e:	335b      	adds	r3, #91	; 0x5b
 8005440:	e014      	b.n	800546c <_malloc_r+0xa4>
 8005442:	2b54      	cmp	r3, #84	; 0x54
 8005444:	d802      	bhi.n	800544c <_malloc_r+0x84>
 8005446:	0b23      	lsrs	r3, r4, #12
 8005448:	336e      	adds	r3, #110	; 0x6e
 800544a:	e00f      	b.n	800546c <_malloc_r+0xa4>
 800544c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005450:	d802      	bhi.n	8005458 <_malloc_r+0x90>
 8005452:	0be3      	lsrs	r3, r4, #15
 8005454:	3377      	adds	r3, #119	; 0x77
 8005456:	e009      	b.n	800546c <_malloc_r+0xa4>
 8005458:	f240 5254 	movw	r2, #1364	; 0x554
 800545c:	4293      	cmp	r3, r2
 800545e:	d804      	bhi.n	800546a <_malloc_r+0xa2>
 8005460:	0ca3      	lsrs	r3, r4, #18
 8005462:	337c      	adds	r3, #124	; 0x7c
 8005464:	e002      	b.n	800546c <_malloc_r+0xa4>
 8005466:	233f      	movs	r3, #63	; 0x3f
 8005468:	e000      	b.n	800546c <_malloc_r+0xa4>
 800546a:	237e      	movs	r3, #126	; 0x7e
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005472:	f1a2 0008 	sub.w	r0, r2, #8
 8005476:	6856      	ldr	r6, [r2, #4]
 8005478:	e00c      	b.n	8005494 <_malloc_r+0xcc>
 800547a:	2900      	cmp	r1, #0
 800547c:	68f1      	ldr	r1, [r6, #12]
 800547e:	db08      	blt.n	8005492 <_malloc_r+0xca>
 8005480:	68b3      	ldr	r3, [r6, #8]
 8005482:	60d9      	str	r1, [r3, #12]
 8005484:	608b      	str	r3, [r1, #8]
 8005486:	18b3      	adds	r3, r6, r2
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	f042 0201 	orr.w	r2, r2, #1
 800548e:	605a      	str	r2, [r3, #4]
 8005490:	e1a3      	b.n	80057da <_malloc_r+0x412>
 8005492:	460e      	mov	r6, r1
 8005494:	4286      	cmp	r6, r0
 8005496:	d006      	beq.n	80054a6 <_malloc_r+0xde>
 8005498:	6872      	ldr	r2, [r6, #4]
 800549a:	f022 0203 	bic.w	r2, r2, #3
 800549e:	1b11      	subs	r1, r2, r4
 80054a0:	290f      	cmp	r1, #15
 80054a2:	ddea      	ble.n	800547a <_malloc_r+0xb2>
 80054a4:	3b01      	subs	r3, #1
 80054a6:	3301      	adds	r3, #1
 80054a8:	4a72      	ldr	r2, [pc, #456]	; (8005674 <_malloc_r+0x2ac>)
 80054aa:	692e      	ldr	r6, [r5, #16]
 80054ac:	f102 0708 	add.w	r7, r2, #8
 80054b0:	42be      	cmp	r6, r7
 80054b2:	4639      	mov	r1, r7
 80054b4:	d079      	beq.n	80055aa <_malloc_r+0x1e2>
 80054b6:	6870      	ldr	r0, [r6, #4]
 80054b8:	f020 0003 	bic.w	r0, r0, #3
 80054bc:	ebc4 0e00 	rsb	lr, r4, r0
 80054c0:	f1be 0f0f 	cmp.w	lr, #15
 80054c4:	dd0d      	ble.n	80054e2 <_malloc_r+0x11a>
 80054c6:	1933      	adds	r3, r6, r4
 80054c8:	f044 0401 	orr.w	r4, r4, #1
 80054cc:	6074      	str	r4, [r6, #4]
 80054ce:	6153      	str	r3, [r2, #20]
 80054d0:	6113      	str	r3, [r2, #16]
 80054d2:	f04e 0201 	orr.w	r2, lr, #1
 80054d6:	60df      	str	r7, [r3, #12]
 80054d8:	609f      	str	r7, [r3, #8]
 80054da:	605a      	str	r2, [r3, #4]
 80054dc:	f843 e00e 	str.w	lr, [r3, lr]
 80054e0:	e17b      	b.n	80057da <_malloc_r+0x412>
 80054e2:	f1be 0f00 	cmp.w	lr, #0
 80054e6:	6157      	str	r7, [r2, #20]
 80054e8:	6117      	str	r7, [r2, #16]
 80054ea:	db05      	blt.n	80054f8 <_malloc_r+0x130>
 80054ec:	4430      	add	r0, r6
 80054ee:	6843      	ldr	r3, [r0, #4]
 80054f0:	f043 0301 	orr.w	r3, r3, #1
 80054f4:	6043      	str	r3, [r0, #4]
 80054f6:	e170      	b.n	80057da <_malloc_r+0x412>
 80054f8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80054fc:	d215      	bcs.n	800552a <_malloc_r+0x162>
 80054fe:	08c0      	lsrs	r0, r0, #3
 8005500:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8005504:	2701      	movs	r7, #1
 8005506:	fa07 fe0e 	lsl.w	lr, r7, lr
 800550a:	6857      	ldr	r7, [r2, #4]
 800550c:	3001      	adds	r0, #1
 800550e:	ea4e 0707 	orr.w	r7, lr, r7
 8005512:	6057      	str	r7, [r2, #4]
 8005514:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8005518:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 800551c:	f8c6 e008 	str.w	lr, [r6, #8]
 8005520:	3f08      	subs	r7, #8
 8005522:	60f7      	str	r7, [r6, #12]
 8005524:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8005528:	e03d      	b.n	80055a6 <_malloc_r+0x1de>
 800552a:	0a42      	lsrs	r2, r0, #9
 800552c:	2a04      	cmp	r2, #4
 800552e:	d802      	bhi.n	8005536 <_malloc_r+0x16e>
 8005530:	0982      	lsrs	r2, r0, #6
 8005532:	3238      	adds	r2, #56	; 0x38
 8005534:	e015      	b.n	8005562 <_malloc_r+0x19a>
 8005536:	2a14      	cmp	r2, #20
 8005538:	d801      	bhi.n	800553e <_malloc_r+0x176>
 800553a:	325b      	adds	r2, #91	; 0x5b
 800553c:	e011      	b.n	8005562 <_malloc_r+0x19a>
 800553e:	2a54      	cmp	r2, #84	; 0x54
 8005540:	d802      	bhi.n	8005548 <_malloc_r+0x180>
 8005542:	0b02      	lsrs	r2, r0, #12
 8005544:	326e      	adds	r2, #110	; 0x6e
 8005546:	e00c      	b.n	8005562 <_malloc_r+0x19a>
 8005548:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800554c:	d802      	bhi.n	8005554 <_malloc_r+0x18c>
 800554e:	0bc2      	lsrs	r2, r0, #15
 8005550:	3277      	adds	r2, #119	; 0x77
 8005552:	e006      	b.n	8005562 <_malloc_r+0x19a>
 8005554:	f240 5754 	movw	r7, #1364	; 0x554
 8005558:	42ba      	cmp	r2, r7
 800555a:	bf9a      	itte	ls
 800555c:	0c82      	lsrls	r2, r0, #18
 800555e:	327c      	addls	r2, #124	; 0x7c
 8005560:	227e      	movhi	r2, #126	; 0x7e
 8005562:	1c57      	adds	r7, r2, #1
 8005564:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8005568:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800556c:	f8df c104 	ldr.w	ip, [pc, #260]	; 8005674 <_malloc_r+0x2ac>
 8005570:	45be      	cmp	lr, r7
 8005572:	d10d      	bne.n	8005590 <_malloc_r+0x1c8>
 8005574:	2001      	movs	r0, #1
 8005576:	1092      	asrs	r2, r2, #2
 8005578:	fa00 f202 	lsl.w	r2, r0, r2
 800557c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8005580:	4310      	orrs	r0, r2
 8005582:	f8cc 0004 	str.w	r0, [ip, #4]
 8005586:	4672      	mov	r2, lr
 8005588:	e009      	b.n	800559e <_malloc_r+0x1d6>
 800558a:	68bf      	ldr	r7, [r7, #8]
 800558c:	45be      	cmp	lr, r7
 800558e:	d004      	beq.n	800559a <_malloc_r+0x1d2>
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	f022 0203 	bic.w	r2, r2, #3
 8005596:	4290      	cmp	r0, r2
 8005598:	d3f7      	bcc.n	800558a <_malloc_r+0x1c2>
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	46be      	mov	lr, r7
 800559e:	60f2      	str	r2, [r6, #12]
 80055a0:	f8c6 e008 	str.w	lr, [r6, #8]
 80055a4:	6096      	str	r6, [r2, #8]
 80055a6:	f8ce 600c 	str.w	r6, [lr, #12]
 80055aa:	2001      	movs	r0, #1
 80055ac:	109a      	asrs	r2, r3, #2
 80055ae:	fa00 f202 	lsl.w	r2, r0, r2
 80055b2:	6868      	ldr	r0, [r5, #4]
 80055b4:	4282      	cmp	r2, r0
 80055b6:	d85f      	bhi.n	8005678 <_malloc_r+0x2b0>
 80055b8:	4202      	tst	r2, r0
 80055ba:	d106      	bne.n	80055ca <_malloc_r+0x202>
 80055bc:	f023 0303 	bic.w	r3, r3, #3
 80055c0:	0052      	lsls	r2, r2, #1
 80055c2:	4202      	tst	r2, r0
 80055c4:	f103 0304 	add.w	r3, r3, #4
 80055c8:	d0fa      	beq.n	80055c0 <_malloc_r+0x1f8>
 80055ca:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 80055ce:	46c2      	mov	sl, r8
 80055d0:	469c      	mov	ip, r3
 80055d2:	f8da 600c 	ldr.w	r6, [sl, #12]
 80055d6:	4556      	cmp	r6, sl
 80055d8:	d02c      	beq.n	8005634 <_malloc_r+0x26c>
 80055da:	6870      	ldr	r0, [r6, #4]
 80055dc:	68f7      	ldr	r7, [r6, #12]
 80055de:	f020 0003 	bic.w	r0, r0, #3
 80055e2:	ebc4 0e00 	rsb	lr, r4, r0
 80055e6:	f1be 0f0f 	cmp.w	lr, #15
 80055ea:	dd11      	ble.n	8005610 <_malloc_r+0x248>
 80055ec:	1933      	adds	r3, r6, r4
 80055ee:	f044 0401 	orr.w	r4, r4, #1
 80055f2:	6074      	str	r4, [r6, #4]
 80055f4:	f856 2f08 	ldr.w	r2, [r6, #8]!
 80055f8:	60d7      	str	r7, [r2, #12]
 80055fa:	60ba      	str	r2, [r7, #8]
 80055fc:	f04e 0201 	orr.w	r2, lr, #1
 8005600:	616b      	str	r3, [r5, #20]
 8005602:	612b      	str	r3, [r5, #16]
 8005604:	60d9      	str	r1, [r3, #12]
 8005606:	6099      	str	r1, [r3, #8]
 8005608:	605a      	str	r2, [r3, #4]
 800560a:	f843 e00e 	str.w	lr, [r3, lr]
 800560e:	e00b      	b.n	8005628 <_malloc_r+0x260>
 8005610:	f1be 0f00 	cmp.w	lr, #0
 8005614:	db0c      	blt.n	8005630 <_malloc_r+0x268>
 8005616:	1833      	adds	r3, r6, r0
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	f042 0201 	orr.w	r2, r2, #1
 800561e:	605a      	str	r2, [r3, #4]
 8005620:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005624:	60df      	str	r7, [r3, #12]
 8005626:	60bb      	str	r3, [r7, #8]
 8005628:	4648      	mov	r0, r9
 800562a:	f000 f8f9 	bl	8005820 <__malloc_unlock>
 800562e:	e0d8      	b.n	80057e2 <_malloc_r+0x41a>
 8005630:	463e      	mov	r6, r7
 8005632:	e7d0      	b.n	80055d6 <_malloc_r+0x20e>
 8005634:	f10c 0c01 	add.w	ip, ip, #1
 8005638:	f01c 0f03 	tst.w	ip, #3
 800563c:	f10a 0a08 	add.w	sl, sl, #8
 8005640:	d1c7      	bne.n	80055d2 <_malloc_r+0x20a>
 8005642:	0798      	lsls	r0, r3, #30
 8005644:	d104      	bne.n	8005650 <_malloc_r+0x288>
 8005646:	686b      	ldr	r3, [r5, #4]
 8005648:	ea23 0302 	bic.w	r3, r3, r2
 800564c:	606b      	str	r3, [r5, #4]
 800564e:	e005      	b.n	800565c <_malloc_r+0x294>
 8005650:	f858 0908 	ldr.w	r0, [r8], #-8
 8005654:	4580      	cmp	r8, r0
 8005656:	f103 33ff 	add.w	r3, r3, #4294967295
 800565a:	d0f2      	beq.n	8005642 <_malloc_r+0x27a>
 800565c:	6868      	ldr	r0, [r5, #4]
 800565e:	0052      	lsls	r2, r2, #1
 8005660:	4282      	cmp	r2, r0
 8005662:	d809      	bhi.n	8005678 <_malloc_r+0x2b0>
 8005664:	b142      	cbz	r2, 8005678 <_malloc_r+0x2b0>
 8005666:	4663      	mov	r3, ip
 8005668:	4202      	tst	r2, r0
 800566a:	d1ae      	bne.n	80055ca <_malloc_r+0x202>
 800566c:	3304      	adds	r3, #4
 800566e:	0052      	lsls	r2, r2, #1
 8005670:	e7fa      	b.n	8005668 <_malloc_r+0x2a0>
 8005672:	bf00      	nop
 8005674:	20000130 	.word	0x20000130
 8005678:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800567c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005680:	f026 0603 	bic.w	r6, r6, #3
 8005684:	42b4      	cmp	r4, r6
 8005686:	d803      	bhi.n	8005690 <_malloc_r+0x2c8>
 8005688:	1b33      	subs	r3, r6, r4
 800568a:	2b0f      	cmp	r3, #15
 800568c:	f300 809c 	bgt.w	80057c8 <_malloc_r+0x400>
 8005690:	4a56      	ldr	r2, [pc, #344]	; (80057ec <_malloc_r+0x424>)
 8005692:	4957      	ldr	r1, [pc, #348]	; (80057f0 <_malloc_r+0x428>)
 8005694:	6812      	ldr	r2, [r2, #0]
 8005696:	6808      	ldr	r0, [r1, #0]
 8005698:	9101      	str	r1, [sp, #4]
 800569a:	f102 0810 	add.w	r8, r2, #16
 800569e:	4a55      	ldr	r2, [pc, #340]	; (80057f4 <_malloc_r+0x42c>)
 80056a0:	9203      	str	r2, [sp, #12]
 80056a2:	3001      	adds	r0, #1
 80056a4:	bf18      	it	ne
 80056a6:	f102 31ff 	addne.w	r1, r2, #4294967295
 80056aa:	44a0      	add	r8, r4
 80056ac:	bf1e      	ittt	ne
 80056ae:	4488      	addne	r8, r1
 80056b0:	4251      	negne	r1, r2
 80056b2:	ea01 0808 	andne.w	r8, r1, r8
 80056b6:	eb0b 0306 	add.w	r3, fp, r6
 80056ba:	4641      	mov	r1, r8
 80056bc:	4648      	mov	r0, r9
 80056be:	9302      	str	r3, [sp, #8]
 80056c0:	f000 fb86 	bl	8005dd0 <_sbrk_r>
 80056c4:	1c42      	adds	r2, r0, #1
 80056c6:	4607      	mov	r7, r0
 80056c8:	d06f      	beq.n	80057aa <_malloc_r+0x3e2>
 80056ca:	9b02      	ldr	r3, [sp, #8]
 80056cc:	9a03      	ldr	r2, [sp, #12]
 80056ce:	4283      	cmp	r3, r0
 80056d0:	d901      	bls.n	80056d6 <_malloc_r+0x30e>
 80056d2:	45ab      	cmp	fp, r5
 80056d4:	d169      	bne.n	80057aa <_malloc_r+0x3e2>
 80056d6:	f8df a128 	ldr.w	sl, [pc, #296]	; 8005800 <_malloc_r+0x438>
 80056da:	f8df c128 	ldr.w	ip, [pc, #296]	; 8005804 <_malloc_r+0x43c>
 80056de:	f8da 0000 	ldr.w	r0, [sl]
 80056e2:	42bb      	cmp	r3, r7
 80056e4:	4440      	add	r0, r8
 80056e6:	f8ca 0000 	str.w	r0, [sl]
 80056ea:	d108      	bne.n	80056fe <_malloc_r+0x336>
 80056ec:	ea13 0f0c 	tst.w	r3, ip
 80056f0:	d105      	bne.n	80056fe <_malloc_r+0x336>
 80056f2:	68ab      	ldr	r3, [r5, #8]
 80056f4:	4446      	add	r6, r8
 80056f6:	f046 0601 	orr.w	r6, r6, #1
 80056fa:	605e      	str	r6, [r3, #4]
 80056fc:	e049      	b.n	8005792 <_malloc_r+0x3ca>
 80056fe:	9901      	ldr	r1, [sp, #4]
 8005700:	f8d1 e000 	ldr.w	lr, [r1]
 8005704:	f1be 3fff 	cmp.w	lr, #4294967295
 8005708:	bf15      	itete	ne
 800570a:	1afb      	subne	r3, r7, r3
 800570c:	4b38      	ldreq	r3, [pc, #224]	; (80057f0 <_malloc_r+0x428>)
 800570e:	181b      	addne	r3, r3, r0
 8005710:	601f      	streq	r7, [r3, #0]
 8005712:	bf18      	it	ne
 8005714:	f8ca 3000 	strne.w	r3, [sl]
 8005718:	f017 0307 	ands.w	r3, r7, #7
 800571c:	bf1c      	itt	ne
 800571e:	f1c3 0308 	rsbne	r3, r3, #8
 8005722:	18ff      	addne	r7, r7, r3
 8005724:	44b8      	add	r8, r7
 8005726:	441a      	add	r2, r3
 8005728:	ea08 080c 	and.w	r8, r8, ip
 800572c:	ebc8 0802 	rsb	r8, r8, r2
 8005730:	4641      	mov	r1, r8
 8005732:	4648      	mov	r0, r9
 8005734:	f000 fb4c 	bl	8005dd0 <_sbrk_r>
 8005738:	1c43      	adds	r3, r0, #1
 800573a:	bf04      	itt	eq
 800573c:	4638      	moveq	r0, r7
 800573e:	f04f 0800 	moveq.w	r8, #0
 8005742:	f8da 3000 	ldr.w	r3, [sl]
 8005746:	60af      	str	r7, [r5, #8]
 8005748:	1bc2      	subs	r2, r0, r7
 800574a:	4442      	add	r2, r8
 800574c:	4443      	add	r3, r8
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	45ab      	cmp	fp, r5
 8005754:	f8ca 3000 	str.w	r3, [sl]
 8005758:	607a      	str	r2, [r7, #4]
 800575a:	d01a      	beq.n	8005792 <_malloc_r+0x3ca>
 800575c:	2e0f      	cmp	r6, #15
 800575e:	d802      	bhi.n	8005766 <_malloc_r+0x39e>
 8005760:	2301      	movs	r3, #1
 8005762:	607b      	str	r3, [r7, #4]
 8005764:	e021      	b.n	80057aa <_malloc_r+0x3e2>
 8005766:	f8db 3004 	ldr.w	r3, [fp, #4]
 800576a:	3e0c      	subs	r6, #12
 800576c:	f026 0607 	bic.w	r6, r6, #7
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	4333      	orrs	r3, r6
 8005776:	f8cb 3004 	str.w	r3, [fp, #4]
 800577a:	eb0b 0306 	add.w	r3, fp, r6
 800577e:	2205      	movs	r2, #5
 8005780:	2e0f      	cmp	r6, #15
 8005782:	605a      	str	r2, [r3, #4]
 8005784:	609a      	str	r2, [r3, #8]
 8005786:	d904      	bls.n	8005792 <_malloc_r+0x3ca>
 8005788:	f10b 0108 	add.w	r1, fp, #8
 800578c:	4648      	mov	r0, r9
 800578e:	f000 fc31 	bl	8005ff4 <_free_r>
 8005792:	4a19      	ldr	r2, [pc, #100]	; (80057f8 <_malloc_r+0x430>)
 8005794:	f8da 3000 	ldr.w	r3, [sl]
 8005798:	6811      	ldr	r1, [r2, #0]
 800579a:	428b      	cmp	r3, r1
 800579c:	bf88      	it	hi
 800579e:	6013      	strhi	r3, [r2, #0]
 80057a0:	4a16      	ldr	r2, [pc, #88]	; (80057fc <_malloc_r+0x434>)
 80057a2:	6811      	ldr	r1, [r2, #0]
 80057a4:	428b      	cmp	r3, r1
 80057a6:	bf88      	it	hi
 80057a8:	6013      	strhi	r3, [r2, #0]
 80057aa:	68ab      	ldr	r3, [r5, #8]
 80057ac:	685a      	ldr	r2, [r3, #4]
 80057ae:	f022 0203 	bic.w	r2, r2, #3
 80057b2:	4294      	cmp	r4, r2
 80057b4:	eba2 0304 	sub.w	r3, r2, r4
 80057b8:	d801      	bhi.n	80057be <_malloc_r+0x3f6>
 80057ba:	2b0f      	cmp	r3, #15
 80057bc:	dc04      	bgt.n	80057c8 <_malloc_r+0x400>
 80057be:	4648      	mov	r0, r9
 80057c0:	f000 f82e 	bl	8005820 <__malloc_unlock>
 80057c4:	2600      	movs	r6, #0
 80057c6:	e00c      	b.n	80057e2 <_malloc_r+0x41a>
 80057c8:	68ae      	ldr	r6, [r5, #8]
 80057ca:	f044 0201 	orr.w	r2, r4, #1
 80057ce:	4434      	add	r4, r6
 80057d0:	f043 0301 	orr.w	r3, r3, #1
 80057d4:	6072      	str	r2, [r6, #4]
 80057d6:	60ac      	str	r4, [r5, #8]
 80057d8:	6063      	str	r3, [r4, #4]
 80057da:	4648      	mov	r0, r9
 80057dc:	f000 f820 	bl	8005820 <__malloc_unlock>
 80057e0:	3608      	adds	r6, #8
 80057e2:	4630      	mov	r0, r6
 80057e4:	b005      	add	sp, #20
 80057e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ea:	bf00      	nop
 80057ec:	2000056c 	.word	0x2000056c
 80057f0:	2000053c 	.word	0x2000053c
 80057f4:	00000080 	.word	0x00000080
 80057f8:	20000568 	.word	0x20000568
 80057fc:	20000564 	.word	0x20000564
 8005800:	20000570 	.word	0x20000570
 8005804:	0000007f 	.word	0x0000007f

08005808 <memcpy>:
 8005808:	b510      	push	{r4, lr}
 800580a:	1e43      	subs	r3, r0, #1
 800580c:	440a      	add	r2, r1
 800580e:	4291      	cmp	r1, r2
 8005810:	d004      	beq.n	800581c <memcpy+0x14>
 8005812:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005816:	f803 4f01 	strb.w	r4, [r3, #1]!
 800581a:	e7f8      	b.n	800580e <memcpy+0x6>
 800581c:	bd10      	pop	{r4, pc}

0800581e <__malloc_lock>:
 800581e:	4770      	bx	lr

08005820 <__malloc_unlock>:
 8005820:	4770      	bx	lr

08005822 <_Balloc>:
 8005822:	b570      	push	{r4, r5, r6, lr}
 8005824:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005826:	4604      	mov	r4, r0
 8005828:	460e      	mov	r6, r1
 800582a:	b93d      	cbnz	r5, 800583c <_Balloc+0x1a>
 800582c:	2010      	movs	r0, #16
 800582e:	f7ff fdc3 	bl	80053b8 <malloc>
 8005832:	6260      	str	r0, [r4, #36]	; 0x24
 8005834:	6045      	str	r5, [r0, #4]
 8005836:	6085      	str	r5, [r0, #8]
 8005838:	6005      	str	r5, [r0, #0]
 800583a:	60c5      	str	r5, [r0, #12]
 800583c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800583e:	68eb      	ldr	r3, [r5, #12]
 8005840:	b143      	cbz	r3, 8005854 <_Balloc+0x32>
 8005842:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800584a:	b178      	cbz	r0, 800586c <_Balloc+0x4a>
 800584c:	6802      	ldr	r2, [r0, #0]
 800584e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005852:	e017      	b.n	8005884 <_Balloc+0x62>
 8005854:	2221      	movs	r2, #33	; 0x21
 8005856:	2104      	movs	r1, #4
 8005858:	4620      	mov	r0, r4
 800585a:	f000 fb48 	bl	8005eee <_calloc_r>
 800585e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005860:	60e8      	str	r0, [r5, #12]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1ec      	bne.n	8005842 <_Balloc+0x20>
 8005868:	2000      	movs	r0, #0
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	2101      	movs	r1, #1
 800586e:	fa01 f506 	lsl.w	r5, r1, r6
 8005872:	1d6a      	adds	r2, r5, #5
 8005874:	0092      	lsls	r2, r2, #2
 8005876:	4620      	mov	r0, r4
 8005878:	f000 fb39 	bl	8005eee <_calloc_r>
 800587c:	2800      	cmp	r0, #0
 800587e:	d0f3      	beq.n	8005868 <_Balloc+0x46>
 8005880:	6046      	str	r6, [r0, #4]
 8005882:	6085      	str	r5, [r0, #8]
 8005884:	2300      	movs	r3, #0
 8005886:	6103      	str	r3, [r0, #16]
 8005888:	60c3      	str	r3, [r0, #12]
 800588a:	bd70      	pop	{r4, r5, r6, pc}

0800588c <_Bfree>:
 800588c:	b570      	push	{r4, r5, r6, lr}
 800588e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005890:	4606      	mov	r6, r0
 8005892:	460d      	mov	r5, r1
 8005894:	b93c      	cbnz	r4, 80058a6 <_Bfree+0x1a>
 8005896:	2010      	movs	r0, #16
 8005898:	f7ff fd8e 	bl	80053b8 <malloc>
 800589c:	6270      	str	r0, [r6, #36]	; 0x24
 800589e:	6044      	str	r4, [r0, #4]
 80058a0:	6084      	str	r4, [r0, #8]
 80058a2:	6004      	str	r4, [r0, #0]
 80058a4:	60c4      	str	r4, [r0, #12]
 80058a6:	b13d      	cbz	r5, 80058b8 <_Bfree+0x2c>
 80058a8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80058aa:	686a      	ldr	r2, [r5, #4]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058b2:	6029      	str	r1, [r5, #0]
 80058b4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80058b8:	bd70      	pop	{r4, r5, r6, pc}

080058ba <__multadd>:
 80058ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058be:	690d      	ldr	r5, [r1, #16]
 80058c0:	461f      	mov	r7, r3
 80058c2:	4606      	mov	r6, r0
 80058c4:	460c      	mov	r4, r1
 80058c6:	f101 0e14 	add.w	lr, r1, #20
 80058ca:	2300      	movs	r3, #0
 80058cc:	f8de 0000 	ldr.w	r0, [lr]
 80058d0:	b281      	uxth	r1, r0
 80058d2:	fb02 7101 	mla	r1, r2, r1, r7
 80058d6:	0c0f      	lsrs	r7, r1, #16
 80058d8:	0c00      	lsrs	r0, r0, #16
 80058da:	fb02 7000 	mla	r0, r2, r0, r7
 80058de:	b289      	uxth	r1, r1
 80058e0:	3301      	adds	r3, #1
 80058e2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80058e6:	429d      	cmp	r5, r3
 80058e8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80058ec:	f84e 1b04 	str.w	r1, [lr], #4
 80058f0:	dcec      	bgt.n	80058cc <__multadd+0x12>
 80058f2:	b1d7      	cbz	r7, 800592a <__multadd+0x70>
 80058f4:	68a3      	ldr	r3, [r4, #8]
 80058f6:	429d      	cmp	r5, r3
 80058f8:	db12      	blt.n	8005920 <__multadd+0x66>
 80058fa:	6861      	ldr	r1, [r4, #4]
 80058fc:	4630      	mov	r0, r6
 80058fe:	3101      	adds	r1, #1
 8005900:	f7ff ff8f 	bl	8005822 <_Balloc>
 8005904:	6922      	ldr	r2, [r4, #16]
 8005906:	3202      	adds	r2, #2
 8005908:	f104 010c 	add.w	r1, r4, #12
 800590c:	4680      	mov	r8, r0
 800590e:	0092      	lsls	r2, r2, #2
 8005910:	300c      	adds	r0, #12
 8005912:	f7ff ff79 	bl	8005808 <memcpy>
 8005916:	4621      	mov	r1, r4
 8005918:	4630      	mov	r0, r6
 800591a:	f7ff ffb7 	bl	800588c <_Bfree>
 800591e:	4644      	mov	r4, r8
 8005920:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005924:	3501      	adds	r5, #1
 8005926:	615f      	str	r7, [r3, #20]
 8005928:	6125      	str	r5, [r4, #16]
 800592a:	4620      	mov	r0, r4
 800592c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005930 <__hi0bits>:
 8005930:	0c03      	lsrs	r3, r0, #16
 8005932:	041b      	lsls	r3, r3, #16
 8005934:	b913      	cbnz	r3, 800593c <__hi0bits+0xc>
 8005936:	0400      	lsls	r0, r0, #16
 8005938:	2310      	movs	r3, #16
 800593a:	e000      	b.n	800593e <__hi0bits+0xe>
 800593c:	2300      	movs	r3, #0
 800593e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005942:	bf04      	itt	eq
 8005944:	0200      	lsleq	r0, r0, #8
 8005946:	3308      	addeq	r3, #8
 8005948:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800594c:	bf04      	itt	eq
 800594e:	0100      	lsleq	r0, r0, #4
 8005950:	3304      	addeq	r3, #4
 8005952:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005956:	bf04      	itt	eq
 8005958:	0080      	lsleq	r0, r0, #2
 800595a:	3302      	addeq	r3, #2
 800595c:	2800      	cmp	r0, #0
 800595e:	db03      	blt.n	8005968 <__hi0bits+0x38>
 8005960:	0042      	lsls	r2, r0, #1
 8005962:	d503      	bpl.n	800596c <__hi0bits+0x3c>
 8005964:	1c58      	adds	r0, r3, #1
 8005966:	4770      	bx	lr
 8005968:	4618      	mov	r0, r3
 800596a:	4770      	bx	lr
 800596c:	2020      	movs	r0, #32
 800596e:	4770      	bx	lr

08005970 <__lo0bits>:
 8005970:	6803      	ldr	r3, [r0, #0]
 8005972:	f013 0207 	ands.w	r2, r3, #7
 8005976:	d00b      	beq.n	8005990 <__lo0bits+0x20>
 8005978:	07d9      	lsls	r1, r3, #31
 800597a:	d422      	bmi.n	80059c2 <__lo0bits+0x52>
 800597c:	079a      	lsls	r2, r3, #30
 800597e:	bf4b      	itete	mi
 8005980:	085b      	lsrmi	r3, r3, #1
 8005982:	089b      	lsrpl	r3, r3, #2
 8005984:	6003      	strmi	r3, [r0, #0]
 8005986:	6003      	strpl	r3, [r0, #0]
 8005988:	bf4c      	ite	mi
 800598a:	2001      	movmi	r0, #1
 800598c:	2002      	movpl	r0, #2
 800598e:	4770      	bx	lr
 8005990:	b299      	uxth	r1, r3
 8005992:	b909      	cbnz	r1, 8005998 <__lo0bits+0x28>
 8005994:	0c1b      	lsrs	r3, r3, #16
 8005996:	2210      	movs	r2, #16
 8005998:	f013 0fff 	tst.w	r3, #255	; 0xff
 800599c:	bf04      	itt	eq
 800599e:	0a1b      	lsreq	r3, r3, #8
 80059a0:	3208      	addeq	r2, #8
 80059a2:	0719      	lsls	r1, r3, #28
 80059a4:	bf04      	itt	eq
 80059a6:	091b      	lsreq	r3, r3, #4
 80059a8:	3204      	addeq	r2, #4
 80059aa:	0799      	lsls	r1, r3, #30
 80059ac:	bf04      	itt	eq
 80059ae:	089b      	lsreq	r3, r3, #2
 80059b0:	3202      	addeq	r2, #2
 80059b2:	07d9      	lsls	r1, r3, #31
 80059b4:	d402      	bmi.n	80059bc <__lo0bits+0x4c>
 80059b6:	085b      	lsrs	r3, r3, #1
 80059b8:	d005      	beq.n	80059c6 <__lo0bits+0x56>
 80059ba:	3201      	adds	r2, #1
 80059bc:	6003      	str	r3, [r0, #0]
 80059be:	4610      	mov	r0, r2
 80059c0:	4770      	bx	lr
 80059c2:	2000      	movs	r0, #0
 80059c4:	4770      	bx	lr
 80059c6:	2020      	movs	r0, #32
 80059c8:	4770      	bx	lr

080059ca <__i2b>:
 80059ca:	b510      	push	{r4, lr}
 80059cc:	460c      	mov	r4, r1
 80059ce:	2101      	movs	r1, #1
 80059d0:	f7ff ff27 	bl	8005822 <_Balloc>
 80059d4:	2201      	movs	r2, #1
 80059d6:	6144      	str	r4, [r0, #20]
 80059d8:	6102      	str	r2, [r0, #16]
 80059da:	bd10      	pop	{r4, pc}

080059dc <__multiply>:
 80059dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e0:	4614      	mov	r4, r2
 80059e2:	690a      	ldr	r2, [r1, #16]
 80059e4:	6923      	ldr	r3, [r4, #16]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	bfb8      	it	lt
 80059ea:	460b      	movlt	r3, r1
 80059ec:	4688      	mov	r8, r1
 80059ee:	bfbc      	itt	lt
 80059f0:	46a0      	movlt	r8, r4
 80059f2:	461c      	movlt	r4, r3
 80059f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80059f8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80059fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005a00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005a04:	eb07 0609 	add.w	r6, r7, r9
 8005a08:	429e      	cmp	r6, r3
 8005a0a:	bfc8      	it	gt
 8005a0c:	3101      	addgt	r1, #1
 8005a0e:	f7ff ff08 	bl	8005822 <_Balloc>
 8005a12:	f100 0514 	add.w	r5, r0, #20
 8005a16:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8005a1a:	462b      	mov	r3, r5
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	4563      	cmp	r3, ip
 8005a20:	d202      	bcs.n	8005a28 <__multiply+0x4c>
 8005a22:	f843 2b04 	str.w	r2, [r3], #4
 8005a26:	e7fa      	b.n	8005a1e <__multiply+0x42>
 8005a28:	f104 0214 	add.w	r2, r4, #20
 8005a2c:	f108 0114 	add.w	r1, r8, #20
 8005a30:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005a34:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	9b00      	ldr	r3, [sp, #0]
 8005a3c:	9201      	str	r2, [sp, #4]
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d957      	bls.n	8005af2 <__multiply+0x116>
 8005a42:	f8b2 b000 	ldrh.w	fp, [r2]
 8005a46:	f1bb 0f00 	cmp.w	fp, #0
 8005a4a:	d023      	beq.n	8005a94 <__multiply+0xb8>
 8005a4c:	4689      	mov	r9, r1
 8005a4e:	46ae      	mov	lr, r5
 8005a50:	f04f 0800 	mov.w	r8, #0
 8005a54:	f859 4b04 	ldr.w	r4, [r9], #4
 8005a58:	f8be a000 	ldrh.w	sl, [lr]
 8005a5c:	b2a3      	uxth	r3, r4
 8005a5e:	fb0b a303 	mla	r3, fp, r3, sl
 8005a62:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005a66:	f8de 4000 	ldr.w	r4, [lr]
 8005a6a:	4443      	add	r3, r8
 8005a6c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005a70:	fb0b 840a 	mla	r4, fp, sl, r8
 8005a74:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005a78:	46f2      	mov	sl, lr
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005a80:	454f      	cmp	r7, r9
 8005a82:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005a86:	f84a 3b04 	str.w	r3, [sl], #4
 8005a8a:	d901      	bls.n	8005a90 <__multiply+0xb4>
 8005a8c:	46d6      	mov	lr, sl
 8005a8e:	e7e1      	b.n	8005a54 <__multiply+0x78>
 8005a90:	f8ce 8004 	str.w	r8, [lr, #4]
 8005a94:	9b01      	ldr	r3, [sp, #4]
 8005a96:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005a9a:	3204      	adds	r2, #4
 8005a9c:	f1ba 0f00 	cmp.w	sl, #0
 8005aa0:	d021      	beq.n	8005ae6 <__multiply+0x10a>
 8005aa2:	682b      	ldr	r3, [r5, #0]
 8005aa4:	462c      	mov	r4, r5
 8005aa6:	4689      	mov	r9, r1
 8005aa8:	f04f 0800 	mov.w	r8, #0
 8005aac:	f8b9 e000 	ldrh.w	lr, [r9]
 8005ab0:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8005ab4:	fb0a be0e 	mla	lr, sl, lr, fp
 8005ab8:	44f0      	add	r8, lr
 8005aba:	46a3      	mov	fp, r4
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005ac2:	f84b 3b04 	str.w	r3, [fp], #4
 8005ac6:	f859 3b04 	ldr.w	r3, [r9], #4
 8005aca:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8005ace:	0c1b      	lsrs	r3, r3, #16
 8005ad0:	fb0a e303 	mla	r3, sl, r3, lr
 8005ad4:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8005ad8:	454f      	cmp	r7, r9
 8005ada:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8005ade:	d901      	bls.n	8005ae4 <__multiply+0x108>
 8005ae0:	465c      	mov	r4, fp
 8005ae2:	e7e3      	b.n	8005aac <__multiply+0xd0>
 8005ae4:	6063      	str	r3, [r4, #4]
 8005ae6:	3504      	adds	r5, #4
 8005ae8:	e7a7      	b.n	8005a3a <__multiply+0x5e>
 8005aea:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8005aee:	b913      	cbnz	r3, 8005af6 <__multiply+0x11a>
 8005af0:	3e01      	subs	r6, #1
 8005af2:	2e00      	cmp	r6, #0
 8005af4:	dcf9      	bgt.n	8005aea <__multiply+0x10e>
 8005af6:	6106      	str	r6, [r0, #16]
 8005af8:	b003      	add	sp, #12
 8005afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005b00 <__pow5mult>:
 8005b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b04:	4615      	mov	r5, r2
 8005b06:	f012 0203 	ands.w	r2, r2, #3
 8005b0a:	4606      	mov	r6, r0
 8005b0c:	460f      	mov	r7, r1
 8005b0e:	d007      	beq.n	8005b20 <__pow5mult+0x20>
 8005b10:	3a01      	subs	r2, #1
 8005b12:	4c21      	ldr	r4, [pc, #132]	; (8005b98 <__pow5mult+0x98>)
 8005b14:	2300      	movs	r3, #0
 8005b16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b1a:	f7ff fece 	bl	80058ba <__multadd>
 8005b1e:	4607      	mov	r7, r0
 8005b20:	10ad      	asrs	r5, r5, #2
 8005b22:	d036      	beq.n	8005b92 <__pow5mult+0x92>
 8005b24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b26:	b93c      	cbnz	r4, 8005b38 <__pow5mult+0x38>
 8005b28:	2010      	movs	r0, #16
 8005b2a:	f7ff fc45 	bl	80053b8 <malloc>
 8005b2e:	6270      	str	r0, [r6, #36]	; 0x24
 8005b30:	6044      	str	r4, [r0, #4]
 8005b32:	6084      	str	r4, [r0, #8]
 8005b34:	6004      	str	r4, [r0, #0]
 8005b36:	60c4      	str	r4, [r0, #12]
 8005b38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b40:	b94c      	cbnz	r4, 8005b56 <__pow5mult+0x56>
 8005b42:	f240 2171 	movw	r1, #625	; 0x271
 8005b46:	4630      	mov	r0, r6
 8005b48:	f7ff ff3f 	bl	80059ca <__i2b>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b52:	4604      	mov	r4, r0
 8005b54:	6003      	str	r3, [r0, #0]
 8005b56:	f04f 0800 	mov.w	r8, #0
 8005b5a:	07eb      	lsls	r3, r5, #31
 8005b5c:	d50a      	bpl.n	8005b74 <__pow5mult+0x74>
 8005b5e:	4639      	mov	r1, r7
 8005b60:	4622      	mov	r2, r4
 8005b62:	4630      	mov	r0, r6
 8005b64:	f7ff ff3a 	bl	80059dc <__multiply>
 8005b68:	4639      	mov	r1, r7
 8005b6a:	4681      	mov	r9, r0
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	f7ff fe8d 	bl	800588c <_Bfree>
 8005b72:	464f      	mov	r7, r9
 8005b74:	106d      	asrs	r5, r5, #1
 8005b76:	d00c      	beq.n	8005b92 <__pow5mult+0x92>
 8005b78:	6820      	ldr	r0, [r4, #0]
 8005b7a:	b108      	cbz	r0, 8005b80 <__pow5mult+0x80>
 8005b7c:	4604      	mov	r4, r0
 8005b7e:	e7ec      	b.n	8005b5a <__pow5mult+0x5a>
 8005b80:	4622      	mov	r2, r4
 8005b82:	4621      	mov	r1, r4
 8005b84:	4630      	mov	r0, r6
 8005b86:	f7ff ff29 	bl	80059dc <__multiply>
 8005b8a:	6020      	str	r0, [r4, #0]
 8005b8c:	f8c0 8000 	str.w	r8, [r0]
 8005b90:	e7f4      	b.n	8005b7c <__pow5mult+0x7c>
 8005b92:	4638      	mov	r0, r7
 8005b94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b98:	08006708 	.word	0x08006708

08005b9c <__lshift>:
 8005b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ba0:	460c      	mov	r4, r1
 8005ba2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ba6:	6926      	ldr	r6, [r4, #16]
 8005ba8:	6849      	ldr	r1, [r1, #4]
 8005baa:	68a3      	ldr	r3, [r4, #8]
 8005bac:	4456      	add	r6, sl
 8005bae:	4607      	mov	r7, r0
 8005bb0:	4691      	mov	r9, r2
 8005bb2:	1c75      	adds	r5, r6, #1
 8005bb4:	42ab      	cmp	r3, r5
 8005bb6:	da02      	bge.n	8005bbe <__lshift+0x22>
 8005bb8:	3101      	adds	r1, #1
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	e7fa      	b.n	8005bb4 <__lshift+0x18>
 8005bbe:	4638      	mov	r0, r7
 8005bc0:	f7ff fe2f 	bl	8005822 <_Balloc>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4680      	mov	r8, r0
 8005bc8:	f100 0114 	add.w	r1, r0, #20
 8005bcc:	461a      	mov	r2, r3
 8005bce:	4553      	cmp	r3, sl
 8005bd0:	da03      	bge.n	8005bda <__lshift+0x3e>
 8005bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	e7f9      	b.n	8005bce <__lshift+0x32>
 8005bda:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8005bde:	6920      	ldr	r0, [r4, #16]
 8005be0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005be4:	f019 091f 	ands.w	r9, r9, #31
 8005be8:	f104 0114 	add.w	r1, r4, #20
 8005bec:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005bf0:	d014      	beq.n	8005c1c <__lshift+0x80>
 8005bf2:	f1c9 0c20 	rsb	ip, r9, #32
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	6808      	ldr	r0, [r1, #0]
 8005bfa:	fa00 f009 	lsl.w	r0, r0, r9
 8005bfe:	4302      	orrs	r2, r0
 8005c00:	469a      	mov	sl, r3
 8005c02:	f843 2b04 	str.w	r2, [r3], #4
 8005c06:	f851 2b04 	ldr.w	r2, [r1], #4
 8005c0a:	458e      	cmp	lr, r1
 8005c0c:	fa22 f20c 	lsr.w	r2, r2, ip
 8005c10:	d8f2      	bhi.n	8005bf8 <__lshift+0x5c>
 8005c12:	f8ca 2004 	str.w	r2, [sl, #4]
 8005c16:	b142      	cbz	r2, 8005c2a <__lshift+0x8e>
 8005c18:	1cb5      	adds	r5, r6, #2
 8005c1a:	e006      	b.n	8005c2a <__lshift+0x8e>
 8005c1c:	3b04      	subs	r3, #4
 8005c1e:	f851 2b04 	ldr.w	r2, [r1], #4
 8005c22:	f843 2f04 	str.w	r2, [r3, #4]!
 8005c26:	458e      	cmp	lr, r1
 8005c28:	d8f9      	bhi.n	8005c1e <__lshift+0x82>
 8005c2a:	3d01      	subs	r5, #1
 8005c2c:	4638      	mov	r0, r7
 8005c2e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005c32:	4621      	mov	r1, r4
 8005c34:	f7ff fe2a 	bl	800588c <_Bfree>
 8005c38:	4640      	mov	r0, r8
 8005c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005c3e <__mcmp>:
 8005c3e:	6903      	ldr	r3, [r0, #16]
 8005c40:	690a      	ldr	r2, [r1, #16]
 8005c42:	1a9b      	subs	r3, r3, r2
 8005c44:	b510      	push	{r4, lr}
 8005c46:	d111      	bne.n	8005c6c <__mcmp+0x2e>
 8005c48:	0092      	lsls	r2, r2, #2
 8005c4a:	3014      	adds	r0, #20
 8005c4c:	3114      	adds	r1, #20
 8005c4e:	1883      	adds	r3, r0, r2
 8005c50:	440a      	add	r2, r1
 8005c52:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8005c56:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005c5a:	428c      	cmp	r4, r1
 8005c5c:	d002      	beq.n	8005c64 <__mcmp+0x26>
 8005c5e:	d307      	bcc.n	8005c70 <__mcmp+0x32>
 8005c60:	2001      	movs	r0, #1
 8005c62:	bd10      	pop	{r4, pc}
 8005c64:	4298      	cmp	r0, r3
 8005c66:	d3f4      	bcc.n	8005c52 <__mcmp+0x14>
 8005c68:	2000      	movs	r0, #0
 8005c6a:	bd10      	pop	{r4, pc}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	bd10      	pop	{r4, pc}
 8005c70:	f04f 30ff 	mov.w	r0, #4294967295
 8005c74:	bd10      	pop	{r4, pc}

08005c76 <__mdiff>:
 8005c76:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	4607      	mov	r7, r0
 8005c7e:	4611      	mov	r1, r2
 8005c80:	4620      	mov	r0, r4
 8005c82:	4615      	mov	r5, r2
 8005c84:	f7ff ffdb 	bl	8005c3e <__mcmp>
 8005c88:	1e06      	subs	r6, r0, #0
 8005c8a:	d108      	bne.n	8005c9e <__mdiff+0x28>
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4638      	mov	r0, r7
 8005c90:	f7ff fdc7 	bl	8005822 <_Balloc>
 8005c94:	2301      	movs	r3, #1
 8005c96:	6103      	str	r3, [r0, #16]
 8005c98:	6146      	str	r6, [r0, #20]
 8005c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9e:	bfbc      	itt	lt
 8005ca0:	4623      	movlt	r3, r4
 8005ca2:	462c      	movlt	r4, r5
 8005ca4:	4638      	mov	r0, r7
 8005ca6:	6861      	ldr	r1, [r4, #4]
 8005ca8:	bfba      	itte	lt
 8005caa:	461d      	movlt	r5, r3
 8005cac:	2601      	movlt	r6, #1
 8005cae:	2600      	movge	r6, #0
 8005cb0:	f7ff fdb7 	bl	8005822 <_Balloc>
 8005cb4:	692b      	ldr	r3, [r5, #16]
 8005cb6:	60c6      	str	r6, [r0, #12]
 8005cb8:	6926      	ldr	r6, [r4, #16]
 8005cba:	f105 0914 	add.w	r9, r5, #20
 8005cbe:	3414      	adds	r4, #20
 8005cc0:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8005cc4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005cc8:	f100 0514 	add.w	r5, r0, #20
 8005ccc:	f04f 0c00 	mov.w	ip, #0
 8005cd0:	f854 3b04 	ldr.w	r3, [r4], #4
 8005cd4:	f859 2b04 	ldr.w	r2, [r9], #4
 8005cd8:	fa1c f183 	uxtah	r1, ip, r3
 8005cdc:	fa1f fe82 	uxth.w	lr, r2
 8005ce0:	0c12      	lsrs	r2, r2, #16
 8005ce2:	ebce 0101 	rsb	r1, lr, r1
 8005ce6:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8005cea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005cee:	b289      	uxth	r1, r1
 8005cf0:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005cf4:	45c8      	cmp	r8, r9
 8005cf6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005cfa:	46a6      	mov	lr, r4
 8005cfc:	f845 3b04 	str.w	r3, [r5], #4
 8005d00:	d8e6      	bhi.n	8005cd0 <__mdiff+0x5a>
 8005d02:	45be      	cmp	lr, r7
 8005d04:	d20e      	bcs.n	8005d24 <__mdiff+0xae>
 8005d06:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005d0a:	fa1c f281 	uxtah	r2, ip, r1
 8005d0e:	1413      	asrs	r3, r2, #16
 8005d10:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8005d14:	b292      	uxth	r2, r2
 8005d16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d1a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005d1e:	f845 2b04 	str.w	r2, [r5], #4
 8005d22:	e7ee      	b.n	8005d02 <__mdiff+0x8c>
 8005d24:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005d28:	b90b      	cbnz	r3, 8005d2e <__mdiff+0xb8>
 8005d2a:	3e01      	subs	r6, #1
 8005d2c:	e7fa      	b.n	8005d24 <__mdiff+0xae>
 8005d2e:	6106      	str	r6, [r0, #16]
 8005d30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005d34 <__d2b>:
 8005d34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005d38:	460e      	mov	r6, r1
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	ec59 8b10 	vmov	r8, r9, d0
 8005d40:	4615      	mov	r5, r2
 8005d42:	f7ff fd6e 	bl	8005822 <_Balloc>
 8005d46:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005d4a:	4607      	mov	r7, r0
 8005d4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d50:	b10c      	cbz	r4, 8005d56 <__d2b+0x22>
 8005d52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d56:	9301      	str	r3, [sp, #4]
 8005d58:	f1b8 0f00 	cmp.w	r8, #0
 8005d5c:	d019      	beq.n	8005d92 <__d2b+0x5e>
 8005d5e:	a802      	add	r0, sp, #8
 8005d60:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005d64:	f7ff fe04 	bl	8005970 <__lo0bits>
 8005d68:	9b00      	ldr	r3, [sp, #0]
 8005d6a:	b148      	cbz	r0, 8005d80 <__d2b+0x4c>
 8005d6c:	9a01      	ldr	r2, [sp, #4]
 8005d6e:	f1c0 0120 	rsb	r1, r0, #32
 8005d72:	fa02 f101 	lsl.w	r1, r2, r1
 8005d76:	430b      	orrs	r3, r1
 8005d78:	40c2      	lsrs	r2, r0
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	9201      	str	r2, [sp, #4]
 8005d7e:	e000      	b.n	8005d82 <__d2b+0x4e>
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	9b01      	ldr	r3, [sp, #4]
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	bf14      	ite	ne
 8005d8a:	2102      	movne	r1, #2
 8005d8c:	2101      	moveq	r1, #1
 8005d8e:	6139      	str	r1, [r7, #16]
 8005d90:	e007      	b.n	8005da2 <__d2b+0x6e>
 8005d92:	a801      	add	r0, sp, #4
 8005d94:	f7ff fdec 	bl	8005970 <__lo0bits>
 8005d98:	9b01      	ldr	r3, [sp, #4]
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	2101      	movs	r1, #1
 8005d9e:	6139      	str	r1, [r7, #16]
 8005da0:	3020      	adds	r0, #32
 8005da2:	b134      	cbz	r4, 8005db2 <__d2b+0x7e>
 8005da4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005da8:	4404      	add	r4, r0
 8005daa:	6034      	str	r4, [r6, #0]
 8005dac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005db0:	e009      	b.n	8005dc6 <__d2b+0x92>
 8005db2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005db6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005dba:	6030      	str	r0, [r6, #0]
 8005dbc:	6918      	ldr	r0, [r3, #16]
 8005dbe:	f7ff fdb7 	bl	8005930 <__hi0bits>
 8005dc2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005dc6:	6028      	str	r0, [r5, #0]
 8005dc8:	4638      	mov	r0, r7
 8005dca:	b003      	add	sp, #12
 8005dcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005dd0 <_sbrk_r>:
 8005dd0:	b538      	push	{r3, r4, r5, lr}
 8005dd2:	4c06      	ldr	r4, [pc, #24]	; (8005dec <_sbrk_r+0x1c>)
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	4608      	mov	r0, r1
 8005dda:	6023      	str	r3, [r4, #0]
 8005ddc:	f000 fb94 	bl	8006508 <_sbrk>
 8005de0:	1c43      	adds	r3, r0, #1
 8005de2:	d102      	bne.n	8005dea <_sbrk_r+0x1a>
 8005de4:	6823      	ldr	r3, [r4, #0]
 8005de6:	b103      	cbz	r3, 8005dea <_sbrk_r+0x1a>
 8005de8:	602b      	str	r3, [r5, #0]
 8005dea:	bd38      	pop	{r3, r4, r5, pc}
 8005dec:	2000077c 	.word	0x2000077c

08005df0 <__ssprint_r>:
 8005df0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df4:	4693      	mov	fp, r2
 8005df6:	6892      	ldr	r2, [r2, #8]
 8005df8:	4681      	mov	r9, r0
 8005dfa:	460c      	mov	r4, r1
 8005dfc:	b34a      	cbz	r2, 8005e52 <__ssprint_r+0x62>
 8005dfe:	2300      	movs	r3, #0
 8005e00:	f8db a000 	ldr.w	sl, [fp]
 8005e04:	9301      	str	r3, [sp, #4]
 8005e06:	461f      	mov	r7, r3
 8005e08:	e006      	b.n	8005e18 <__ssprint_r+0x28>
 8005e0a:	f8da 3000 	ldr.w	r3, [sl]
 8005e0e:	f8da 7004 	ldr.w	r7, [sl, #4]
 8005e12:	9301      	str	r3, [sp, #4]
 8005e14:	f10a 0a08 	add.w	sl, sl, #8
 8005e18:	2f00      	cmp	r7, #0
 8005e1a:	d0f6      	beq.n	8005e0a <__ssprint_r+0x1a>
 8005e1c:	68a6      	ldr	r6, [r4, #8]
 8005e1e:	42b7      	cmp	r7, r6
 8005e20:	d360      	bcc.n	8005ee4 <__ssprint_r+0xf4>
 8005e22:	89a0      	ldrh	r0, [r4, #12]
 8005e24:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8005e28:	d117      	bne.n	8005e5a <__ssprint_r+0x6a>
 8005e2a:	42b7      	cmp	r7, r6
 8005e2c:	d35a      	bcc.n	8005ee4 <__ssprint_r+0xf4>
 8005e2e:	4632      	mov	r2, r6
 8005e30:	9901      	ldr	r1, [sp, #4]
 8005e32:	6820      	ldr	r0, [r4, #0]
 8005e34:	f000 f99c 	bl	8006170 <memmove>
 8005e38:	68a2      	ldr	r2, [r4, #8]
 8005e3a:	1b92      	subs	r2, r2, r6
 8005e3c:	60a2      	str	r2, [r4, #8]
 8005e3e:	6822      	ldr	r2, [r4, #0]
 8005e40:	4416      	add	r6, r2
 8005e42:	f8db 2008 	ldr.w	r2, [fp, #8]
 8005e46:	6026      	str	r6, [r4, #0]
 8005e48:	1bd7      	subs	r7, r2, r7
 8005e4a:	f8cb 7008 	str.w	r7, [fp, #8]
 8005e4e:	2f00      	cmp	r7, #0
 8005e50:	d1db      	bne.n	8005e0a <__ssprint_r+0x1a>
 8005e52:	2000      	movs	r0, #0
 8005e54:	f8cb 0004 	str.w	r0, [fp, #4]
 8005e58:	e046      	b.n	8005ee8 <__ssprint_r+0xf8>
 8005e5a:	6825      	ldr	r5, [r4, #0]
 8005e5c:	6921      	ldr	r1, [r4, #16]
 8005e5e:	ebc1 0805 	rsb	r8, r1, r5
 8005e62:	f108 0201 	add.w	r2, r8, #1
 8005e66:	6965      	ldr	r5, [r4, #20]
 8005e68:	443a      	add	r2, r7
 8005e6a:	2302      	movs	r3, #2
 8005e6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e70:	fb95 f5f3 	sdiv	r5, r5, r3
 8005e74:	4295      	cmp	r5, r2
 8005e76:	bf38      	it	cc
 8005e78:	4615      	movcc	r5, r2
 8005e7a:	0543      	lsls	r3, r0, #21
 8005e7c:	d510      	bpl.n	8005ea0 <__ssprint_r+0xb0>
 8005e7e:	4629      	mov	r1, r5
 8005e80:	4648      	mov	r0, r9
 8005e82:	f7ff faa1 	bl	80053c8 <_malloc_r>
 8005e86:	4606      	mov	r6, r0
 8005e88:	b1a0      	cbz	r0, 8005eb4 <__ssprint_r+0xc4>
 8005e8a:	4642      	mov	r2, r8
 8005e8c:	6921      	ldr	r1, [r4, #16]
 8005e8e:	f7ff fcbb 	bl	8005808 <memcpy>
 8005e92:	89a2      	ldrh	r2, [r4, #12]
 8005e94:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005e98:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e9c:	81a2      	strh	r2, [r4, #12]
 8005e9e:	e018      	b.n	8005ed2 <__ssprint_r+0xe2>
 8005ea0:	462a      	mov	r2, r5
 8005ea2:	4648      	mov	r0, r9
 8005ea4:	f000 f988 	bl	80061b8 <_realloc_r>
 8005ea8:	4606      	mov	r6, r0
 8005eaa:	b990      	cbnz	r0, 8005ed2 <__ssprint_r+0xe2>
 8005eac:	6921      	ldr	r1, [r4, #16]
 8005eae:	4648      	mov	r0, r9
 8005eb0:	f000 f8a0 	bl	8005ff4 <_free_r>
 8005eb4:	220c      	movs	r2, #12
 8005eb6:	f8c9 2000 	str.w	r2, [r9]
 8005eba:	89a2      	ldrh	r2, [r4, #12]
 8005ebc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ec0:	81a2      	strh	r2, [r4, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f8cb 2008 	str.w	r2, [fp, #8]
 8005ec8:	f8cb 2004 	str.w	r2, [fp, #4]
 8005ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed0:	e00a      	b.n	8005ee8 <__ssprint_r+0xf8>
 8005ed2:	6126      	str	r6, [r4, #16]
 8005ed4:	6165      	str	r5, [r4, #20]
 8005ed6:	4446      	add	r6, r8
 8005ed8:	ebc8 0505 	rsb	r5, r8, r5
 8005edc:	6026      	str	r6, [r4, #0]
 8005ede:	60a5      	str	r5, [r4, #8]
 8005ee0:	463e      	mov	r6, r7
 8005ee2:	e7a2      	b.n	8005e2a <__ssprint_r+0x3a>
 8005ee4:	463e      	mov	r6, r7
 8005ee6:	e7a2      	b.n	8005e2e <__ssprint_r+0x3e>
 8005ee8:	b003      	add	sp, #12
 8005eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005eee <_calloc_r>:
 8005eee:	b510      	push	{r4, lr}
 8005ef0:	4351      	muls	r1, r2
 8005ef2:	f7ff fa69 	bl	80053c8 <_malloc_r>
 8005ef6:	4604      	mov	r4, r0
 8005ef8:	b320      	cbz	r0, 8005f44 <_calloc_r+0x56>
 8005efa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005efe:	f022 0203 	bic.w	r2, r2, #3
 8005f02:	3a04      	subs	r2, #4
 8005f04:	2a24      	cmp	r2, #36	; 0x24
 8005f06:	d81a      	bhi.n	8005f3e <_calloc_r+0x50>
 8005f08:	2a13      	cmp	r2, #19
 8005f0a:	d912      	bls.n	8005f32 <_calloc_r+0x44>
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	2a1b      	cmp	r2, #27
 8005f10:	6001      	str	r1, [r0, #0]
 8005f12:	6041      	str	r1, [r0, #4]
 8005f14:	d802      	bhi.n	8005f1c <_calloc_r+0x2e>
 8005f16:	f100 0308 	add.w	r3, r0, #8
 8005f1a:	e00b      	b.n	8005f34 <_calloc_r+0x46>
 8005f1c:	2a24      	cmp	r2, #36	; 0x24
 8005f1e:	6081      	str	r1, [r0, #8]
 8005f20:	60c1      	str	r1, [r0, #12]
 8005f22:	bf11      	iteee	ne
 8005f24:	f100 0310 	addne.w	r3, r0, #16
 8005f28:	6101      	streq	r1, [r0, #16]
 8005f2a:	f100 0318 	addeq.w	r3, r0, #24
 8005f2e:	6141      	streq	r1, [r0, #20]
 8005f30:	e000      	b.n	8005f34 <_calloc_r+0x46>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	605a      	str	r2, [r3, #4]
 8005f3a:	609a      	str	r2, [r3, #8]
 8005f3c:	e002      	b.n	8005f44 <_calloc_r+0x56>
 8005f3e:	2100      	movs	r1, #0
 8005f40:	f000 f931 	bl	80061a6 <memset>
 8005f44:	4620      	mov	r0, r4
 8005f46:	bd10      	pop	{r4, pc}

08005f48 <_malloc_trim_r>:
 8005f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f4c:	4f25      	ldr	r7, [pc, #148]	; (8005fe4 <_malloc_trim_r+0x9c>)
 8005f4e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005ff0 <_malloc_trim_r+0xa8>
 8005f52:	4689      	mov	r9, r1
 8005f54:	4606      	mov	r6, r0
 8005f56:	f7ff fc62 	bl	800581e <__malloc_lock>
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	685d      	ldr	r5, [r3, #4]
 8005f5e:	f1a8 0411 	sub.w	r4, r8, #17
 8005f62:	f025 0503 	bic.w	r5, r5, #3
 8005f66:	442c      	add	r4, r5
 8005f68:	ebc9 0404 	rsb	r4, r9, r4
 8005f6c:	fbb4 f4f8 	udiv	r4, r4, r8
 8005f70:	3c01      	subs	r4, #1
 8005f72:	fb08 f404 	mul.w	r4, r8, r4
 8005f76:	4544      	cmp	r4, r8
 8005f78:	da05      	bge.n	8005f86 <_malloc_trim_r+0x3e>
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	f7ff fc50 	bl	8005820 <__malloc_unlock>
 8005f80:	2000      	movs	r0, #0
 8005f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f86:	2100      	movs	r1, #0
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f7ff ff21 	bl	8005dd0 <_sbrk_r>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	442b      	add	r3, r5
 8005f92:	4298      	cmp	r0, r3
 8005f94:	d1f1      	bne.n	8005f7a <_malloc_trim_r+0x32>
 8005f96:	4261      	negs	r1, r4
 8005f98:	4630      	mov	r0, r6
 8005f9a:	f7ff ff19 	bl	8005dd0 <_sbrk_r>
 8005f9e:	3001      	adds	r0, #1
 8005fa0:	d110      	bne.n	8005fc4 <_malloc_trim_r+0x7c>
 8005fa2:	2100      	movs	r1, #0
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	f7ff ff13 	bl	8005dd0 <_sbrk_r>
 8005faa:	68ba      	ldr	r2, [r7, #8]
 8005fac:	1a83      	subs	r3, r0, r2
 8005fae:	2b0f      	cmp	r3, #15
 8005fb0:	dde3      	ble.n	8005f7a <_malloc_trim_r+0x32>
 8005fb2:	490d      	ldr	r1, [pc, #52]	; (8005fe8 <_malloc_trim_r+0xa0>)
 8005fb4:	6809      	ldr	r1, [r1, #0]
 8005fb6:	1a40      	subs	r0, r0, r1
 8005fb8:	490c      	ldr	r1, [pc, #48]	; (8005fec <_malloc_trim_r+0xa4>)
 8005fba:	f043 0301 	orr.w	r3, r3, #1
 8005fbe:	6008      	str	r0, [r1, #0]
 8005fc0:	6053      	str	r3, [r2, #4]
 8005fc2:	e7da      	b.n	8005f7a <_malloc_trim_r+0x32>
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	4a09      	ldr	r2, [pc, #36]	; (8005fec <_malloc_trim_r+0xa4>)
 8005fc8:	1b2d      	subs	r5, r5, r4
 8005fca:	f045 0501 	orr.w	r5, r5, #1
 8005fce:	605d      	str	r5, [r3, #4]
 8005fd0:	6813      	ldr	r3, [r2, #0]
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	1b1c      	subs	r4, r3, r4
 8005fd6:	6014      	str	r4, [r2, #0]
 8005fd8:	f7ff fc22 	bl	8005820 <__malloc_unlock>
 8005fdc:	2001      	movs	r0, #1
 8005fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe2:	bf00      	nop
 8005fe4:	20000130 	.word	0x20000130
 8005fe8:	2000053c 	.word	0x2000053c
 8005fec:	20000570 	.word	0x20000570
 8005ff0:	00000080 	.word	0x00000080

08005ff4 <_free_r>:
 8005ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	4688      	mov	r8, r1
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	f000 80ad 	beq.w	800615c <_free_r+0x168>
 8006002:	f7ff fc0c 	bl	800581e <__malloc_lock>
 8006006:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800600a:	4d55      	ldr	r5, [pc, #340]	; (8006160 <_free_r+0x16c>)
 800600c:	f022 0001 	bic.w	r0, r2, #1
 8006010:	f1a8 0308 	sub.w	r3, r8, #8
 8006014:	181f      	adds	r7, r3, r0
 8006016:	68a9      	ldr	r1, [r5, #8]
 8006018:	687e      	ldr	r6, [r7, #4]
 800601a:	428f      	cmp	r7, r1
 800601c:	f026 0603 	bic.w	r6, r6, #3
 8006020:	f002 0201 	and.w	r2, r2, #1
 8006024:	d11b      	bne.n	800605e <_free_r+0x6a>
 8006026:	4430      	add	r0, r6
 8006028:	b93a      	cbnz	r2, 800603a <_free_r+0x46>
 800602a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800602e:	1a9b      	subs	r3, r3, r2
 8006030:	4410      	add	r0, r2
 8006032:	6899      	ldr	r1, [r3, #8]
 8006034:	68da      	ldr	r2, [r3, #12]
 8006036:	60ca      	str	r2, [r1, #12]
 8006038:	6091      	str	r1, [r2, #8]
 800603a:	f040 0201 	orr.w	r2, r0, #1
 800603e:	605a      	str	r2, [r3, #4]
 8006040:	60ab      	str	r3, [r5, #8]
 8006042:	4b48      	ldr	r3, [pc, #288]	; (8006164 <_free_r+0x170>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4298      	cmp	r0, r3
 8006048:	d304      	bcc.n	8006054 <_free_r+0x60>
 800604a:	4b47      	ldr	r3, [pc, #284]	; (8006168 <_free_r+0x174>)
 800604c:	4620      	mov	r0, r4
 800604e:	6819      	ldr	r1, [r3, #0]
 8006050:	f7ff ff7a 	bl	8005f48 <_malloc_trim_r>
 8006054:	4620      	mov	r0, r4
 8006056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800605a:	f7ff bbe1 	b.w	8005820 <__malloc_unlock>
 800605e:	607e      	str	r6, [r7, #4]
 8006060:	b97a      	cbnz	r2, 8006082 <_free_r+0x8e>
 8006062:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006066:	1a5b      	subs	r3, r3, r1
 8006068:	4408      	add	r0, r1
 800606a:	6899      	ldr	r1, [r3, #8]
 800606c:	f105 0e08 	add.w	lr, r5, #8
 8006070:	4571      	cmp	r1, lr
 8006072:	d008      	beq.n	8006086 <_free_r+0x92>
 8006074:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8006078:	f8c1 e00c 	str.w	lr, [r1, #12]
 800607c:	f8ce 1008 	str.w	r1, [lr, #8]
 8006080:	e002      	b.n	8006088 <_free_r+0x94>
 8006082:	2200      	movs	r2, #0
 8006084:	e000      	b.n	8006088 <_free_r+0x94>
 8006086:	2201      	movs	r2, #1
 8006088:	19b9      	adds	r1, r7, r6
 800608a:	6849      	ldr	r1, [r1, #4]
 800608c:	07c9      	lsls	r1, r1, #31
 800608e:	d40e      	bmi.n	80060ae <_free_r+0xba>
 8006090:	4430      	add	r0, r6
 8006092:	68b9      	ldr	r1, [r7, #8]
 8006094:	b942      	cbnz	r2, 80060a8 <_free_r+0xb4>
 8006096:	4e35      	ldr	r6, [pc, #212]	; (800616c <_free_r+0x178>)
 8006098:	42b1      	cmp	r1, r6
 800609a:	d105      	bne.n	80060a8 <_free_r+0xb4>
 800609c:	616b      	str	r3, [r5, #20]
 800609e:	612b      	str	r3, [r5, #16]
 80060a0:	2201      	movs	r2, #1
 80060a2:	60d9      	str	r1, [r3, #12]
 80060a4:	6099      	str	r1, [r3, #8]
 80060a6:	e002      	b.n	80060ae <_free_r+0xba>
 80060a8:	68fe      	ldr	r6, [r7, #12]
 80060aa:	60ce      	str	r6, [r1, #12]
 80060ac:	60b1      	str	r1, [r6, #8]
 80060ae:	f040 0101 	orr.w	r1, r0, #1
 80060b2:	6059      	str	r1, [r3, #4]
 80060b4:	5018      	str	r0, [r3, r0]
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	d1cc      	bne.n	8006054 <_free_r+0x60>
 80060ba:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80060be:	d212      	bcs.n	80060e6 <_free_r+0xf2>
 80060c0:	08c0      	lsrs	r0, r0, #3
 80060c2:	1081      	asrs	r1, r0, #2
 80060c4:	2201      	movs	r2, #1
 80060c6:	fa02 f101 	lsl.w	r1, r2, r1
 80060ca:	686a      	ldr	r2, [r5, #4]
 80060cc:	3001      	adds	r0, #1
 80060ce:	430a      	orrs	r2, r1
 80060d0:	606a      	str	r2, [r5, #4]
 80060d2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80060d6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80060da:	6099      	str	r1, [r3, #8]
 80060dc:	3a08      	subs	r2, #8
 80060de:	60da      	str	r2, [r3, #12]
 80060e0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80060e4:	e038      	b.n	8006158 <_free_r+0x164>
 80060e6:	0a42      	lsrs	r2, r0, #9
 80060e8:	2a04      	cmp	r2, #4
 80060ea:	d802      	bhi.n	80060f2 <_free_r+0xfe>
 80060ec:	0982      	lsrs	r2, r0, #6
 80060ee:	3238      	adds	r2, #56	; 0x38
 80060f0:	e015      	b.n	800611e <_free_r+0x12a>
 80060f2:	2a14      	cmp	r2, #20
 80060f4:	d801      	bhi.n	80060fa <_free_r+0x106>
 80060f6:	325b      	adds	r2, #91	; 0x5b
 80060f8:	e011      	b.n	800611e <_free_r+0x12a>
 80060fa:	2a54      	cmp	r2, #84	; 0x54
 80060fc:	d802      	bhi.n	8006104 <_free_r+0x110>
 80060fe:	0b02      	lsrs	r2, r0, #12
 8006100:	326e      	adds	r2, #110	; 0x6e
 8006102:	e00c      	b.n	800611e <_free_r+0x12a>
 8006104:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006108:	d802      	bhi.n	8006110 <_free_r+0x11c>
 800610a:	0bc2      	lsrs	r2, r0, #15
 800610c:	3277      	adds	r2, #119	; 0x77
 800610e:	e006      	b.n	800611e <_free_r+0x12a>
 8006110:	f240 5154 	movw	r1, #1364	; 0x554
 8006114:	428a      	cmp	r2, r1
 8006116:	bf9a      	itte	ls
 8006118:	0c82      	lsrls	r2, r0, #18
 800611a:	327c      	addls	r2, #124	; 0x7c
 800611c:	227e      	movhi	r2, #126	; 0x7e
 800611e:	1c51      	adds	r1, r2, #1
 8006120:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006124:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006128:	4f0d      	ldr	r7, [pc, #52]	; (8006160 <_free_r+0x16c>)
 800612a:	428e      	cmp	r6, r1
 800612c:	d10b      	bne.n	8006146 <_free_r+0x152>
 800612e:	2101      	movs	r1, #1
 8006130:	1092      	asrs	r2, r2, #2
 8006132:	fa01 f202 	lsl.w	r2, r1, r2
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	4311      	orrs	r1, r2
 800613a:	6079      	str	r1, [r7, #4]
 800613c:	4631      	mov	r1, r6
 800613e:	e008      	b.n	8006152 <_free_r+0x15e>
 8006140:	6889      	ldr	r1, [r1, #8]
 8006142:	428e      	cmp	r6, r1
 8006144:	d004      	beq.n	8006150 <_free_r+0x15c>
 8006146:	684a      	ldr	r2, [r1, #4]
 8006148:	f022 0203 	bic.w	r2, r2, #3
 800614c:	4290      	cmp	r0, r2
 800614e:	d3f7      	bcc.n	8006140 <_free_r+0x14c>
 8006150:	68ce      	ldr	r6, [r1, #12]
 8006152:	60de      	str	r6, [r3, #12]
 8006154:	6099      	str	r1, [r3, #8]
 8006156:	60b3      	str	r3, [r6, #8]
 8006158:	60cb      	str	r3, [r1, #12]
 800615a:	e77b      	b.n	8006054 <_free_r+0x60>
 800615c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006160:	20000130 	.word	0x20000130
 8006164:	20000538 	.word	0x20000538
 8006168:	2000056c 	.word	0x2000056c
 800616c:	20000138 	.word	0x20000138

08006170 <memmove>:
 8006170:	4288      	cmp	r0, r1
 8006172:	b510      	push	{r4, lr}
 8006174:	eb01 0302 	add.w	r3, r1, r2
 8006178:	d801      	bhi.n	800617e <memmove+0xe>
 800617a:	1e42      	subs	r2, r0, #1
 800617c:	e00b      	b.n	8006196 <memmove+0x26>
 800617e:	4298      	cmp	r0, r3
 8006180:	d2fb      	bcs.n	800617a <memmove+0xa>
 8006182:	1881      	adds	r1, r0, r2
 8006184:	1ad2      	subs	r2, r2, r3
 8006186:	42d3      	cmn	r3, r2
 8006188:	d004      	beq.n	8006194 <memmove+0x24>
 800618a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800618e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006192:	e7f8      	b.n	8006186 <memmove+0x16>
 8006194:	bd10      	pop	{r4, pc}
 8006196:	4299      	cmp	r1, r3
 8006198:	d004      	beq.n	80061a4 <memmove+0x34>
 800619a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800619e:	f802 4f01 	strb.w	r4, [r2, #1]!
 80061a2:	e7f8      	b.n	8006196 <memmove+0x26>
 80061a4:	bd10      	pop	{r4, pc}

080061a6 <memset>:
 80061a6:	4402      	add	r2, r0
 80061a8:	4603      	mov	r3, r0
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d002      	beq.n	80061b4 <memset+0xe>
 80061ae:	f803 1b01 	strb.w	r1, [r3], #1
 80061b2:	e7fa      	b.n	80061aa <memset+0x4>
 80061b4:	4770      	bx	lr
	...

080061b8 <_realloc_r>:
 80061b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061bc:	4681      	mov	r9, r0
 80061be:	460c      	mov	r4, r1
 80061c0:	b929      	cbnz	r1, 80061ce <_realloc_r+0x16>
 80061c2:	4611      	mov	r1, r2
 80061c4:	b003      	add	sp, #12
 80061c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ca:	f7ff b8fd 	b.w	80053c8 <_malloc_r>
 80061ce:	9201      	str	r2, [sp, #4]
 80061d0:	f7ff fb25 	bl	800581e <__malloc_lock>
 80061d4:	9a01      	ldr	r2, [sp, #4]
 80061d6:	f854 ec04 	ldr.w	lr, [r4, #-4]
 80061da:	f102 080b 	add.w	r8, r2, #11
 80061de:	f1b8 0f16 	cmp.w	r8, #22
 80061e2:	f1a4 0b08 	sub.w	fp, r4, #8
 80061e6:	f02e 0503 	bic.w	r5, lr, #3
 80061ea:	d903      	bls.n	80061f4 <_realloc_r+0x3c>
 80061ec:	f038 0807 	bics.w	r8, r8, #7
 80061f0:	d502      	bpl.n	80061f8 <_realloc_r+0x40>
 80061f2:	e003      	b.n	80061fc <_realloc_r+0x44>
 80061f4:	f04f 0810 	mov.w	r8, #16
 80061f8:	4590      	cmp	r8, r2
 80061fa:	d204      	bcs.n	8006206 <_realloc_r+0x4e>
 80061fc:	230c      	movs	r3, #12
 80061fe:	f8c9 3000 	str.w	r3, [r9]
 8006202:	2000      	movs	r0, #0
 8006204:	e17d      	b.n	8006502 <_realloc_r+0x34a>
 8006206:	45a8      	cmp	r8, r5
 8006208:	f340 8150 	ble.w	80064ac <_realloc_r+0x2f4>
 800620c:	4ba6      	ldr	r3, [pc, #664]	; (80064a8 <_realloc_r+0x2f0>)
 800620e:	6898      	ldr	r0, [r3, #8]
 8006210:	eb0b 0105 	add.w	r1, fp, r5
 8006214:	4281      	cmp	r1, r0
 8006216:	684f      	ldr	r7, [r1, #4]
 8006218:	d005      	beq.n	8006226 <_realloc_r+0x6e>
 800621a:	f027 0601 	bic.w	r6, r7, #1
 800621e:	440e      	add	r6, r1
 8006220:	6876      	ldr	r6, [r6, #4]
 8006222:	07f6      	lsls	r6, r6, #31
 8006224:	d426      	bmi.n	8006274 <_realloc_r+0xbc>
 8006226:	f027 0a03 	bic.w	sl, r7, #3
 800622a:	4281      	cmp	r1, r0
 800622c:	eb05 070a 	add.w	r7, r5, sl
 8006230:	d118      	bne.n	8006264 <_realloc_r+0xac>
 8006232:	f108 0610 	add.w	r6, r8, #16
 8006236:	42b7      	cmp	r7, r6
 8006238:	db1f      	blt.n	800627a <_realloc_r+0xc2>
 800623a:	eb0b 0008 	add.w	r0, fp, r8
 800623e:	ebc8 0707 	rsb	r7, r8, r7
 8006242:	f047 0701 	orr.w	r7, r7, #1
 8006246:	6098      	str	r0, [r3, #8]
 8006248:	6047      	str	r7, [r0, #4]
 800624a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	ea43 0308 	orr.w	r3, r3, r8
 8006256:	4648      	mov	r0, r9
 8006258:	f844 3c04 	str.w	r3, [r4, #-4]
 800625c:	f7ff fae0 	bl	8005820 <__malloc_unlock>
 8006260:	4620      	mov	r0, r4
 8006262:	e14e      	b.n	8006502 <_realloc_r+0x34a>
 8006264:	45b8      	cmp	r8, r7
 8006266:	dc08      	bgt.n	800627a <_realloc_r+0xc2>
 8006268:	68cb      	ldr	r3, [r1, #12]
 800626a:	688a      	ldr	r2, [r1, #8]
 800626c:	463d      	mov	r5, r7
 800626e:	60d3      	str	r3, [r2, #12]
 8006270:	609a      	str	r2, [r3, #8]
 8006272:	e11b      	b.n	80064ac <_realloc_r+0x2f4>
 8006274:	f04f 0a00 	mov.w	sl, #0
 8006278:	4651      	mov	r1, sl
 800627a:	f01e 0f01 	tst.w	lr, #1
 800627e:	f040 80c3 	bne.w	8006408 <_realloc_r+0x250>
 8006282:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006286:	ebc7 070b 	rsb	r7, r7, fp
 800628a:	687e      	ldr	r6, [r7, #4]
 800628c:	f026 0603 	bic.w	r6, r6, #3
 8006290:	442e      	add	r6, r5
 8006292:	2900      	cmp	r1, #0
 8006294:	f000 8083 	beq.w	800639e <_realloc_r+0x1e6>
 8006298:	4281      	cmp	r1, r0
 800629a:	44b2      	add	sl, r6
 800629c:	d147      	bne.n	800632e <_realloc_r+0x176>
 800629e:	f108 0110 	add.w	r1, r8, #16
 80062a2:	458a      	cmp	sl, r1
 80062a4:	db7b      	blt.n	800639e <_realloc_r+0x1e6>
 80062a6:	463e      	mov	r6, r7
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	f856 1f08 	ldr.w	r1, [r6, #8]!
 80062ae:	60ca      	str	r2, [r1, #12]
 80062b0:	6091      	str	r1, [r2, #8]
 80062b2:	1f2a      	subs	r2, r5, #4
 80062b4:	2a24      	cmp	r2, #36	; 0x24
 80062b6:	d825      	bhi.n	8006304 <_realloc_r+0x14c>
 80062b8:	2a13      	cmp	r2, #19
 80062ba:	d91b      	bls.n	80062f4 <_realloc_r+0x13c>
 80062bc:	6821      	ldr	r1, [r4, #0]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	6861      	ldr	r1, [r4, #4]
 80062c2:	60f9      	str	r1, [r7, #12]
 80062c4:	2a1b      	cmp	r2, #27
 80062c6:	d803      	bhi.n	80062d0 <_realloc_r+0x118>
 80062c8:	f107 0210 	add.w	r2, r7, #16
 80062cc:	3408      	adds	r4, #8
 80062ce:	e012      	b.n	80062f6 <_realloc_r+0x13e>
 80062d0:	68a1      	ldr	r1, [r4, #8]
 80062d2:	6139      	str	r1, [r7, #16]
 80062d4:	68e1      	ldr	r1, [r4, #12]
 80062d6:	6179      	str	r1, [r7, #20]
 80062d8:	2a24      	cmp	r2, #36	; 0x24
 80062da:	bf01      	itttt	eq
 80062dc:	6922      	ldreq	r2, [r4, #16]
 80062de:	61ba      	streq	r2, [r7, #24]
 80062e0:	6961      	ldreq	r1, [r4, #20]
 80062e2:	61f9      	streq	r1, [r7, #28]
 80062e4:	bf19      	ittee	ne
 80062e6:	f107 0218 	addne.w	r2, r7, #24
 80062ea:	3410      	addne	r4, #16
 80062ec:	f107 0220 	addeq.w	r2, r7, #32
 80062f0:	3418      	addeq	r4, #24
 80062f2:	e000      	b.n	80062f6 <_realloc_r+0x13e>
 80062f4:	4632      	mov	r2, r6
 80062f6:	6821      	ldr	r1, [r4, #0]
 80062f8:	6011      	str	r1, [r2, #0]
 80062fa:	6861      	ldr	r1, [r4, #4]
 80062fc:	6051      	str	r1, [r2, #4]
 80062fe:	68a1      	ldr	r1, [r4, #8]
 8006300:	6091      	str	r1, [r2, #8]
 8006302:	e005      	b.n	8006310 <_realloc_r+0x158>
 8006304:	4621      	mov	r1, r4
 8006306:	4630      	mov	r0, r6
 8006308:	9301      	str	r3, [sp, #4]
 800630a:	f7ff ff31 	bl	8006170 <memmove>
 800630e:	9b01      	ldr	r3, [sp, #4]
 8006310:	eb07 0208 	add.w	r2, r7, r8
 8006314:	ebc8 0a0a 	rsb	sl, r8, sl
 8006318:	609a      	str	r2, [r3, #8]
 800631a:	f04a 0301 	orr.w	r3, sl, #1
 800631e:	6053      	str	r3, [r2, #4]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	ea43 0308 	orr.w	r3, r3, r8
 800632a:	607b      	str	r3, [r7, #4]
 800632c:	e0b6      	b.n	800649c <_realloc_r+0x2e4>
 800632e:	45d0      	cmp	r8, sl
 8006330:	dc35      	bgt.n	800639e <_realloc_r+0x1e6>
 8006332:	68cb      	ldr	r3, [r1, #12]
 8006334:	688a      	ldr	r2, [r1, #8]
 8006336:	4638      	mov	r0, r7
 8006338:	60d3      	str	r3, [r2, #12]
 800633a:	609a      	str	r2, [r3, #8]
 800633c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	60d3      	str	r3, [r2, #12]
 8006344:	609a      	str	r2, [r3, #8]
 8006346:	1f2a      	subs	r2, r5, #4
 8006348:	2a24      	cmp	r2, #36	; 0x24
 800634a:	d823      	bhi.n	8006394 <_realloc_r+0x1dc>
 800634c:	2a13      	cmp	r2, #19
 800634e:	d91a      	bls.n	8006386 <_realloc_r+0x1ce>
 8006350:	6823      	ldr	r3, [r4, #0]
 8006352:	60bb      	str	r3, [r7, #8]
 8006354:	6863      	ldr	r3, [r4, #4]
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	2a1b      	cmp	r2, #27
 800635a:	d803      	bhi.n	8006364 <_realloc_r+0x1ac>
 800635c:	f107 0010 	add.w	r0, r7, #16
 8006360:	3408      	adds	r4, #8
 8006362:	e010      	b.n	8006386 <_realloc_r+0x1ce>
 8006364:	68a3      	ldr	r3, [r4, #8]
 8006366:	613b      	str	r3, [r7, #16]
 8006368:	68e3      	ldr	r3, [r4, #12]
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	2a24      	cmp	r2, #36	; 0x24
 800636e:	bf01      	itttt	eq
 8006370:	6923      	ldreq	r3, [r4, #16]
 8006372:	61bb      	streq	r3, [r7, #24]
 8006374:	6963      	ldreq	r3, [r4, #20]
 8006376:	61fb      	streq	r3, [r7, #28]
 8006378:	bf19      	ittee	ne
 800637a:	f107 0018 	addne.w	r0, r7, #24
 800637e:	3410      	addne	r4, #16
 8006380:	f107 0020 	addeq.w	r0, r7, #32
 8006384:	3418      	addeq	r4, #24
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	6003      	str	r3, [r0, #0]
 800638a:	6863      	ldr	r3, [r4, #4]
 800638c:	6043      	str	r3, [r0, #4]
 800638e:	68a3      	ldr	r3, [r4, #8]
 8006390:	6083      	str	r3, [r0, #8]
 8006392:	e002      	b.n	800639a <_realloc_r+0x1e2>
 8006394:	4621      	mov	r1, r4
 8006396:	f7ff feeb 	bl	8006170 <memmove>
 800639a:	4655      	mov	r5, sl
 800639c:	e02e      	b.n	80063fc <_realloc_r+0x244>
 800639e:	45b0      	cmp	r8, r6
 80063a0:	dc32      	bgt.n	8006408 <_realloc_r+0x250>
 80063a2:	4638      	mov	r0, r7
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80063aa:	60d3      	str	r3, [r2, #12]
 80063ac:	609a      	str	r2, [r3, #8]
 80063ae:	1f2a      	subs	r2, r5, #4
 80063b0:	2a24      	cmp	r2, #36	; 0x24
 80063b2:	d825      	bhi.n	8006400 <_realloc_r+0x248>
 80063b4:	2a13      	cmp	r2, #19
 80063b6:	d91a      	bls.n	80063ee <_realloc_r+0x236>
 80063b8:	6823      	ldr	r3, [r4, #0]
 80063ba:	60bb      	str	r3, [r7, #8]
 80063bc:	6863      	ldr	r3, [r4, #4]
 80063be:	60fb      	str	r3, [r7, #12]
 80063c0:	2a1b      	cmp	r2, #27
 80063c2:	d803      	bhi.n	80063cc <_realloc_r+0x214>
 80063c4:	f107 0010 	add.w	r0, r7, #16
 80063c8:	3408      	adds	r4, #8
 80063ca:	e010      	b.n	80063ee <_realloc_r+0x236>
 80063cc:	68a3      	ldr	r3, [r4, #8]
 80063ce:	613b      	str	r3, [r7, #16]
 80063d0:	68e3      	ldr	r3, [r4, #12]
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	2a24      	cmp	r2, #36	; 0x24
 80063d6:	bf01      	itttt	eq
 80063d8:	6923      	ldreq	r3, [r4, #16]
 80063da:	61bb      	streq	r3, [r7, #24]
 80063dc:	6963      	ldreq	r3, [r4, #20]
 80063de:	61fb      	streq	r3, [r7, #28]
 80063e0:	bf19      	ittee	ne
 80063e2:	f107 0018 	addne.w	r0, r7, #24
 80063e6:	3410      	addne	r4, #16
 80063e8:	f107 0020 	addeq.w	r0, r7, #32
 80063ec:	3418      	addeq	r4, #24
 80063ee:	6823      	ldr	r3, [r4, #0]
 80063f0:	6003      	str	r3, [r0, #0]
 80063f2:	6863      	ldr	r3, [r4, #4]
 80063f4:	6043      	str	r3, [r0, #4]
 80063f6:	68a3      	ldr	r3, [r4, #8]
 80063f8:	6083      	str	r3, [r0, #8]
 80063fa:	4635      	mov	r5, r6
 80063fc:	46bb      	mov	fp, r7
 80063fe:	e055      	b.n	80064ac <_realloc_r+0x2f4>
 8006400:	4621      	mov	r1, r4
 8006402:	f7ff feb5 	bl	8006170 <memmove>
 8006406:	e7f8      	b.n	80063fa <_realloc_r+0x242>
 8006408:	4611      	mov	r1, r2
 800640a:	4648      	mov	r0, r9
 800640c:	f7fe ffdc 	bl	80053c8 <_malloc_r>
 8006410:	4606      	mov	r6, r0
 8006412:	2800      	cmp	r0, #0
 8006414:	d042      	beq.n	800649c <_realloc_r+0x2e4>
 8006416:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800641a:	f023 0301 	bic.w	r3, r3, #1
 800641e:	f1a0 0208 	sub.w	r2, r0, #8
 8006422:	445b      	add	r3, fp
 8006424:	429a      	cmp	r2, r3
 8006426:	d105      	bne.n	8006434 <_realloc_r+0x27c>
 8006428:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800642c:	f023 0303 	bic.w	r3, r3, #3
 8006430:	441d      	add	r5, r3
 8006432:	e03b      	b.n	80064ac <_realloc_r+0x2f4>
 8006434:	1f2a      	subs	r2, r5, #4
 8006436:	2a24      	cmp	r2, #36	; 0x24
 8006438:	d829      	bhi.n	800648e <_realloc_r+0x2d6>
 800643a:	2a13      	cmp	r2, #19
 800643c:	d91e      	bls.n	800647c <_realloc_r+0x2c4>
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	6003      	str	r3, [r0, #0]
 8006442:	6863      	ldr	r3, [r4, #4]
 8006444:	6043      	str	r3, [r0, #4]
 8006446:	2a1b      	cmp	r2, #27
 8006448:	d804      	bhi.n	8006454 <_realloc_r+0x29c>
 800644a:	f100 0308 	add.w	r3, r0, #8
 800644e:	f104 0208 	add.w	r2, r4, #8
 8006452:	e015      	b.n	8006480 <_realloc_r+0x2c8>
 8006454:	68a3      	ldr	r3, [r4, #8]
 8006456:	6083      	str	r3, [r0, #8]
 8006458:	68e3      	ldr	r3, [r4, #12]
 800645a:	60c3      	str	r3, [r0, #12]
 800645c:	2a24      	cmp	r2, #36	; 0x24
 800645e:	bf01      	itttt	eq
 8006460:	6923      	ldreq	r3, [r4, #16]
 8006462:	6103      	streq	r3, [r0, #16]
 8006464:	6961      	ldreq	r1, [r4, #20]
 8006466:	6141      	streq	r1, [r0, #20]
 8006468:	bf19      	ittee	ne
 800646a:	f100 0310 	addne.w	r3, r0, #16
 800646e:	f104 0210 	addne.w	r2, r4, #16
 8006472:	f100 0318 	addeq.w	r3, r0, #24
 8006476:	f104 0218 	addeq.w	r2, r4, #24
 800647a:	e001      	b.n	8006480 <_realloc_r+0x2c8>
 800647c:	4603      	mov	r3, r0
 800647e:	4622      	mov	r2, r4
 8006480:	6811      	ldr	r1, [r2, #0]
 8006482:	6019      	str	r1, [r3, #0]
 8006484:	6851      	ldr	r1, [r2, #4]
 8006486:	6059      	str	r1, [r3, #4]
 8006488:	6892      	ldr	r2, [r2, #8]
 800648a:	609a      	str	r2, [r3, #8]
 800648c:	e002      	b.n	8006494 <_realloc_r+0x2dc>
 800648e:	4621      	mov	r1, r4
 8006490:	f7ff fe6e 	bl	8006170 <memmove>
 8006494:	4621      	mov	r1, r4
 8006496:	4648      	mov	r0, r9
 8006498:	f7ff fdac 	bl	8005ff4 <_free_r>
 800649c:	4648      	mov	r0, r9
 800649e:	f7ff f9bf 	bl	8005820 <__malloc_unlock>
 80064a2:	4630      	mov	r0, r6
 80064a4:	e02d      	b.n	8006502 <_realloc_r+0x34a>
 80064a6:	bf00      	nop
 80064a8:	20000130 	.word	0x20000130
 80064ac:	ebc8 0205 	rsb	r2, r8, r5
 80064b0:	2a0f      	cmp	r2, #15
 80064b2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80064b6:	d914      	bls.n	80064e2 <_realloc_r+0x32a>
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	eb0b 0108 	add.w	r1, fp, r8
 80064c0:	ea43 0308 	orr.w	r3, r3, r8
 80064c4:	f8cb 3004 	str.w	r3, [fp, #4]
 80064c8:	f042 0301 	orr.w	r3, r2, #1
 80064cc:	440a      	add	r2, r1
 80064ce:	604b      	str	r3, [r1, #4]
 80064d0:	6853      	ldr	r3, [r2, #4]
 80064d2:	f043 0301 	orr.w	r3, r3, #1
 80064d6:	6053      	str	r3, [r2, #4]
 80064d8:	3108      	adds	r1, #8
 80064da:	4648      	mov	r0, r9
 80064dc:	f7ff fd8a 	bl	8005ff4 <_free_r>
 80064e0:	e00a      	b.n	80064f8 <_realloc_r+0x340>
 80064e2:	f003 0301 	and.w	r3, r3, #1
 80064e6:	432b      	orrs	r3, r5
 80064e8:	eb0b 0205 	add.w	r2, fp, r5
 80064ec:	f8cb 3004 	str.w	r3, [fp, #4]
 80064f0:	6853      	ldr	r3, [r2, #4]
 80064f2:	f043 0301 	orr.w	r3, r3, #1
 80064f6:	6053      	str	r3, [r2, #4]
 80064f8:	4648      	mov	r0, r9
 80064fa:	f7ff f991 	bl	8005820 <__malloc_unlock>
 80064fe:	f10b 0008 	add.w	r0, fp, #8
 8006502:	b003      	add	sp, #12
 8006504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006508 <_sbrk>:
 8006508:	4b04      	ldr	r3, [pc, #16]	; (800651c <_sbrk+0x14>)
 800650a:	6819      	ldr	r1, [r3, #0]
 800650c:	4602      	mov	r2, r0
 800650e:	b909      	cbnz	r1, 8006514 <_sbrk+0xc>
 8006510:	4903      	ldr	r1, [pc, #12]	; (8006520 <_sbrk+0x18>)
 8006512:	6019      	str	r1, [r3, #0]
 8006514:	6818      	ldr	r0, [r3, #0]
 8006516:	4402      	add	r2, r0
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	4770      	bx	lr
 800651c:	20000598 	.word	0x20000598
 8006520:	20000780 	.word	0x20000780

08006524 <_init>:
 8006524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006526:	bf00      	nop
 8006528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800652a:	bc08      	pop	{r3}
 800652c:	469e      	mov	lr, r3
 800652e:	4770      	bx	lr

08006530 <_fini>:
 8006530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006532:	bf00      	nop
 8006534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006536:	bc08      	pop	{r3}
 8006538:	469e      	mov	lr, r3
 800653a:	4770      	bx	lr
