// Seed: 2865085415
module module_0 (
    id_1,
    id_2,
    access,
    id_3,
    id_4
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  always @(*) begin
    id_6 = 1;
  end
  wire id_9;
  wire module_0;
  wire id_10;
  wire id_11, id_12, id_13;
  tri1 id_14 = 1;
  assign id_10 = id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
endmodule
