Classic Timing Analyzer report for 8choose1
Thu Sep 15 01:40:35 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 29.073 ns   ; B[4] ; result[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 29.073 ns       ; B[4] ; result[0] ;
; N/A   ; None              ; 28.962 ns       ; B[6] ; result[0] ;
; N/A   ; None              ; 28.661 ns       ; B[3] ; result[0] ;
; N/A   ; None              ; 28.644 ns       ; B[5] ; result[0] ;
; N/A   ; None              ; 28.539 ns       ; B[0] ; result[0] ;
; N/A   ; None              ; 28.510 ns       ; A[6] ; result[0] ;
; N/A   ; None              ; 28.439 ns       ; B[2] ; result[0] ;
; N/A   ; None              ; 27.807 ns       ; B[1] ; result[0] ;
; N/A   ; None              ; 26.663 ns       ; B[4] ; result[1] ;
; N/A   ; None              ; 26.552 ns       ; B[6] ; result[1] ;
; N/A   ; None              ; 26.251 ns       ; B[3] ; result[1] ;
; N/A   ; None              ; 26.234 ns       ; B[5] ; result[1] ;
; N/A   ; None              ; 26.129 ns       ; B[0] ; result[1] ;
; N/A   ; None              ; 26.100 ns       ; A[6] ; result[1] ;
; N/A   ; None              ; 26.029 ns       ; B[2] ; result[1] ;
; N/A   ; None              ; 25.961 ns       ; A[5] ; result[0] ;
; N/A   ; None              ; 25.597 ns       ; B[7] ; result[0] ;
; N/A   ; None              ; 25.397 ns       ; B[1] ; result[1] ;
; N/A   ; None              ; 24.678 ns       ; A[7] ; result[0] ;
; N/A   ; None              ; 23.979 ns       ; A[4] ; result[0] ;
; N/A   ; None              ; 23.551 ns       ; A[5] ; result[1] ;
; N/A   ; None              ; 23.187 ns       ; B[7] ; result[1] ;
; N/A   ; None              ; 23.128 ns       ; B[4] ; result[2] ;
; N/A   ; None              ; 23.017 ns       ; B[6] ; result[2] ;
; N/A   ; None              ; 22.716 ns       ; B[3] ; result[2] ;
; N/A   ; None              ; 22.699 ns       ; B[5] ; result[2] ;
; N/A   ; None              ; 22.594 ns       ; B[0] ; result[2] ;
; N/A   ; None              ; 22.565 ns       ; A[6] ; result[2] ;
; N/A   ; None              ; 22.494 ns       ; B[2] ; result[2] ;
; N/A   ; None              ; 22.268 ns       ; A[7] ; result[1] ;
; N/A   ; None              ; 21.862 ns       ; B[1] ; result[2] ;
; N/A   ; None              ; 21.598 ns       ; B[4] ; result[3] ;
; N/A   ; None              ; 21.569 ns       ; A[4] ; result[1] ;
; N/A   ; None              ; 21.487 ns       ; B[6] ; result[3] ;
; N/A   ; None              ; 21.425 ns       ; A[3] ; result[0] ;
; N/A   ; None              ; 21.186 ns       ; B[3] ; result[3] ;
; N/A   ; None              ; 21.169 ns       ; B[5] ; result[3] ;
; N/A   ; None              ; 21.064 ns       ; B[0] ; result[3] ;
; N/A   ; None              ; 21.035 ns       ; A[6] ; result[3] ;
; N/A   ; None              ; 20.964 ns       ; B[2] ; result[3] ;
; N/A   ; None              ; 20.332 ns       ; B[1] ; result[3] ;
; N/A   ; None              ; 20.016 ns       ; A[5] ; result[2] ;
; N/A   ; None              ; 19.652 ns       ; B[7] ; result[2] ;
; N/A   ; None              ; 19.015 ns       ; A[3] ; result[1] ;
; N/A   ; None              ; 18.733 ns       ; A[7] ; result[2] ;
; N/A   ; None              ; 18.602 ns       ; A[2] ; result[0] ;
; N/A   ; None              ; 18.486 ns       ; A[5] ; result[3] ;
; N/A   ; None              ; 18.122 ns       ; B[7] ; result[3] ;
; N/A   ; None              ; 18.034 ns       ; A[4] ; result[2] ;
; N/A   ; None              ; 17.203 ns       ; A[7] ; result[3] ;
; N/A   ; None              ; 16.504 ns       ; A[4] ; result[3] ;
; N/A   ; None              ; 16.342 ns       ; A[1] ; result[0] ;
; N/A   ; None              ; 16.341 ns       ; B[0] ; result[7] ;
; N/A   ; None              ; 16.293 ns       ; B[1] ; result[7] ;
; N/A   ; None              ; 16.194 ns       ; A[1] ; result[7] ;
; N/A   ; None              ; 16.192 ns       ; A[2] ; result[1] ;
; N/A   ; None              ; 16.182 ns       ; A[0] ; result[7] ;
; N/A   ; None              ; 16.101 ns       ; B[4] ; result[4] ;
; N/A   ; None              ; 15.990 ns       ; B[6] ; result[4] ;
; N/A   ; None              ; 15.864 ns       ; B[0] ; result[6] ;
; N/A   ; None              ; 15.816 ns       ; B[1] ; result[6] ;
; N/A   ; None              ; 15.717 ns       ; A[1] ; result[6] ;
; N/A   ; None              ; 15.705 ns       ; A[0] ; result[6] ;
; N/A   ; None              ; 15.689 ns       ; B[3] ; result[4] ;
; N/A   ; None              ; 15.672 ns       ; B[5] ; result[4] ;
; N/A   ; None              ; 15.567 ns       ; B[0] ; result[4] ;
; N/A   ; None              ; 15.538 ns       ; A[6] ; result[4] ;
; N/A   ; None              ; 15.480 ns       ; A[3] ; result[2] ;
; N/A   ; None              ; 15.467 ns       ; B[2] ; result[4] ;
; N/A   ; None              ; 15.238 ns       ; A[2] ; result[7] ;
; N/A   ; None              ; 14.835 ns       ; B[1] ; result[4] ;
; N/A   ; None              ; 14.833 ns       ; B[4] ; result[5] ;
; N/A   ; None              ; 14.827 ns       ; B[0] ; result[5] ;
; N/A   ; None              ; 14.780 ns       ; B[2] ; result[7] ;
; N/A   ; None              ; 14.779 ns       ; B[1] ; result[5] ;
; N/A   ; None              ; 14.761 ns       ; A[2] ; result[6] ;
; N/A   ; None              ; 14.722 ns       ; B[6] ; result[5] ;
; N/A   ; None              ; 14.680 ns       ; A[1] ; result[5] ;
; N/A   ; None              ; 14.668 ns       ; A[0] ; result[5] ;
; N/A   ; None              ; 14.464 ns       ; A[3] ; result[7] ;
; N/A   ; None              ; 14.421 ns       ; B[3] ; result[5] ;
; N/A   ; None              ; 14.404 ns       ; B[5] ; result[5] ;
; N/A   ; None              ; 14.303 ns       ; B[2] ; result[6] ;
; N/A   ; None              ; 14.270 ns       ; A[6] ; result[5] ;
; N/A   ; None              ; 14.199 ns       ; B[2] ; result[5] ;
; N/A   ; None              ; 14.091 ns       ; B[3] ; result[7] ;
; N/A   ; None              ; 13.987 ns       ; A[3] ; result[6] ;
; N/A   ; None              ; 13.950 ns       ; A[3] ; result[3] ;
; N/A   ; None              ; 13.932 ns       ; A[1] ; result[1] ;
; N/A   ; None              ; 13.724 ns       ; A[2] ; result[5] ;
; N/A   ; None              ; 13.614 ns       ; B[3] ; result[6] ;
; N/A   ; None              ; 13.485 ns       ; B[4] ; result[6] ;
; N/A   ; None              ; 13.470 ns       ; A[0] ; result[0] ;
; N/A   ; None              ; 13.374 ns       ; B[6] ; result[6] ;
; N/A   ; None              ; 13.324 ns       ; B[4] ; result[7] ;
; N/A   ; None              ; 13.213 ns       ; B[6] ; result[7] ;
; N/A   ; None              ; 13.154 ns       ; A[6] ; result[6] ;
; N/A   ; None              ; 13.056 ns       ; B[5] ; result[6] ;
; N/A   ; None              ; 13.030 ns       ; A[1] ; result[4] ;
; N/A   ; None              ; 13.018 ns       ; A[0] ; result[4] ;
; N/A   ; None              ; 12.989 ns       ; A[5] ; result[4] ;
; N/A   ; None              ; 12.952 ns       ; A[0] ; result[3] ;
; N/A   ; None              ; 12.950 ns       ; A[3] ; result[5] ;
; N/A   ; None              ; 12.939 ns       ; A[1] ; result[3] ;
; N/A   ; None              ; 12.895 ns       ; B[5] ; result[7] ;
; N/A   ; None              ; 12.840 ns       ; A[4] ; result[7] ;
; N/A   ; None              ; 12.657 ns       ; A[2] ; result[2] ;
; N/A   ; None              ; 12.625 ns       ; B[7] ; result[4] ;
; N/A   ; None              ; 12.399 ns       ; S[0] ; result[0] ;
; N/A   ; None              ; 12.372 ns       ; S[0] ; result[3] ;
; N/A   ; None              ; 12.363 ns       ; A[4] ; result[6] ;
; N/A   ; None              ; 12.352 ns       ; S[2] ; result[3] ;
; N/A   ; None              ; 12.212 ns       ; A[0] ; result[1] ;
; N/A   ; None              ; 12.184 ns       ; S[1] ; result[0] ;
; N/A   ; None              ; 12.175 ns       ; A[5] ; result[7] ;
; N/A   ; None              ; 12.103 ns       ; S[0] ; result[2] ;
; N/A   ; None              ; 12.087 ns       ; A[0] ; result[2] ;
; N/A   ; None              ; 12.074 ns       ; A[1] ; result[2] ;
; N/A   ; None              ; 12.074 ns       ; A[2] ; result[4] ;
; N/A   ; None              ; 12.050 ns       ; S[2] ; result[0] ;
; N/A   ; None              ; 11.831 ns       ; S[2] ; result[2] ;
; N/A   ; None              ; 11.819 ns       ; A[2] ; result[3] ;
; N/A   ; None              ; 11.803 ns       ; S[0] ; result[1] ;
; N/A   ; None              ; 11.723 ns       ; S[1] ; result[6] ;
; N/A   ; None              ; 11.721 ns       ; A[5] ; result[5] ;
; N/A   ; None              ; 11.706 ns       ; A[7] ; result[4] ;
; N/A   ; None              ; 11.698 ns       ; A[5] ; result[6] ;
; N/A   ; None              ; 11.695 ns       ; A[6] ; result[7] ;
; N/A   ; None              ; 11.677 ns       ; S[0] ; result[5] ;
; N/A   ; None              ; 11.590 ns       ; S[1] ; result[1] ;
; N/A   ; None              ; 11.530 ns       ; S[1] ; result[2] ;
; N/A   ; None              ; 11.454 ns       ; S[0] ; result[4] ;
; N/A   ; None              ; 11.412 ns       ; S[0] ; result[6] ;
; N/A   ; None              ; 11.357 ns       ; B[7] ; result[5] ;
; N/A   ; None              ; 11.334 ns       ; S[1] ; result[5] ;
; N/A   ; None              ; 11.326 ns       ; A[4] ; result[5] ;
; N/A   ; None              ; 11.300 ns       ; A[3] ; result[4] ;
; N/A   ; None              ; 11.146 ns       ; S[2] ; result[6] ;
; N/A   ; None              ; 11.107 ns       ; S[1] ; result[4] ;
; N/A   ; None              ; 11.007 ns       ; A[4] ; result[4] ;
; N/A   ; None              ; 10.848 ns       ; S[1] ; result[7] ;
; N/A   ; None              ; 10.738 ns       ; S[2] ; result[5] ;
; N/A   ; None              ; 10.504 ns       ; S[2] ; result[4] ;
; N/A   ; None              ; 10.438 ns       ; A[7] ; result[5] ;
; N/A   ; None              ; 10.424 ns       ; S[2] ; result[7] ;
; N/A   ; None              ; 10.304 ns       ; S[0] ; result[7] ;
; N/A   ; None              ; 10.009 ns       ; B[7] ; result[6] ;
; N/A   ; None              ; 10.004 ns       ; A[7] ; result[6] ;
; N/A   ; None              ; 9.848 ns        ; B[7] ; result[7] ;
; N/A   ; None              ; 9.717 ns        ; S[2] ; result[1] ;
; N/A   ; None              ; 9.697 ns        ; S[1] ; result[3] ;
; N/A   ; None              ; 7.414 ns        ; A[7] ; result[7] ;
+-------+-------------------+-----------------+------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 15 01:40:35 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8choose1 -c 8choose1 --timing_analysis_only
Info: Longest tpd from source pin "B[4]" to destination pin "result[0]" is 29.073 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H15; Fanout = 11; PIN Node = 'B[4]'
    Info: 2: + IC(5.378 ns) + CELL(0.275 ns) = 6.483 ns; Loc. = LCCOMB_X40_Y34_N0; Fanout = 9; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]~0'
    Info: 3: + IC(0.462 ns) + CELL(0.275 ns) = 7.220 ns; Loc. = LCCOMB_X41_Y34_N0; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~1'
    Info: 4: + IC(0.691 ns) + CELL(0.275 ns) = 8.186 ns; Loc. = LCCOMB_X38_Y35_N12; Fanout = 3; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[9]~1'
    Info: 5: + IC(0.690 ns) + CELL(0.504 ns) = 9.380 ns; Loc. = LCCOMB_X41_Y35_N14; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~5'
    Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 9.790 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 4; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~6'
    Info: 7: + IC(0.276 ns) + CELL(0.275 ns) = 10.341 ns; Loc. = LCCOMB_X41_Y35_N8; Fanout = 3; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~6'
    Info: 8: + IC(0.455 ns) + CELL(0.414 ns) = 11.210 ns; Loc. = LCCOMB_X41_Y35_N22; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~3'
    Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.281 ns; Loc. = LCCOMB_X41_Y35_N24; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~5'
    Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.352 ns; Loc. = LCCOMB_X41_Y35_N26; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~7'
    Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 11.762 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 5; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~8'
    Info: 12: + IC(0.758 ns) + CELL(0.413 ns) = 12.933 ns; Loc. = LCCOMB_X41_Y33_N8; Fanout = 3; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~9'
    Info: 13: + IC(0.753 ns) + CELL(0.414 ns) = 14.100 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~5'
    Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 14.171 ns; Loc. = LCCOMB_X42_Y35_N22; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~7'
    Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 14.242 ns; Loc. = LCCOMB_X42_Y35_N24; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~9'
    Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 14.652 ns; Loc. = LCCOMB_X42_Y35_N26; Fanout = 6; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~10'
    Info: 17: + IC(0.472 ns) + CELL(0.419 ns) = 15.543 ns; Loc. = LCCOMB_X43_Y35_N20; Fanout = 3; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[33]~14'
    Info: 18: + IC(0.966 ns) + CELL(0.414 ns) = 16.923 ns; Loc. = LCCOMB_X42_Y34_N20; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~5'
    Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 16.994 ns; Loc. = LCCOMB_X42_Y34_N22; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~7'
    Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 17.065 ns; Loc. = LCCOMB_X42_Y34_N24; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~9'
    Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 17.136 ns; Loc. = LCCOMB_X42_Y34_N26; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~11'
    Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 17.546 ns; Loc. = LCCOMB_X42_Y34_N28; Fanout = 7; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~12'
    Info: 23: + IC(0.489 ns) + CELL(0.438 ns) = 18.473 ns; Loc. = LCCOMB_X42_Y34_N14; Fanout = 3; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~20'
    Info: 24: + IC(0.420 ns) + CELL(0.393 ns) = 19.286 ns; Loc. = LCCOMB_X41_Y34_N20; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~5'
    Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 19.357 ns; Loc. = LCCOMB_X41_Y34_N22; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~7'
    Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 19.428 ns; Loc. = LCCOMB_X41_Y34_N24; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~9'
    Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 19.499 ns; Loc. = LCCOMB_X41_Y34_N26; Fanout = 2; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~11'
    Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 19.570 ns; Loc. = LCCOMB_X41_Y34_N28; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~13'
    Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 19.980 ns; Loc. = LCCOMB_X41_Y34_N30; Fanout = 8; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~14'
    Info: 30: + IC(0.715 ns) + CELL(0.413 ns) = 21.108 ns; Loc. = LCCOMB_X43_Y34_N26; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~28'
    Info: 31: + IC(0.688 ns) + CELL(0.414 ns) = 22.210 ns; Loc. = LCCOMB_X40_Y34_N6; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~3'
    Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 22.281 ns; Loc. = LCCOMB_X40_Y34_N8; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~5'
    Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 22.352 ns; Loc. = LCCOMB_X40_Y34_N10; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~7'
    Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 22.423 ns; Loc. = LCCOMB_X40_Y34_N12; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~9'
    Info: 35: + IC(0.000 ns) + CELL(0.159 ns) = 22.582 ns; Loc. = LCCOMB_X40_Y34_N14; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~11'
    Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 22.653 ns; Loc. = LCCOMB_X40_Y34_N16; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~13'
    Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.724 ns; Loc. = LCCOMB_X40_Y34_N18; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~15'
    Info: 38: + IC(0.000 ns) + CELL(0.410 ns) = 23.134 ns; Loc. = LCCOMB_X40_Y34_N20; Fanout = 1; COMB Node = 'AdivideB:inst4|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~16'
    Info: 39: + IC(0.650 ns) + CELL(0.275 ns) = 24.059 ns; Loc. = LCCOMB_X43_Y34_N24; Fanout = 1; COMB Node = 'mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[0]~11'
    Info: 40: + IC(0.273 ns) + CELL(0.438 ns) = 24.770 ns; Loc. = LCCOMB_X43_Y34_N10; Fanout = 1; COMB Node = 'mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[0]~12'
    Info: 41: + IC(1.524 ns) + CELL(2.779 ns) = 29.073 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'result[0]'
    Info: Total cell delay = 13.413 ns ( 46.14 % )
    Info: Total interconnect delay = 15.660 ns ( 53.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu Sep 15 01:40:35 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


