JDF B
// Created by Version 2.0 
PROJECT gb_cart256k_a.syn
DESIGN gb_cart256k_a Normal
DEVKIT LC4032ZE-7TN48C
ENTRY Pure VHDL
MODULE ..\rtl\common.vhd
MODSTYLE common Normal
MODULE ..\rtl\top.vhd
MODSTYLE top Normal
MODULE ..\rtl\mbc1.vhd
MODSTYLE mbc1 Normal
MODULE ..\rtl\mbc5.vhd
MODSTYLE mbc5 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE top
