{
  "Top": "GaussianFilter",
  "RtlTop": "GaussianFilter",
  "RtlPrefix": "",
  "RtlSubPrefix": "GaussianFilter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in_0": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "data_in_0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in_1": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "data_in_1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in_2": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "data_in_2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in_3": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "data_in_3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in_4": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "data_in_4",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "ap_uint<32>",
    "srcSize": "32",
    "hwRefs": [{
        "type": "register",
        "interface": "s_axi_CTRL",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=1",
      "config_export -display_name=gaussian_filter",
      "config_export -output=\/home\/szymon\/Desktop\/PBAWIZ\/Gauss\/HLS\/gauss_filter\/gaussian_filter",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "GaussianFilter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "0.96",
    "IsCombinational": "0",
    "II": "6",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "GaussianFilter",
    "Version": "1.0",
    "DisplayName": "gaussian_filter",
    "Revision": "2114431510",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_GaussianFilter_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/Gaussian-Filter-Implementation-Using-Vitis-HLS\/GaussianFilterVitisHLS\/GaussianFilter.cpp",
      "..\/..\/..\/..\/Gaussian-Filter-Implementation-Using-Vitis-HLS\/GaussianFilterVitisHLS\/GaussianFilter.h"
    ],
    "TestBench": ["..\/..\/..\/..\/Gaussian-Filter-Implementation-Using-Vitis-HLS\/GaussianFilterVitisHLS\/tb_GaussianFilter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/GaussianFilter_CTRL_s_axi.vhd",
      "impl\/vhdl\/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.vhd",
      "impl\/vhdl\/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.vhd",
      "impl\/vhdl\/GaussianFilter_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/GaussianFilter_power.xpe",
      "impl\/vhdl\/GaussianFilter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/GaussianFilter_CTRL_s_axi.v",
      "impl\/verilog\/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v",
      "impl\/verilog\/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v",
      "impl\/verilog\/GaussianFilter_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/GaussianFilter.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/data\/GaussianFilter.mdd",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/data\/GaussianFilter.tcl",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/data\/GaussianFilter.yaml",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/xgaussianfilter.c",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/xgaussianfilter.h",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/xgaussianfilter_hw.h",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/xgaussianfilter_linux.c",
      "impl\/misc\/drivers\/GaussianFilter_v1_0\/src\/xgaussianfilter_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/GaussianFilter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "description": "Data signal of ap_return",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "description": "Bit 31 to 0 of ap_return"
            }]
        },
        {
          "offset": "0x18",
          "name": "data_in_0",
          "access": "W",
          "description": "Data signal of data_in_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "data_in_0",
              "access": "W",
              "description": "Bit 7 to 0 of data_in_0"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "data_in_1",
          "access": "W",
          "description": "Data signal of data_in_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "data_in_1",
              "access": "W",
              "description": "Bit 7 to 0 of data_in_1"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "data_in_2",
          "access": "W",
          "description": "Data signal of data_in_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "data_in_2",
              "access": "W",
              "description": "Bit 7 to 0 of data_in_2"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "data_in_3",
          "access": "W",
          "description": "Data signal of data_in_3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "data_in_3",
              "access": "W",
              "description": "Bit 7 to 0 of data_in_3"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "data_in_4",
          "access": "W",
          "description": "Data signal of data_in_4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "data_in_4",
              "access": "W",
              "description": "Bit 7 to 0 of data_in_4"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "data_in_0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "data_in_1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "data_in_2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "data_in_3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "data_in_4"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "GaussianFilter",
      "BindInstances": "mul_8ns_9ns_16_1_1_U3 add_ln47_fu_463_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U9 mac_muladd_8ns_8ns_16ns_17_4_1_U9 add_ln47_1_fu_596_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U10 mac_muladd_8ns_8ns_16ns_17_4_1_U10 add_ln47_2_fu_628_p2 mac_muladd_8ns_8ns_17ns_17_4_1_U11 mac_muladd_8ns_8ns_17ns_17_4_1_U11 mac_muladd_8ns_8ns_16ns_17_4_1_U12 mac_muladd_8ns_8ns_16ns_17_4_1_U12 mul_8ns_9ns_16_1_1_U4 add_ln47_3_fu_662_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U13 mac_muladd_8ns_8ns_16ns_17_4_1_U13 mac_muladd_8ns_8ns_16ns_17_4_1_U6 mac_muladd_8ns_8ns_16ns_17_4_1_U6 mac_muladd_8ns_8ns_17ns_17_4_1_U14 mac_muladd_8ns_8ns_17ns_17_4_1_U14 mac_muladd_8ns_8ns_16ns_17_4_1_U7 mac_muladd_8ns_8ns_16ns_17_4_1_U7 mul_8ns_9ns_16_1_1_U1 add_ln47_4_fu_694_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U8 mac_muladd_8ns_8ns_16ns_17_4_1_U8 mul_8ns_9ns_16_1_1_U2 mac_muladd_8ns_8ns_17ns_17_4_1_U15 mac_muladd_8ns_8ns_17ns_17_4_1_U15 add_ln47_5_fu_374_p2 mul_8ns_9ns_16_1_1_U5 add_ln47_6_fu_523_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U16 mac_muladd_8ns_8ns_16ns_17_4_1_U16 add_ln47_7_fu_555_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U17 mac_muladd_8ns_8ns_16ns_17_4_1_U17 mac_muladd_8ns_8ns_16ns_17_4_1_U13 add_ln93_1_fu_704_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U10 add_ln93_3_fu_713_p2 add_ln93_4_fu_722_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U9 add_ln93_6_fu_728_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U12 add_ln93_8_fu_737_p2 add_ln93_9_fu_746_p2 add_ln93_10_fu_795_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U7 mac_muladd_8ns_8ns_17ns_17_4_1_U11 mac_muladd_8ns_8ns_16ns_17_4_1_U6 mac_muladd_8ns_8ns_17ns_17_4_1_U14 add_ln93_15_fu_758_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U8 mac_muladd_8ns_8ns_17ns_17_4_1_U15 mac_muladd_8ns_8ns_16ns_17_4_1_U17 mac_muladd_8ns_8ns_16ns_17_4_1_U16 add_ln93_20_fu_773_p2 add_ln93_21_fu_783_p2 CTRL_s_axi_U"
    },
    "Info": {"GaussianFilter": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"GaussianFilter": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "6.450"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "12",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "18",
          "FF": "469",
          "AVAIL_FF": "28800",
          "UTIL_FF": "1",
          "LUT": "959",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-11 15:10:19 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
