$date
	Sun Oct 23 05:48:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#970940
b11 !
1"
#970942
b11 &
b11 %
1$
#970943
0"
#970946
b1010 &
b1010 %
#970950
b101 &
b101 %
#970954
b10000 &
b10000 %
#970958
b1000 &
b1000 %
#970962
b100 &
b100 %
#970966
b10 &
b10 %
#970970
b1 &
b1 %
1#
#970974
b0 &
0#
b0 %
0$
#1935112
b1101 !
1"
#1935114
b1101 &
b1101 %
1$
#1935115
0"
#1935118
b101000 &
b101000 %
#1935122
b10100 &
b10100 %
#1935126
b1010 &
b1010 %
#1935130
b101 &
b101 %
#1935134
b10000 &
b10000 %
#1935138
b1000 &
b1000 %
#1935142
b100 &
b100 %
#1935146
b10 &
b10 %
#1935150
b1 &
1#
b1 %
#1935154
b0 &
b0 %
0#
0$
#2978096
b1011 !
1"
#2978098
b1011 &
b1011 %
1$
#2978099
0"
#2978102
b100010 &
b100010 %
#2978106
b10001 &
b10001 %
#2978110
b110100 &
b110100 %
#2978114
b11010 &
b11010 %
#2978118
b1101 &
b1101 %
#2978122
b101000 &
b101000 %
#2978126
b10100 &
b10100 %
#2978130
b1010 &
b1010 %
#2978134
b101 &
b101 %
#2978138
b10000 &
b10000 %
#2978142
b1000 &
b1000 %
#2978146
b100 &
b100 %
#2978150
b10 &
b10 %
#2978154
b1 &
b1 %
1#
#2978158
b0 &
0#
b0 %
0$
#4500012
