$mem
====

No help message for this cell type found.

Simulation model (Verilog)
--------------------------

.. code-block:: verilog
   :caption: simlib.v:2535

   module \$mem (RD_CLK, RD_EN, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA);
       
       parameter MEMID = "";
       parameter signed SIZE = 4;
       parameter signed OFFSET = 0;
       parameter signed ABITS = 2;
       parameter signed WIDTH = 8;
       parameter signed INIT = 1'bx;
       
       parameter signed RD_PORTS = 1;
       parameter RD_CLK_ENABLE = 1'b1;
       parameter RD_CLK_POLARITY = 1'b1;
       parameter RD_TRANSPARENT = 1'b1;
       
       parameter signed WR_PORTS = 1;
       parameter WR_CLK_ENABLE = 1'b1;
       parameter WR_CLK_POLARITY = 1'b1;
       
       input [RD_PORTS-1:0] RD_CLK;
       input [RD_PORTS-1:0] RD_EN;
       input [RD_PORTS*ABITS-1:0] RD_ADDR;
       output reg [RD_PORTS*WIDTH-1:0] RD_DATA;
       
       input [WR_PORTS-1:0] WR_CLK;
       input [WR_PORTS*WIDTH-1:0] WR_EN;
       input [WR_PORTS*ABITS-1:0] WR_ADDR;
       input [WR_PORTS*WIDTH-1:0] WR_DATA;
       
       reg [WIDTH-1:0] memory [SIZE-1:0];
       
       integer i, j;
       reg [WR_PORTS-1:0] LAST_WR_CLK;
       reg [RD_PORTS-1:0] LAST_RD_CLK;
       
       function port_active;
           input clk_enable;
           input clk_polarity;
           input last_clk;
           input this_clk;
           begin
               casez ({clk_enable, clk_polarity, last_clk, this_clk})
                   4'b0???: port_active = 1;
                   4'b1101: port_active = 1;
                   4'b1010: port_active = 1;
                   default: port_active = 0;
               endcase
           end
       endfunction
       
       initial begin
           for (i = 0; i < SIZE; i = i+1)
               memory[i] = INIT >>> (i*WIDTH);
       end
       
       always @(RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA) begin
       `ifdef SIMLIB_MEMDELAY
           #`SIMLIB_MEMDELAY;
       `endif
           for (i = 0; i < RD_PORTS; i = i+1) begin
               if (!RD_TRANSPARENT[i] && RD_CLK_ENABLE[i] && RD_EN[i] && port_active(RD_CLK_ENABLE[i], RD_CLK_POLARITY[i], LAST_RD_CLK[i], RD_CLK[i])) begin
                   // $display("Read from %s: addr=%b data=%b", MEMID, RD_ADDR[i*ABITS +: ABITS],  memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET]);
                   RD_DATA[i*WIDTH +: WIDTH] <= memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET];
               end
           end
       
           for (i = 0; i < WR_PORTS; i = i+1) begin
               if (port_active(WR_CLK_ENABLE[i], WR_CLK_POLARITY[i], LAST_WR_CLK[i], WR_CLK[i]))
                   for (j = 0; j < WIDTH; j = j+1)
                       if (WR_EN[i*WIDTH+j]) begin
                           // $display("Write to %s: addr=%b data=%b", MEMID, WR_ADDR[i*ABITS +: ABITS], WR_DATA[i*WIDTH+j]);
                           memory[WR_ADDR[i*ABITS +: ABITS] - OFFSET][j] = WR_DATA[i*WIDTH+j];
                       end
           end
       
           for (i = 0; i < RD_PORTS; i = i+1) begin
               if ((RD_TRANSPARENT[i] || !RD_CLK_ENABLE[i]) && port_active(RD_CLK_ENABLE[i], RD_CLK_POLARITY[i], LAST_RD_CLK[i], RD_CLK[i])) begin
                   // $display("Transparent read from %s: addr=%b data=%b", MEMID, RD_ADDR[i*ABITS +: ABITS],  memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET]);
                   RD_DATA[i*WIDTH +: WIDTH] <= memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET];
               end
           end
       
           LAST_RD_CLK <= RD_CLK;
           LAST_WR_CLK <= WR_CLK;
       end
       
   endmodule

.. note::

   This page was auto-generated from the output of
   ``help $mem``.
