Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,3103
design__instance__area,46855.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001418001134879887
power__switching__total,0.000358875171514228
power__leakage__total,0.0000012800193189832498
power__total,0.0017781562637537718
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2745464766571717
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2766097151844874
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09087142406868107
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.590450149930072
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.090871
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.679607
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.312821194469002
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3161065665363894
timing__hold__ws__corner:nom_slow_1p08V_125C,0.555081218922775
timing__setup__ws__corner:nom_slow_1p08V_125C,12.978423147973082
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.555081
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.189995
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2877537456427908
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2901392264121177
timing__hold__ws__corner:nom_typ_1p20V_25C,0.26412550671968055
timing__setup__ws__corner:nom_typ_1p20V_25C,14.021630475800524
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.264125
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.133429
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2745464766571717
clock__skew__worst_setup,0.2766097151844874
timing__hold__ws,0.09087142406868107
timing__setup__ws,12.978423147973082
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.090871
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.189995
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3103
design__instance__area__stdcell,46855.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.779498
design__instance__utilization__stdcell,0.779498
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,59.8752
design__instance__count__class:inverter,96
design__instance__area__class:inverter,558.835
design__instance__count__class:sequential_cell,377
design__instance__area__class:sequential_cell,17784.7
design__instance__count__class:multi_input_combinational_cell,1938
design__instance__area__class:multi_input_combinational_cell,19098.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,606
design__instance__area__class:timing_repair_buffer,8680.09
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,62401
design__violations,0
design__instance__count__class:clock_buffer,65
design__instance__area__class:clock_buffer,589.68
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,61.6896
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,416
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
design__instance__area__class:antenna_cell,21.7728
route__net,3479
route__net__special,2
route__drc_errors__iter:0,1119
route__wirelength__iter:0,67147
route__drc_errors__iter:1,597
route__wirelength__iter:1,66372
route__drc_errors__iter:2,505
route__wirelength__iter:2,66280
route__drc_errors__iter:3,64
route__wirelength__iter:3,66061
route__drc_errors__iter:4,3
route__wirelength__iter:4,66050
route__drc_errors__iter:5,0
route__wirelength__iter:5,66033
route__drc_errors,0
route__wirelength,66033
route__vias,17476
route__vias__singlecut,17476
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,543.405
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,368
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,368
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,368
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,368
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000162871
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000179136
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000109077
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000179136
design_powergrid__voltage__worst,0.0000179136
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000179136
design_powergrid__drop__worst__net:VPWR,0.0000162871
design_powergrid__voltage__worst__net:VGND,0.0000179136
design_powergrid__drop__worst__net:VGND,0.0000179136
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000011100000000000000450616106928425352862177533097565174102783203125
ir__drop__worst,0.00001629999999999999979178981479588372849320876412093639373779296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
