#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 16 19:29:39 2024
# Process ID: 28920
# Current directory: C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.runs/synth_1
# Command line: vivado.exe -log timer32bus.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source timer32bus.tcl
# Log file: C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.runs/synth_1/timer32bus.vds
# Journal file: C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.runs/synth_1\vivado.jou
# Running On: LAPTOP-RCMTCCBQ, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17085 MB
#-----------------------------------------------------------
source timer32bus.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 457.648 ; gain = 182.895
Command: read_checkpoint -auto_incremental -incremental C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/utils_1/imports/synth_1/timer32.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/utils_1/imports/synth_1/timer32.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top timer32bus -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18512
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 908.707 ; gain = 438.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'timer32bus' [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/new/timer32bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'timer32' [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'timer32' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'timer32bus' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/new/timer32bus.sv:23]
WARNING: [Synth 8-7137] Register TMR_dout_reg in module timer32 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:51]
WARNING: [Synth 8-7137] Register PR_dout_reg in module timer32 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:51]
WARNING: [Synth 8-7137] Register tmr_flag_reg in module timer32 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:66]
WARNING: [Synth 8-7137] Register toggle_reg in module timer32 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:67]
WARNING: [Synth 8-7137] Register timer_en_reg in module timer32 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.srcs/sources_1/imports/lab7_p1_files/timer32.sv:68]
WARNING: [Synth 8-7129] Port addr[3] in module timer32bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module timer32bus is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.992 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.992 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.992 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.992 ; gain = 545.887
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 14    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr[3] in module timer32bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module timer32bus is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1186.734 ; gain = 716.629
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1193.148 ; gain = 723.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1193.148 ; gain = 723.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT2   |    35|
|4     |LUT3   |   130|
|5     |LUT4   |    70|
|6     |LUT5   |    64|
|7     |LUT6   |   170|
|8     |FDCE   |   126|
|9     |FDPE   |    72|
|10    |LDC    |    32|
|11    |IBUF   |    58|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------+------+
|      |Instance |Module                  |Cells |
+------+---------+------------------------+------+
|1     |top      |                        |   812|
|2     |  T1     |timer32__hierPathDup__1 |   392|
|3     |  T2     |timer32                 |   297|
+------+---------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1193.191 ; gain = 723.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1205.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1289.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

Synth Design complete | Checksum: c85609fe
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:14 . Memory (MB): peak = 1289.949 ; gain = 828.348
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1289.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/coope/Documents/MSU-ECE-DSD/lab7/lab7_part2/lab7_part2.runs/synth_1/timer32bus.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file timer32bus_utilization_synth.rpt -pb timer32bus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 19:31:41 2024...
