Genesys2 E203å†…æ ¸ç§»æ¤æŒ‡å—
=========================

## å…³äºæœ¬ä»“åº“

æœ¬ä»“åº“forkè‡ª[riscv-mcu/e203_hbirdv2](https://github.com/riscv-mcu/e203_hbirdv2)ï¼Œå¹¶åœ¨æ­¤åŸºç¡€ä¸Šï¼š

1. å®ŒæˆE203åœ¨Genesys2çš„ç§»æ¤ï¼Œå·¥ç¨‹ä½äº `./fpga/genesys2`ï¼ŒåŒ…æ‹¬é€‚é…Genesys2çš„é¡¶å±‚æ–‡ä»¶ã€çº¦æŸæ–‡ä»¶ï¼ŒåŠç›¸å…³ `make`æ“ä½œï¼Œè¿™ä½¿å¾—ç»¼åˆã€å®ç°ã€ç”Ÿæˆmcsæ–‡ä»¶çš„å‘½ä»¤ä¸èŠ¯æ¥å®˜æ–¹çš„[æ–‡æ¡£](https://doc.nucleisys.com/hbirdv2/index.html)ä¸€è‡´
2. å®ŒæˆSDKåœ¨Genesys2ä¸Šçš„é€‚é…ï¼Œè¯¥éƒ¨åˆ†å‚è§[KafCoppelia/genesys2_hbird-sdk](https://github.com/KafCoppelia/genesys2_hbird-sdk)ï¼Œè¯¦è§è¯¥ä»“åº“README
3. ç§»é™¤E203å†…æ ¸çš„ä»¿çœŸã€æµ‹è¯•å·¥ç¨‹ï¼Œè¯¥éƒ¨åˆ†éæœ¬ä»“åº“é‡ç‚¹

## å…³äºGenesys2

æœ‰å…³Genesys2å¼€å‘æ¿ä¿¡æ¯ã€åŠåœ¨Vivadoä¸­çš„å¼€å‘æ¿é€‰å‹æ•°æ®ï¼Œå‚è§å¦‚ä¸‹èµ„æºï¼š

1. å‚è€ƒæ‰‹å†Œï¼š[Genesys2 Reference Manual](https://digilent.com/reference/programmable-logic/genesys-2/reference-manual)
2. Genesys2æ¿çº§åŒ…ï¼š[Vivado Board Files for Digilent FPGA Boards](https://github.com/Digilent/vivado-boards)
3. Genesys2çº¦æŸæ¨¡æ¿æ–‡ä»¶ï¼š[Genesys-2-Master](https://github.com/Digilent/digilent-xdc/blob/master/Genesys-2-Master.xdc "Genesys-2-Master.xdc")

## ç§»æ¤æŒ‡å—åŠæ³¨æ„äº‹é¡¹

### E203å†…æ ¸é¡¶å±‚

ä¸»è¦ä¿®æ”¹ `./genesys2/src`

1. æ—¶é’Ÿï¼ŒGenesys2æ—¶é’Ÿä¸ºä¸€200MHz**å·®åˆ†æ—¶é’Ÿ**ï¼Œè€Œéå•ç«¯æ—¶é’Ÿï¼Œé¡¶å±‚ç«¯å£éœ€ä¿®æ”¹å¦‚ä¸‹ï¼š

```verilog
input wire CLK200M_p, // Genesys2 has a differential LVDS 200MHz oscillator
input wire CLK200M_n,
```

æ—¶é’Ÿä½¿ç”¨ `ip_mmcm` ç”Ÿæˆ16MHzä¸8.388MHzï¼Œå†å°†8.388MHzé€šè¿‡ç®€å•çš„åˆ†é¢‘å™¨è·å¾—32768Hzä½é¢‘æ—¶é’Ÿã€‚å®é™…ä½¿ç”¨MMCMï¼Œæ— æ³•ç²¾ç¡®è·å¾—8.388MHzã€‚

ğŸ‘‰ å¯æ›¿æ¢MMCMä¸ºPLL

```verilog
wire clk_8388;    // 8.388MHz clock
wire clk_16M;     // 16MHz clock
wire clk_32768;   // 32768KHz clock

mmcm ip_mmcm
(
  .resetn(ck_rst),
  .clk_in1_p(CLK200M_p),
  .clk_in1_n(CLK200M_n),

  .clk_out1(clk_16M), // 16 MHz, this clock we set to 16MHz
  .clk_out2(clk_8388),
  .locked(mmcm_locked)
);

// Clock divider
sysclk_divider u_sysclk_divider(
  .clk8388(clk_8388),
  .rst_n(ck_rst),
  .clk32768(clk_32768)
);
```

å…¶ä¸­ï¼Œ`sysclk_divider` ä»£ç ä½äº  `./src/sysclk_divider.v`ï¼Œåœ¨é¡¶å±‚ä¸­ä¾‹åŒ–ã€‚

2. å¤ä½ï¼Œè‹¥éµç…§åŸé¡¶å±‚çš„è®¾è®¡ï¼Œéœ€è¦ `fpga_rst`ä¸ `mcu_rst`ä¸¤ä¸ªå¤ä½ã€‚è¯·æ³¨æ„ï¼ŒGenesys2å¼€å‘æ¿CPU Reset(R19)ï¼ŒæŒ‰ä¸‹æ—¶ä¸ºä½ç”µå¹³ï¼Œæ¾å¼€ä¸ºé«˜ç”µå¹³ï¼Œè€Œå…¶ä»–æŒ‰é”®(BTNx)åˆ™æ˜¯æŒ‰ä¸‹æ—¶ä¸ºé«˜ç”µå¹³ã€‚å› æ­¤æ—¶é’Ÿå¤ä½ä¿¡å· `ck_rst`ï¼š

```verilog
assign ck_rst = fpga_rst & (~mcu_rst);
```

ğŸ‘‰ å¯ç®€åŒ–ä¸ºä¸€ä¸ªå¤ä½æŒ‰é”®

å¤ä½IP `ip_reset_sys`ï¼Œæ³¨æ„ `ext_reset_in`è®¾ç½®ä½ç”µå¹³æœ‰æ•ˆã€‚

3. QSPIï¼ŒGenesys2å¼€å‘æ¿æ²¡æœ‰ `qspi0_sck`ï¼Œåœ¨é¡¶å±‚éœ€è¦ç§»é™¤è¯¥ç«¯å£ã€‚è‹¥é€‰æ‹©å†…æ ¸å›ºåŒ–è‡³Flashå†…ï¼Œè¿˜éœ€è¦ `STARTUPE2` åŸè¯­ï¼ˆå‚è§Genesys2æ‰‹å†Œ6.2èŠ‚Quad-SPI Flashï¼‰ï¼š

```verilog
STARTUPE2
#(
.PROG_USR("FALSE"),
.SIM_CCLK_FREQ(0.0)
)  STARTUPE2_inst (
  .CFGCLK     (),
  .CFGMCLK    (),
  .EOS        (),
  .PREQ       (),
  .CLK        (1'b0),
  .GSR        (1'b0),
  .GTS        (1'b0),
  .KEYCLEARB  (1'b0),
  .PACK       (1'b0),
  .USRCCLKO   (qspi0_sck),  // First three cycles after config ignored, see AR# 52626
  .USRCCLKTS  (1'b0),       // 0 to enable CCLK output
  .USRDONEO   (1'b1),       // Shouldn't matter if tristate is high, but generates a warning if tied low.
  .USRDONETS  (1'b1)        // 1 to tristate DONE output
);
```

âš ï¸ SCK is only available via the STARTUPE2 primitive

è‹¥é€‰æ‹©ROMå¯åŠ¨ï¼Œåˆ™ä¿®æ”¹ `assign dut_io_pads_bootrom_n_i_ival = 1'b0`ï¼ŒåŠå…¶ä»–å¿…è¦çš„ä¿®æ”¹ã€‚

4. GPIOï¼Œè‡ªå®šä¹‰çº¦æŸGenesys2å¼€å‘æ¿çš„GPIOå£ã€‚æœ¬ä»“åº“ä»…çº¦æŸäº†éƒ¨åˆ†GPIOå£ï¼Œä¾‹å¦‚LEDã€æ‹¨ç å¼€å…³ã€æŒ‰é”®ã€ä¸²å£ã€JTAGç­‰ï¼š

```verilog
inout wire [5:0] led,
inout wire [6:0] sw,
inout wire btnd,
inout wire btnl,
inout wire btnr,
inout wire btnu,
inout wire uart0_rx,
inout wire uart0_tx,
inout wire uart2_rx,
inout wire uart2_tx,
inout wire mcu_TDO,   // MCU_TDO
inout wire mcu_TCK,   // MCU_TCK
inout wire mcu_TDI,   // MCU_TDI
inout wire mcu_TMS,   // MCU_TMS
```

ä¸€èˆ¬åœ°ï¼Œçº¦æŸGPIOï¼Œä¾‹å¦‚ï¼š6ä¸ªLEDçº¦æŸåœ¨E203çš„GPIOA[5:0]ä¸Šï¼Œåˆ™ï¼š

```verilog
IOBUF
#(
  .DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
)
led_iobuf
(
  .O(dut_io_pads_gpioA_i_ival[5:0]),
  .IO(led[5:0]),
  .I(dut_io_pads_gpioA_o_oval[5:0]),
  .T(~dut_io_pads_gpioA_o_oe[5:0])
);
```

 å¹¶æ ¹æ®Genesys2çº¦æŸæ–‡ä»¶ï¼Œçº¦æŸåˆ°å¯¹åº”çš„FPGAç«¯å£å³å¯ï¼š

```
set_property -dict { PACKAGE_PIN T28  IOSTANDARD LVCMOS33 } [get_ports { led[0] }]
set_property -dict { PACKAGE_PIN V19  IOSTANDARD LVCMOS33 } [get_ports { led[1] }]
set_property -dict { PACKAGE_PIN U30  IOSTANDARD LVCMOS33 } [get_ports { led[2] }]
set_property -dict { PACKAGE_PIN U29  IOSTANDARD LVCMOS33 } [get_ports { led[3] }]
set_property -dict { PACKAGE_PIN V20  IOSTANDARD LVCMOS33 } [get_ports { led[4] }]
set_property -dict { PACKAGE_PIN V26  IOSTANDARD LVCMOS33 } [get_ports { led[5] }]
```

å†ä¸¾ä¸€ä¾‹ï¼Œ7ä¸ªæ‹¨ç å¼€å…³çº¦æŸåœ¨E203çš„GPIOA[28:22]ä¸Šï¼Œåˆ™ï¼š

```verilog
IOBUF
 #(
  .DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
)
sw_iobuf
(
  .O(dut_io_pads_gpioA_i_ival[28:22]),
  .IO(sw[6:0]),
  .I(dut_io_pads_gpioA_o_oval[28:22]),
  .T(~dut_io_pads_gpioA_o_oe[28:22])
);
```

ä¹Ÿå¯å¯¹å•ä¸ªGPIOå£çº¦æŸï¼š

```verilog
IOBUF
#(
  .DRIVE(12),
  .IBUF_LOW_PWR("TRUE"),
  .IOSTANDARD("DEFAULT"),
  .SLEW("SLOW")
)
uart0_rx_iobuf
(
  .O(dut_io_pads_gpioA_i_ival[16]),
  .IO(uart0_rx),
  .I(dut_io_pads_gpioA_o_oval[16]),
  .T(~dut_io_pads_gpioA_o_oe[16])
);
```

å¦‚æ­¤ï¼Œå®Œæˆå¯¹UART0 RXç«¯å£çº¦æŸï¼Œå°†å…¶çº¦æŸåœ¨E203çš„GPIOA[16]ã€‚

âš ï¸ æ³¨æ„ï¼Œéœ€è¦å¯¹ç…§E203çš„[IOFä¸GPIOå¯¹åº”è¡¨](https://doc.nucleisys.com/hbirdv2/soc_peripherals/ips.html#sw-or-iof-configuration)ï¼Œå®ç°ç‰¹å®šåŠŸèƒ½IOå£ï¼ˆä¾‹å¦‚ï¼ŒUARTã€I2Cã€SPIç­‰ï¼‰çš„çº¦æŸã€‚

### FPGAçº¦æŸ

ä¸»è¦åœ¨Genesys2çº¦æŸæ¨¡æ¿æ–‡ä»¶ä¸Šåšä¿®æ”¹ï¼Œæ·»åŠ éƒ¨åˆ†ddr200tä¸Šçš„ä¸€äº›çº¦æŸï¼Œä¾‹å¦‚ï¼š

```
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

## Clock Signal
set_property -dict {PACKAGE_PIN AD11  IOSTANDARD LVDS} [get_ports { CLK200M_n }]
set_property -dict {PACKAGE_PIN AD12  IOSTANDARD LVDS} [get_ports { CLK200M_p }]
create_clock -add -name sys_clk_pin -period 5 -waveform {0 2.5} [get_ports { CLK200M_p }]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets dut_io_pads_jtag_TCK_i_ival]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets IOBUF_jtag_TCK/O]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
```

### Vivadoç»¼åˆå®ç°

ä¸»è¦ä¿®æ”¹ `./script`å†…tclè„šæœ¬

1. `./board.tcl`ä¿®æ”¹ä¸ºGenesys2å¯¹åº”å‹å·ï¼š

```tcl
set name {nuclei_genesys2}
set part_fpga {xc7k325tffg900-2}
set part_board {digilentinc.com:genesys2:part0:1.1}
set bootrom_inst {rom}
```

2. `./ip.tcl`ï¼Œç”±äºä¿®æ”¹äº†MMCMé…ç½®ï¼Œè¯¥éƒ¨åˆ†ä¹Ÿè¦ä¿®æ”¹ï¼š

```tcl
create_ip -vendor xilinx.com -library ip -name clk_wiz -module_name mmcm -dir $ipdir -force
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.PRIM_IN_FREQ {200.000} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {16.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {8.388} \
  ] [get_ips mmcm]

create_ip -vendor xilinx.com -library ip -name proc_sys_reset -module_name reset_sys -dir $ipdir -force
set_property -dict [list \
  CONFIG.C_EXT_RESET_HIGH {false} \
  CONFIG.C_AUX_RESET_HIGH {false} \
  CONFIG.C_NUM_BUS_RST {1} \
  CONFIG.C_NUM_PERP_RST {1} \
  CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
  CONFIG.C_NUM_PERP_ARESETN {1} \
  ] [get_ips reset_sys]
```

âš ï¸ æ³¨æ„ `CLKOUT1_REQUESTED_OUT_FREQ` ã€`CLKOUT2_REQUESTED_OUT_FREQ`çš„æ—¶é’Ÿé¢‘ç‡ä¸ä¾‹åŒ–çš„ç«¯å£å¯¹åº”

3. `./cfgmem.tcl`ï¼Œè¯¥æ–‡ä»¶åœ¨ç”Ÿæˆmcsæ–‡ä»¶æ—¶ä¼šè°ƒç”¨ã€‚ä¿®æ”¹ `size`ï¼š

```tcl
set size 32
```

ğŸ‘‰ Genesys2æ‰€ä½¿ç”¨çš„Flashå‹å·ä¸ºS25FL256xxxxxx0ï¼Œè¯¦è§æ‰‹å†Œ

4. å¯ç›´æ¥åœ¨ `./fpga`æ–‡ä»¶å¤¹ä¸‹ä½¿ç”¨å¦‚ä¸‹å‘½ä»¤ï¼Œå®ŒæˆVivadoçš„ç»¼åˆã€å®ç°ã€ç”Ÿæˆmcsæ–‡ä»¶ï¼š

```makefile
make install BOARD=genesys2
make bit BOARD=genesys2
make mcs BOARD=genesys2
```

### æ³¨æ„äº‹é¡¹

æœ¬ä»“åº“æ‰€æä¾›çš„Genesys2é¡¶å±‚æ–‡ä»¶ä¸çº¦æŸç›¸å¯¹åº”ï¼Œä½ å¯è‡ªç”±å¯¹GPIOåšçº¦æŸä¿®æ”¹ã€‚
