
STM32407G_TimerTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009168  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080092f0  080092f0  0000a2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800930c  0800930c  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800930c  0800930c  0000a30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009314  08009314  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009314  08009314  0000a314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009318  08009318  0000a318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800931c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a64  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ae0  20000ae0  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019036  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d9a  00000000  00000000  000240e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  00027e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001171  00000000  00000000  00029510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243c2  00000000  00000000  0002a681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d8f5  00000000  00000000  0004ea43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d40f7  00000000  00000000  0006c338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014042f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006330  00000000  00000000  00140474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  001467a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080092d8 	.word	0x080092d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	080092d8 	.word	0x080092d8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fc8a 	bl	8000e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f828 	bl	8000550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f972 	bl	80007e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f88e 	bl	8000624 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8ba 	bl	8000680 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8e8 	bl	80006e0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f008 fa8c 	bl	8008a2c <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8000514:	f000 f91a 	bl	800074c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start(&htim2);
 8000518:	480b      	ldr	r0, [pc, #44]	@ (8000548 <main+0x54>)
 800051a:	f004 fda7 	bl	800506c <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while(__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE) == RESET );
 800051e:	bf00      	nop
 8000520:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <main+0x54>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	691b      	ldr	r3, [r3, #16]
 8000526:	f003 0301 	and.w	r3, r3, #1
 800052a:	2b01      	cmp	r3, #1
 800052c:	d1f8      	bne.n	8000520 <main+0x2c>

	  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <main+0x54>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f06f 0201 	mvn.w	r2, #1
 8000536:	611a      	str	r2, [r3, #16]

	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000538:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800053c:	4803      	ldr	r0, [pc, #12]	@ (800054c <main+0x58>)
 800053e:	f000 ffc4 	bl	80014ca <HAL_GPIO_TogglePin>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000542:	f008 fa99 	bl	8008a78 <MX_USB_HOST_Process>
	  while(__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE) == RESET );
 8000546:	e7ea      	b.n	800051e <main+0x2a>
 8000548:	2000018c 	.word	0x2000018c
 800054c:	40020c00 	.word	0x40020c00

08000550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b094      	sub	sp, #80	@ 0x50
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	f107 0320 	add.w	r3, r7, #32
 800055a:	2230      	movs	r2, #48	@ 0x30
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f008 fe2c 	bl	80091bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000564:	f107 030c 	add.w	r3, r7, #12
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000574:	2300      	movs	r3, #0
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	4b28      	ldr	r3, [pc, #160]	@ (800061c <SystemClock_Config+0xcc>)
 800057a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800057c:	4a27      	ldr	r2, [pc, #156]	@ (800061c <SystemClock_Config+0xcc>)
 800057e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000582:	6413      	str	r3, [r2, #64]	@ 0x40
 8000584:	4b25      	ldr	r3, [pc, #148]	@ (800061c <SystemClock_Config+0xcc>)
 8000586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800058c:	60bb      	str	r3, [r7, #8]
 800058e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000590:	2300      	movs	r3, #0
 8000592:	607b      	str	r3, [r7, #4]
 8000594:	4b22      	ldr	r3, [pc, #136]	@ (8000620 <SystemClock_Config+0xd0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a21      	ldr	r2, [pc, #132]	@ (8000620 <SystemClock_Config+0xd0>)
 800059a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800059e:	6013      	str	r3, [r2, #0]
 80005a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000620 <SystemClock_Config+0xd0>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005a8:	607b      	str	r3, [r7, #4]
 80005aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ac:	2301      	movs	r3, #1
 80005ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b6:	2302      	movs	r3, #2
 80005b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005c0:	2308      	movs	r3, #8
 80005c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005c4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ca:	2302      	movs	r3, #2
 80005cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ce:	2307      	movs	r3, #7
 80005d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d2:	f107 0320 	add.w	r3, r7, #32
 80005d6:	4618      	mov	r0, r3
 80005d8:	f003 feaa 	bl	8004330 <HAL_RCC_OscConfig>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005e2:	f000 fa0b 	bl	80009fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e6:	230f      	movs	r3, #15
 80005e8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ea:	2302      	movs	r3, #2
 80005ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ee:	2300      	movs	r3, #0
 80005f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005fe:	f107 030c 	add.w	r3, r7, #12
 8000602:	2105      	movs	r1, #5
 8000604:	4618      	mov	r0, r3
 8000606:	f004 f90b 	bl	8004820 <HAL_RCC_ClockConfig>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000610:	f000 f9f4 	bl	80009fc <Error_Handler>
  }
}
 8000614:	bf00      	nop
 8000616:	3750      	adds	r7, #80	@ 0x50
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40023800 	.word	0x40023800
 8000620:	40007000 	.word	0x40007000

08000624 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_I2C1_Init+0x50>)
 800062a:	4a13      	ldr	r2, [pc, #76]	@ (8000678 <MX_I2C1_Init+0x54>)
 800062c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_I2C1_Init+0x50>)
 8000630:	4a12      	ldr	r2, [pc, #72]	@ (800067c <MX_I2C1_Init+0x58>)
 8000632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_I2C1_Init+0x50>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MX_I2C1_Init+0x50>)
 800063c:	2200      	movs	r2, #0
 800063e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000640:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <MX_I2C1_Init+0x50>)
 8000642:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000646:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MX_I2C1_Init+0x50>)
 800064a:	2200      	movs	r2, #0
 800064c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <MX_I2C1_Init+0x50>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000654:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <MX_I2C1_Init+0x50>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MX_I2C1_Init+0x50>)
 800065c:	2200      	movs	r2, #0
 800065e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000660:	4804      	ldr	r0, [pc, #16]	@ (8000674 <MX_I2C1_Init+0x50>)
 8000662:	f003 f881 	bl	8003768 <HAL_I2C_Init>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800066c:	f000 f9c6 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000098 	.word	0x20000098
 8000678:	40005400 	.word	0x40005400
 800067c:	000186a0 	.word	0x000186a0

08000680 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000684:	4b13      	ldr	r3, [pc, #76]	@ (80006d4 <MX_I2S3_Init+0x54>)
 8000686:	4a14      	ldr	r2, [pc, #80]	@ (80006d8 <MX_I2S3_Init+0x58>)
 8000688:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800068a:	4b12      	ldr	r3, [pc, #72]	@ (80006d4 <MX_I2S3_Init+0x54>)
 800068c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000690:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <MX_I2S3_Init+0x54>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000698:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <MX_I2S3_Init+0x54>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800069e:	4b0d      	ldr	r3, [pc, #52]	@ (80006d4 <MX_I2S3_Init+0x54>)
 80006a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006a4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006a6:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <MX_I2S3_Init+0x54>)
 80006a8:	4a0c      	ldr	r2, [pc, #48]	@ (80006dc <MX_I2S3_Init+0x5c>)
 80006aa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006ac:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <MX_I2S3_Init+0x54>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <MX_I2S3_Init+0x54>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006b8:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <MX_I2S3_Init+0x54>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006be:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <MX_I2S3_Init+0x54>)
 80006c0:	f003 f996 	bl	80039f0 <HAL_I2S_Init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006ca:	f000 f997 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200000ec 	.word	0x200000ec
 80006d8:	40003c00 	.word	0x40003c00
 80006dc:	00017700 	.word	0x00017700

080006e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006e4:	4b17      	ldr	r3, [pc, #92]	@ (8000744 <MX_SPI1_Init+0x64>)
 80006e6:	4a18      	ldr	r2, [pc, #96]	@ (8000748 <MX_SPI1_Init+0x68>)
 80006e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006ea:	4b16      	ldr	r3, [pc, #88]	@ (8000744 <MX_SPI1_Init+0x64>)
 80006ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006f2:	4b14      	ldr	r3, [pc, #80]	@ (8000744 <MX_SPI1_Init+0x64>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006f8:	4b12      	ldr	r3, [pc, #72]	@ (8000744 <MX_SPI1_Init+0x64>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006fe:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <MX_SPI1_Init+0x64>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000704:	4b0f      	ldr	r3, [pc, #60]	@ (8000744 <MX_SPI1_Init+0x64>)
 8000706:	2200      	movs	r2, #0
 8000708:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800070a:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <MX_SPI1_Init+0x64>)
 800070c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000710:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000712:	4b0c      	ldr	r3, [pc, #48]	@ (8000744 <MX_SPI1_Init+0x64>)
 8000714:	2200      	movs	r2, #0
 8000716:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000718:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <MX_SPI1_Init+0x64>)
 800071a:	2200      	movs	r2, #0
 800071c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800071e:	4b09      	ldr	r3, [pc, #36]	@ (8000744 <MX_SPI1_Init+0x64>)
 8000720:	2200      	movs	r2, #0
 8000722:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000724:	4b07      	ldr	r3, [pc, #28]	@ (8000744 <MX_SPI1_Init+0x64>)
 8000726:	2200      	movs	r2, #0
 8000728:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800072a:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <MX_SPI1_Init+0x64>)
 800072c:	220a      	movs	r2, #10
 800072e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000730:	4804      	ldr	r0, [pc, #16]	@ (8000744 <MX_SPI1_Init+0x64>)
 8000732:	f004 fbc3 	bl	8004ebc <HAL_SPI_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800073c:	f000 f95e 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000134 	.word	0x20000134
 8000748:	40013000 	.word	0x40013000

0800074c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000752:	f107 0308 	add.w	r3, r7, #8
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000760:	463b      	mov	r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000768:	4b1e      	ldr	r3, [pc, #120]	@ (80007e4 <MX_TIM2_Init+0x98>)
 800076a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800076e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8000770:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <MX_TIM2_Init+0x98>)
 8000772:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000776:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000778:	4b1a      	ldr	r3, [pc, #104]	@ (80007e4 <MX_TIM2_Init+0x98>)
 800077a:	2200      	movs	r2, #0
 800077c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 800077e:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <MX_TIM2_Init+0x98>)
 8000780:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000784:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000786:	4b17      	ldr	r3, [pc, #92]	@ (80007e4 <MX_TIM2_Init+0x98>)
 8000788:	2200      	movs	r2, #0
 800078a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800078c:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <MX_TIM2_Init+0x98>)
 800078e:	2200      	movs	r2, #0
 8000790:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000792:	4814      	ldr	r0, [pc, #80]	@ (80007e4 <MX_TIM2_Init+0x98>)
 8000794:	f004 fc1b 	bl	8004fce <HAL_TIM_Base_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800079e:	f000 f92d 	bl	80009fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007a8:	f107 0308 	add.w	r3, r7, #8
 80007ac:	4619      	mov	r1, r3
 80007ae:	480d      	ldr	r0, [pc, #52]	@ (80007e4 <MX_TIM2_Init+0x98>)
 80007b0:	f004 fcc4 	bl	800513c <HAL_TIM_ConfigClockSource>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80007ba:	f000 f91f 	bl	80009fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007be:	2300      	movs	r3, #0
 80007c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007c6:	463b      	mov	r3, r7
 80007c8:	4619      	mov	r1, r3
 80007ca:	4806      	ldr	r0, [pc, #24]	@ (80007e4 <MX_TIM2_Init+0x98>)
 80007cc:	f004 fec4 	bl	8005558 <HAL_TIMEx_MasterConfigSynchronization>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80007d6:	f000 f911 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000018c 	.word	0x2000018c

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	@ 0x30
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]
 8000802:	4b78      	ldr	r3, [pc, #480]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a77      	ldr	r2, [pc, #476]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000808:	f043 0310 	orr.w	r3, r3, #16
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b75      	ldr	r3, [pc, #468]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0310 	and.w	r3, r3, #16
 8000816:	61bb      	str	r3, [r7, #24]
 8000818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
 800081e:	4b71      	ldr	r3, [pc, #452]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a70      	ldr	r2, [pc, #448]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000824:	f043 0304 	orr.w	r3, r3, #4
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b6e      	ldr	r3, [pc, #440]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0304 	and.w	r3, r3, #4
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b6a      	ldr	r3, [pc, #424]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a69      	ldr	r2, [pc, #420]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b67      	ldr	r3, [pc, #412]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	4b63      	ldr	r3, [pc, #396]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a62      	ldr	r2, [pc, #392]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b60      	ldr	r3, [pc, #384]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	4b5c      	ldr	r3, [pc, #368]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a5b      	ldr	r2, [pc, #364]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b59      	ldr	r3, [pc, #356]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b55      	ldr	r3, [pc, #340]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a54      	ldr	r2, [pc, #336]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 8000894:	f043 0308 	orr.w	r3, r3, #8
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b52      	ldr	r3, [pc, #328]	@ (80009e4 <MX_GPIO_Init+0x1fc>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0308 	and.w	r3, r3, #8
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2108      	movs	r1, #8
 80008aa:	484f      	ldr	r0, [pc, #316]	@ (80009e8 <MX_GPIO_Init+0x200>)
 80008ac:	f000 fdf4 	bl	8001498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	2101      	movs	r1, #1
 80008b4:	484d      	ldr	r0, [pc, #308]	@ (80009ec <MX_GPIO_Init+0x204>)
 80008b6:	f000 fdef 	bl	8001498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008ba:	2200      	movs	r2, #0
 80008bc:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008c0:	484b      	ldr	r0, [pc, #300]	@ (80009f0 <MX_GPIO_Init+0x208>)
 80008c2:	f000 fde9 	bl	8001498 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008c6:	2308      	movs	r3, #8
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4842      	ldr	r0, [pc, #264]	@ (80009e8 <MX_GPIO_Init+0x200>)
 80008de:	f000 fc3f 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008e2:	2301      	movs	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	483c      	ldr	r0, [pc, #240]	@ (80009ec <MX_GPIO_Init+0x204>)
 80008fa:	f000 fc31 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008fe:	2308      	movs	r3, #8
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800090e:	2305      	movs	r3, #5
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	4834      	ldr	r0, [pc, #208]	@ (80009ec <MX_GPIO_Init+0x204>)
 800091a:	f000 fc21 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800091e:	2301      	movs	r3, #1
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000922:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800092c:	f107 031c 	add.w	r3, r7, #28
 8000930:	4619      	mov	r1, r3
 8000932:	4830      	ldr	r0, [pc, #192]	@ (80009f4 <MX_GPIO_Init+0x20c>)
 8000934:	f000 fc14 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000938:	2304      	movs	r3, #4
 800093a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093c:	2300      	movs	r3, #0
 800093e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	482b      	ldr	r0, [pc, #172]	@ (80009f8 <MX_GPIO_Init+0x210>)
 800094c:	f000 fc08 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000950:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000962:	2305      	movs	r3, #5
 8000964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	4822      	ldr	r0, [pc, #136]	@ (80009f8 <MX_GPIO_Init+0x210>)
 800096e:	f000 fbf7 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : button1_Pin */
  GPIO_InitStruct.Pin = button1_Pin;
 8000972:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000978:	2300      	movs	r3, #0
 800097a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800097c:	2302      	movs	r3, #2
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(button1_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	481a      	ldr	r0, [pc, #104]	@ (80009f0 <MX_GPIO_Init+0x208>)
 8000988:	f000 fbea 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800098c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000990:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	4812      	ldr	r0, [pc, #72]	@ (80009f0 <MX_GPIO_Init+0x208>)
 80009a6:	f000 fbdb 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009aa:	2320      	movs	r3, #32
 80009ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ae:	2300      	movs	r3, #0
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	480c      	ldr	r0, [pc, #48]	@ (80009f0 <MX_GPIO_Init+0x208>)
 80009be:	f000 fbcf 	bl	8001160 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009c2:	2302      	movs	r3, #2
 80009c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009c6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009d0:	f107 031c 	add.w	r3, r7, #28
 80009d4:	4619      	mov	r1, r3
 80009d6:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <MX_GPIO_Init+0x200>)
 80009d8:	f000 fbc2 	bl	8001160 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009dc:	bf00      	nop
 80009de:	3730      	adds	r7, #48	@ 0x30
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40021000 	.word	0x40021000
 80009ec:	40020800 	.word	0x40020800
 80009f0:	40020c00 	.word	0x40020c00
 80009f4:	40020000 	.word	0x40020000
 80009f8:	40020400 	.word	0x40020400

080009fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a00:	b672      	cpsid	i
}
 8000a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <Error_Handler+0x8>

08000a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	4b10      	ldr	r3, [pc, #64]	@ (8000a54 <HAL_MspInit+0x4c>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a16:	4a0f      	ldr	r2, [pc, #60]	@ (8000a54 <HAL_MspInit+0x4c>)
 8000a18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a54 <HAL_MspInit+0x4c>)
 8000a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	603b      	str	r3, [r7, #0]
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <HAL_MspInit+0x4c>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	4a08      	ldr	r2, [pc, #32]	@ (8000a54 <HAL_MspInit+0x4c>)
 8000a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <HAL_MspInit+0x4c>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a42:	603b      	str	r3, [r7, #0]
 8000a44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a46:	2007      	movs	r0, #7
 8000a48:	f000 fb48 	bl	80010dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	40023800 	.word	0x40023800

08000a58 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	@ 0x28
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]
 8000a6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a19      	ldr	r2, [pc, #100]	@ (8000adc <HAL_I2C_MspInit+0x84>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d12c      	bne.n	8000ad4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	613b      	str	r3, [r7, #16]
 8000a7e:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <HAL_I2C_MspInit+0x88>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	4a17      	ldr	r2, [pc, #92]	@ (8000ae0 <HAL_I2C_MspInit+0x88>)
 8000a84:	f043 0302 	orr.w	r3, r3, #2
 8000a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <HAL_I2C_MspInit+0x88>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	613b      	str	r3, [r7, #16]
 8000a94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a96:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a9c:	2312      	movs	r3, #18
 8000a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aa8:	2304      	movs	r3, #4
 8000aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	480c      	ldr	r0, [pc, #48]	@ (8000ae4 <HAL_I2C_MspInit+0x8c>)
 8000ab4:	f000 fb54 	bl	8001160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	4b08      	ldr	r3, [pc, #32]	@ (8000ae0 <HAL_I2C_MspInit+0x88>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac0:	4a07      	ldr	r2, [pc, #28]	@ (8000ae0 <HAL_I2C_MspInit+0x88>)
 8000ac2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ac6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac8:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <HAL_I2C_MspInit+0x88>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ad4:	bf00      	nop
 8000ad6:	3728      	adds	r7, #40	@ 0x28
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40005400 	.word	0x40005400
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40020400 	.word	0x40020400

08000ae8 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08e      	sub	sp, #56	@ 0x38
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]
 8000afe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a31      	ldr	r2, [pc, #196]	@ (8000bd8 <HAL_I2S_MspInit+0xf0>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d15a      	bne.n	8000bce <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b1c:	23c0      	movs	r3, #192	@ 0xc0
 8000b1e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f004 f885 	bl	8004c38 <HAL_RCCEx_PeriphCLKConfig>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b34:	f7ff ff62 	bl	80009fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	4b27      	ldr	r3, [pc, #156]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b40:	4a26      	ldr	r2, [pc, #152]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b48:	4b24      	ldr	r3, [pc, #144]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	4b20      	ldr	r3, [pc, #128]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5c:	4a1f      	ldr	r2, [pc, #124]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b64:	4b1d      	ldr	r3, [pc, #116]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b68:	f003 0301 	and.w	r3, r3, #1
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b70:	2300      	movs	r3, #0
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b78:	4a18      	ldr	r2, [pc, #96]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b7a:	f043 0304 	orr.w	r3, r3, #4
 8000b7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <HAL_I2S_MspInit+0xf4>)
 8000b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b84:	f003 0304 	and.w	r3, r3, #4
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b8c:	2310      	movs	r3, #16
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b90:	2302      	movs	r3, #2
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b9c:	2306      	movs	r3, #6
 8000b9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	480e      	ldr	r0, [pc, #56]	@ (8000be0 <HAL_I2S_MspInit+0xf8>)
 8000ba8:	f000 fada 	bl	8001160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bac:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bbe:	2306      	movs	r3, #6
 8000bc0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4806      	ldr	r0, [pc, #24]	@ (8000be4 <HAL_I2S_MspInit+0xfc>)
 8000bca:	f000 fac9 	bl	8001160 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000bce:	bf00      	nop
 8000bd0:	3738      	adds	r7, #56	@ 0x38
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40003c00 	.word	0x40003c00
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40020000 	.word	0x40020000
 8000be4:	40020800 	.word	0x40020800

08000be8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	@ 0x28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a19      	ldr	r2, [pc, #100]	@ (8000c6c <HAL_SPI_MspInit+0x84>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d12b      	bne.n	8000c62 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c12:	4a17      	ldr	r2, [pc, #92]	@ (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c1a:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	4a10      	ldr	r2, [pc, #64]	@ (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c42:	23e0      	movs	r3, #224	@ 0xe0
 8000c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c52:	2305      	movs	r3, #5
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <HAL_SPI_MspInit+0x8c>)
 8000c5e:	f000 fa7f 	bl	8001160 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	@ 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40013000 	.word	0x40013000
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000

08000c78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c88:	d10d      	bne.n	8000ca6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c92:	4a08      	ldr	r2, [pc, #32]	@ (8000cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_TIM_Base_MspInit+0x3c>)
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ca6:	bf00      	nop
 8000ca8:	3714      	adds	r7, #20
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40023800 	.word	0x40023800

08000cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <NMI_Handler+0x4>

08000cc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <HardFault_Handler+0x4>

08000cc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <MemManage_Handler+0x4>

08000cd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <UsageFault_Handler+0x4>

08000ce0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0e:	f000 f8d1 	bl	8000eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
	...

08000d18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d1c:	4802      	ldr	r0, [pc, #8]	@ (8000d28 <OTG_FS_IRQHandler+0x10>)
 8000d1e:	f000 fecf 	bl	8001ac0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200005b8 	.word	0x200005b8

08000d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d34:	4a14      	ldr	r2, [pc, #80]	@ (8000d88 <_sbrk+0x5c>)
 8000d36:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <_sbrk+0x60>)
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d40:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d48:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <_sbrk+0x64>)
 8000d4a:	4a12      	ldr	r2, [pc, #72]	@ (8000d94 <_sbrk+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4e:	4b10      	ldr	r3, [pc, #64]	@ (8000d90 <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d207      	bcs.n	8000d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d5c:	f008 fa46 	bl	80091ec <__errno>
 8000d60:	4603      	mov	r3, r0
 8000d62:	220c      	movs	r2, #12
 8000d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6a:	e009      	b.n	8000d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d6c:	4b08      	ldr	r3, [pc, #32]	@ (8000d90 <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d72:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	4a05      	ldr	r2, [pc, #20]	@ (8000d90 <_sbrk+0x64>)
 8000d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20020000 	.word	0x20020000
 8000d8c:	00000400 	.word	0x00000400
 8000d90:	200001d4 	.word	0x200001d4
 8000d94:	20000ae0 	.word	0x20000ae0

08000d98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <SystemInit+0x20>)
 8000d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000da2:	4a05      	ldr	r2, [pc, #20]	@ (8000db8 <SystemInit+0x20>)
 8000da4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000da8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000df4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000dc0:	f7ff ffea 	bl	8000d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dc4:	480c      	ldr	r0, [pc, #48]	@ (8000df8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dc6:	490d      	ldr	r1, [pc, #52]	@ (8000dfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dcc:	e002      	b.n	8000dd4 <LoopCopyDataInit>

08000dce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd2:	3304      	adds	r3, #4

08000dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dd8:	d3f9      	bcc.n	8000dce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ddc:	4c0a      	ldr	r4, [pc, #40]	@ (8000e08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de0:	e001      	b.n	8000de6 <LoopFillZerobss>

08000de2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de4:	3204      	adds	r2, #4

08000de6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000de6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000de8:	d3fb      	bcc.n	8000de2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dea:	f008 fa05 	bl	80091f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dee:	f7ff fb81 	bl	80004f4 <main>
  bx  lr    
 8000df2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000df4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dfc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e00:	0800931c 	.word	0x0800931c
  ldr r2, =_sbss
 8000e04:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e08:	20000ae0 	.word	0x20000ae0

08000e0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e0c:	e7fe      	b.n	8000e0c <ADC_IRQHandler>
	...

08000e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e14:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a0d      	ldr	r2, [pc, #52]	@ (8000e50 <HAL_Init+0x40>)
 8000e1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <HAL_Init+0x40>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <HAL_Init+0x40>)
 8000e26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e2c:	4b08      	ldr	r3, [pc, #32]	@ (8000e50 <HAL_Init+0x40>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a07      	ldr	r2, [pc, #28]	@ (8000e50 <HAL_Init+0x40>)
 8000e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f000 f94f 	bl	80010dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f000 f808 	bl	8000e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e44:	f7ff fde0 	bl	8000a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40023c00 	.word	0x40023c00

08000e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <HAL_InitTick+0x54>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <HAL_InitTick+0x58>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	4619      	mov	r1, r3
 8000e66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 f967 	bl	8001146 <HAL_SYSTICK_Config>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e00e      	b.n	8000ea0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b0f      	cmp	r3, #15
 8000e86:	d80a      	bhi.n	8000e9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	6879      	ldr	r1, [r7, #4]
 8000e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e90:	f000 f92f 	bl	80010f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e94:	4a06      	ldr	r2, [pc, #24]	@ (8000eb0 <HAL_InitTick+0x5c>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	e000      	b.n	8000ea0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	20000004 	.word	0x20000004

08000eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb8:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <HAL_IncTick+0x20>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <HAL_IncTick+0x24>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	4a04      	ldr	r2, [pc, #16]	@ (8000ed8 <HAL_IncTick+0x24>)
 8000ec6:	6013      	str	r3, [r2, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	20000008 	.word	0x20000008
 8000ed8:	200001d8 	.word	0x200001d8

08000edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee0:	4b03      	ldr	r3, [pc, #12]	@ (8000ef0 <HAL_GetTick+0x14>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	200001d8 	.word	0x200001d8

08000ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000efc:	f7ff ffee 	bl	8000edc <HAL_GetTick>
 8000f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f0c:	d005      	beq.n	8000f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f38 <HAL_Delay+0x44>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	461a      	mov	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	4413      	add	r3, r2
 8000f18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f1a:	bf00      	nop
 8000f1c:	f7ff ffde 	bl	8000edc <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d8f7      	bhi.n	8000f1c <HAL_Delay+0x28>
  {
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000008 	.word	0x20000008

08000f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <__NVIC_SetPriorityGrouping+0x44>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f52:	68ba      	ldr	r2, [r7, #8]
 8000f54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f58:	4013      	ands	r3, r2
 8000f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f6e:	4a04      	ldr	r2, [pc, #16]	@ (8000f80 <__NVIC_SetPriorityGrouping+0x44>)
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	60d3      	str	r3, [r2, #12]
}
 8000f74:	bf00      	nop
 8000f76:	3714      	adds	r7, #20
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f88:	4b04      	ldr	r3, [pc, #16]	@ (8000f9c <__NVIC_GetPriorityGrouping+0x18>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	f003 0307 	and.w	r3, r3, #7
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	db0b      	blt.n	8000fca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	f003 021f 	and.w	r2, r3, #31
 8000fb8:	4907      	ldr	r1, [pc, #28]	@ (8000fd8 <__NVIC_EnableIRQ+0x38>)
 8000fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbe:	095b      	lsrs	r3, r3, #5
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000e100 	.word	0xe000e100

08000fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	6039      	str	r1, [r7, #0]
 8000fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	db0a      	blt.n	8001006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	490c      	ldr	r1, [pc, #48]	@ (8001028 <__NVIC_SetPriority+0x4c>)
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	0112      	lsls	r2, r2, #4
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	440b      	add	r3, r1
 8001000:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001004:	e00a      	b.n	800101c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4908      	ldr	r1, [pc, #32]	@ (800102c <__NVIC_SetPriority+0x50>)
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	f003 030f 	and.w	r3, r3, #15
 8001012:	3b04      	subs	r3, #4
 8001014:	0112      	lsls	r2, r2, #4
 8001016:	b2d2      	uxtb	r2, r2
 8001018:	440b      	add	r3, r1
 800101a:	761a      	strb	r2, [r3, #24]
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000e100 	.word	0xe000e100
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001030:	b480      	push	{r7}
 8001032:	b089      	sub	sp, #36	@ 0x24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f1c3 0307 	rsb	r3, r3, #7
 800104a:	2b04      	cmp	r3, #4
 800104c:	bf28      	it	cs
 800104e:	2304      	movcs	r3, #4
 8001050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3304      	adds	r3, #4
 8001056:	2b06      	cmp	r3, #6
 8001058:	d902      	bls.n	8001060 <NVIC_EncodePriority+0x30>
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	3b03      	subs	r3, #3
 800105e:	e000      	b.n	8001062 <NVIC_EncodePriority+0x32>
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001064:	f04f 32ff 	mov.w	r2, #4294967295
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	43da      	mvns	r2, r3
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	401a      	ands	r2, r3
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001078:	f04f 31ff 	mov.w	r1, #4294967295
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	fa01 f303 	lsl.w	r3, r1, r3
 8001082:	43d9      	mvns	r1, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001088:	4313      	orrs	r3, r2
         );
}
 800108a:	4618      	mov	r0, r3
 800108c:	3724      	adds	r7, #36	@ 0x24
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
	...

08001098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3b01      	subs	r3, #1
 80010a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010a8:	d301      	bcc.n	80010ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010aa:	2301      	movs	r3, #1
 80010ac:	e00f      	b.n	80010ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ae:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <SysTick_Config+0x40>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010b6:	210f      	movs	r1, #15
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295
 80010bc:	f7ff ff8e 	bl	8000fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010c0:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <SysTick_Config+0x40>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010c6:	4b04      	ldr	r3, [pc, #16]	@ (80010d8 <SysTick_Config+0x40>)
 80010c8:	2207      	movs	r2, #7
 80010ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010cc:	2300      	movs	r3, #0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	e000e010 	.word	0xe000e010

080010dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff29 	bl	8000f3c <__NVIC_SetPriorityGrouping>
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b086      	sub	sp, #24
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	60b9      	str	r1, [r7, #8]
 80010fc:	607a      	str	r2, [r7, #4]
 80010fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001104:	f7ff ff3e 	bl	8000f84 <__NVIC_GetPriorityGrouping>
 8001108:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	68b9      	ldr	r1, [r7, #8]
 800110e:	6978      	ldr	r0, [r7, #20]
 8001110:	f7ff ff8e 	bl	8001030 <NVIC_EncodePriority>
 8001114:	4602      	mov	r2, r0
 8001116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff5d 	bl	8000fdc <__NVIC_SetPriority>
}
 8001122:	bf00      	nop
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff31 	bl	8000fa0 <__NVIC_EnableIRQ>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ffa2 	bl	8001098 <SysTick_Config>
 8001154:	4603      	mov	r3, r0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	@ 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	e16b      	b.n	8001454 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800117c:	2201      	movs	r2, #1
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	429a      	cmp	r2, r3
 8001196:	f040 815a 	bne.w	800144e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f003 0303 	and.w	r3, r3, #3
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d005      	beq.n	80011b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d130      	bne.n	8001214 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	68da      	ldr	r2, [r3, #12]
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011e8:	2201      	movs	r2, #1
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	091b      	lsrs	r3, r3, #4
 80011fe:	f003 0201 	and.w	r2, r3, #1
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	2b03      	cmp	r3, #3
 800121e:	d017      	beq.n	8001250 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	2203      	movs	r2, #3
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d123      	bne.n	80012a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	08da      	lsrs	r2, r3, #3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3208      	adds	r2, #8
 8001264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001268:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f003 0307 	and.w	r3, r3, #7
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	220f      	movs	r2, #15
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	691a      	ldr	r2, [r3, #16]
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4313      	orrs	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	08da      	lsrs	r2, r3, #3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3208      	adds	r2, #8
 800129e:	69b9      	ldr	r1, [r7, #24]
 80012a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	2203      	movs	r2, #3
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 0203 	and.w	r2, r3, #3
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 80b4 	beq.w	800144e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b60      	ldr	r3, [pc, #384]	@ (800146c <HAL_GPIO_Init+0x30c>)
 80012ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ee:	4a5f      	ldr	r2, [pc, #380]	@ (800146c <HAL_GPIO_Init+0x30c>)
 80012f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012f6:	4b5d      	ldr	r3, [pc, #372]	@ (800146c <HAL_GPIO_Init+0x30c>)
 80012f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001302:	4a5b      	ldr	r2, [pc, #364]	@ (8001470 <HAL_GPIO_Init+0x310>)
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3302      	adds	r3, #2
 800130a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	220f      	movs	r2, #15
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a52      	ldr	r2, [pc, #328]	@ (8001474 <HAL_GPIO_Init+0x314>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d02b      	beq.n	8001386 <HAL_GPIO_Init+0x226>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a51      	ldr	r2, [pc, #324]	@ (8001478 <HAL_GPIO_Init+0x318>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d025      	beq.n	8001382 <HAL_GPIO_Init+0x222>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a50      	ldr	r2, [pc, #320]	@ (800147c <HAL_GPIO_Init+0x31c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d01f      	beq.n	800137e <HAL_GPIO_Init+0x21e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4f      	ldr	r2, [pc, #316]	@ (8001480 <HAL_GPIO_Init+0x320>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d019      	beq.n	800137a <HAL_GPIO_Init+0x21a>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4e      	ldr	r2, [pc, #312]	@ (8001484 <HAL_GPIO_Init+0x324>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d013      	beq.n	8001376 <HAL_GPIO_Init+0x216>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a4d      	ldr	r2, [pc, #308]	@ (8001488 <HAL_GPIO_Init+0x328>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d00d      	beq.n	8001372 <HAL_GPIO_Init+0x212>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a4c      	ldr	r2, [pc, #304]	@ (800148c <HAL_GPIO_Init+0x32c>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d007      	beq.n	800136e <HAL_GPIO_Init+0x20e>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a4b      	ldr	r2, [pc, #300]	@ (8001490 <HAL_GPIO_Init+0x330>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d101      	bne.n	800136a <HAL_GPIO_Init+0x20a>
 8001366:	2307      	movs	r3, #7
 8001368:	e00e      	b.n	8001388 <HAL_GPIO_Init+0x228>
 800136a:	2308      	movs	r3, #8
 800136c:	e00c      	b.n	8001388 <HAL_GPIO_Init+0x228>
 800136e:	2306      	movs	r3, #6
 8001370:	e00a      	b.n	8001388 <HAL_GPIO_Init+0x228>
 8001372:	2305      	movs	r3, #5
 8001374:	e008      	b.n	8001388 <HAL_GPIO_Init+0x228>
 8001376:	2304      	movs	r3, #4
 8001378:	e006      	b.n	8001388 <HAL_GPIO_Init+0x228>
 800137a:	2303      	movs	r3, #3
 800137c:	e004      	b.n	8001388 <HAL_GPIO_Init+0x228>
 800137e:	2302      	movs	r3, #2
 8001380:	e002      	b.n	8001388 <HAL_GPIO_Init+0x228>
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <HAL_GPIO_Init+0x228>
 8001386:	2300      	movs	r3, #0
 8001388:	69fa      	ldr	r2, [r7, #28]
 800138a:	f002 0203 	and.w	r2, r2, #3
 800138e:	0092      	lsls	r2, r2, #2
 8001390:	4093      	lsls	r3, r2
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4313      	orrs	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001398:	4935      	ldr	r1, [pc, #212]	@ (8001470 <HAL_GPIO_Init+0x310>)
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	089b      	lsrs	r3, r3, #2
 800139e:	3302      	adds	r3, #2
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001494 <HAL_GPIO_Init+0x334>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	43db      	mvns	r3, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4013      	ands	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d003      	beq.n	80013ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013ca:	4a32      	ldr	r2, [pc, #200]	@ (8001494 <HAL_GPIO_Init+0x334>)
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013d0:	4b30      	ldr	r3, [pc, #192]	@ (8001494 <HAL_GPIO_Init+0x334>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013f4:	4a27      	ldr	r2, [pc, #156]	@ (8001494 <HAL_GPIO_Init+0x334>)
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013fa:	4b26      	ldr	r3, [pc, #152]	@ (8001494 <HAL_GPIO_Init+0x334>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	43db      	mvns	r3, r3
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	4013      	ands	r3, r2
 8001408:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d003      	beq.n	800141e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	4313      	orrs	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800141e:	4a1d      	ldr	r2, [pc, #116]	@ (8001494 <HAL_GPIO_Init+0x334>)
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001424:	4b1b      	ldr	r3, [pc, #108]	@ (8001494 <HAL_GPIO_Init+0x334>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	43db      	mvns	r3, r3
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	4013      	ands	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d003      	beq.n	8001448 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	4313      	orrs	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001448:	4a12      	ldr	r2, [pc, #72]	@ (8001494 <HAL_GPIO_Init+0x334>)
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3301      	adds	r3, #1
 8001452:	61fb      	str	r3, [r7, #28]
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	2b0f      	cmp	r3, #15
 8001458:	f67f ae90 	bls.w	800117c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	3724      	adds	r7, #36	@ 0x24
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40023800 	.word	0x40023800
 8001470:	40013800 	.word	0x40013800
 8001474:	40020000 	.word	0x40020000
 8001478:	40020400 	.word	0x40020400
 800147c:	40020800 	.word	0x40020800
 8001480:	40020c00 	.word	0x40020c00
 8001484:	40021000 	.word	0x40021000
 8001488:	40021400 	.word	0x40021400
 800148c:	40021800 	.word	0x40021800
 8001490:	40021c00 	.word	0x40021c00
 8001494:	40013c00 	.word	0x40013c00

08001498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	807b      	strh	r3, [r7, #2]
 80014a4:	4613      	mov	r3, r2
 80014a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014a8:	787b      	ldrb	r3, [r7, #1]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014ae:	887a      	ldrh	r2, [r7, #2]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014b4:	e003      	b.n	80014be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014b6:	887b      	ldrh	r3, [r7, #2]
 80014b8:	041a      	lsls	r2, r3, #16
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	619a      	str	r2, [r3, #24]
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b085      	sub	sp, #20
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	460b      	mov	r3, r1
 80014d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014dc:	887a      	ldrh	r2, [r7, #2]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	4013      	ands	r3, r2
 80014e2:	041a      	lsls	r2, r3, #16
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43d9      	mvns	r1, r3
 80014e8:	887b      	ldrh	r3, [r7, #2]
 80014ea:	400b      	ands	r3, r1
 80014ec:	431a      	orrs	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	619a      	str	r2, [r3, #24]
}
 80014f2:	bf00      	nop
 80014f4:	3714      	adds	r7, #20
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af02      	add	r7, sp, #8
 8001504:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e059      	b.n	80015c4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d106      	bne.n	8001530 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f007 fadc 	bl	8008ae8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2203      	movs	r2, #3
 8001534:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800153e:	d102      	bne.n	8001546 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4618      	mov	r0, r3
 800154c:	f004 f8f5 	bl	800573a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	7c1a      	ldrb	r2, [r3, #16]
 8001558:	f88d 2000 	strb.w	r2, [sp]
 800155c:	3304      	adds	r3, #4
 800155e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001560:	f004 f876 	bl	8005650 <USB_CoreInit>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d005      	beq.n	8001576 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2202      	movs	r2, #2
 800156e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e026      	b.n	80015c4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2101      	movs	r1, #1
 800157c:	4618      	mov	r0, r3
 800157e:	f004 f8ed 	bl	800575c <USB_SetCurrentMode>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2202      	movs	r2, #2
 800158c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e017      	b.n	80015c4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7c1a      	ldrb	r2, [r3, #16]
 800159c:	f88d 2000 	strb.w	r2, [sp]
 80015a0:	3304      	adds	r3, #4
 80015a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a4:	f004 fa90 	bl	8005ac8 <USB_HostInit>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d005      	beq.n	80015ba <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2202      	movs	r2, #2
 80015b2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e004      	b.n	80015c4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80015cc:	b590      	push	{r4, r7, lr}
 80015ce:	b08b      	sub	sp, #44	@ 0x2c
 80015d0:	af04      	add	r7, sp, #16
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	4608      	mov	r0, r1
 80015d6:	4611      	mov	r1, r2
 80015d8:	461a      	mov	r2, r3
 80015da:	4603      	mov	r3, r0
 80015dc:	70fb      	strb	r3, [r7, #3]
 80015de:	460b      	mov	r3, r1
 80015e0:	70bb      	strb	r3, [r7, #2]
 80015e2:	4613      	mov	r3, r2
 80015e4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80015e6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80015e8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d101      	bne.n	80015f8 <HAL_HCD_HC_Init+0x2c>
 80015f4:	2302      	movs	r3, #2
 80015f6:	e09d      	b.n	8001734 <HAL_HCD_HC_Init+0x168>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001600:	78fa      	ldrb	r2, [r7, #3]
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	4613      	mov	r3, r2
 8001606:	011b      	lsls	r3, r3, #4
 8001608:	1a9b      	subs	r3, r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	440b      	add	r3, r1
 800160e:	3319      	adds	r3, #25
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001614:	78fa      	ldrb	r2, [r7, #3]
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	4613      	mov	r3, r2
 800161a:	011b      	lsls	r3, r3, #4
 800161c:	1a9b      	subs	r3, r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	3314      	adds	r3, #20
 8001624:	787a      	ldrb	r2, [r7, #1]
 8001626:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001628:	78fa      	ldrb	r2, [r7, #3]
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	4613      	mov	r3, r2
 800162e:	011b      	lsls	r3, r3, #4
 8001630:	1a9b      	subs	r3, r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	440b      	add	r3, r1
 8001636:	3315      	adds	r3, #21
 8001638:	78fa      	ldrb	r2, [r7, #3]
 800163a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800163c:	78fa      	ldrb	r2, [r7, #3]
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	4613      	mov	r3, r2
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	1a9b      	subs	r3, r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	3326      	adds	r3, #38	@ 0x26
 800164c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001650:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001652:	78fa      	ldrb	r2, [r7, #3]
 8001654:	78bb      	ldrb	r3, [r7, #2]
 8001656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800165a:	b2d8      	uxtb	r0, r3
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	4613      	mov	r3, r2
 8001660:	011b      	lsls	r3, r3, #4
 8001662:	1a9b      	subs	r3, r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	3316      	adds	r3, #22
 800166a:	4602      	mov	r2, r0
 800166c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800166e:	78fb      	ldrb	r3, [r7, #3]
 8001670:	4619      	mov	r1, r3
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 fbc8 	bl	8001e08 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001678:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800167c:	2b00      	cmp	r3, #0
 800167e:	da0a      	bge.n	8001696 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001680:	78fa      	ldrb	r2, [r7, #3]
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	4613      	mov	r3, r2
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	1a9b      	subs	r3, r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	3317      	adds	r3, #23
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
 8001694:	e009      	b.n	80016aa <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001696:	78fa      	ldrb	r2, [r7, #3]
 8001698:	6879      	ldr	r1, [r7, #4]
 800169a:	4613      	mov	r3, r2
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	1a9b      	subs	r3, r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	440b      	add	r3, r1
 80016a4:	3317      	adds	r3, #23
 80016a6:	2200      	movs	r2, #0
 80016a8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f004 fb6e 	bl	8005d90 <USB_GetHostSpeed>
 80016b4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80016b6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d10b      	bne.n	80016d6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80016be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d107      	bne.n	80016d6 <HAL_HCD_HC_Init+0x10a>
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d104      	bne.n	80016d6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	2bbc      	cmp	r3, #188	@ 0xbc
 80016d0:	d901      	bls.n	80016d6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80016d2:	23bc      	movs	r3, #188	@ 0xbc
 80016d4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80016d6:	78fa      	ldrb	r2, [r7, #3]
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	4613      	mov	r3, r2
 80016dc:	011b      	lsls	r3, r3, #4
 80016de:	1a9b      	subs	r3, r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	3318      	adds	r3, #24
 80016e6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80016ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80016ec:	78fa      	ldrb	r2, [r7, #3]
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	b298      	uxth	r0, r3
 80016f2:	6879      	ldr	r1, [r7, #4]
 80016f4:	4613      	mov	r3, r2
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	1a9b      	subs	r3, r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	440b      	add	r3, r1
 80016fe:	3328      	adds	r3, #40	@ 0x28
 8001700:	4602      	mov	r2, r0
 8001702:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6818      	ldr	r0, [r3, #0]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	b29b      	uxth	r3, r3
 800170c:	787c      	ldrb	r4, [r7, #1]
 800170e:	78ba      	ldrb	r2, [r7, #2]
 8001710:	78f9      	ldrb	r1, [r7, #3]
 8001712:	9302      	str	r3, [sp, #8]
 8001714:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001718:	9301      	str	r3, [sp, #4]
 800171a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	4623      	mov	r3, r4
 8001722:	f004 fb5d 	bl	8005de0 <USB_HC_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
}
 8001734:	4618      	mov	r0, r3
 8001736:	371c      	adds	r7, #28
 8001738:	46bd      	mov	sp, r7
 800173a:	bd90      	pop	{r4, r7, pc}

0800173c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_HCD_HC_Halt+0x1e>
 8001756:	2302      	movs	r3, #2
 8001758:	e00f      	b.n	800177a <HAL_HCD_HC_Halt+0x3e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2201      	movs	r2, #1
 800175e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	78fa      	ldrb	r2, [r7, #3]
 8001768:	4611      	mov	r1, r2
 800176a:	4618      	mov	r0, r3
 800176c:	f004 feef 	bl	800654e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	4608      	mov	r0, r1
 800178e:	4611      	mov	r1, r2
 8001790:	461a      	mov	r2, r3
 8001792:	4603      	mov	r3, r0
 8001794:	70fb      	strb	r3, [r7, #3]
 8001796:	460b      	mov	r3, r1
 8001798:	70bb      	strb	r3, [r7, #2]
 800179a:	4613      	mov	r3, r2
 800179c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800179e:	78fa      	ldrb	r2, [r7, #3]
 80017a0:	6879      	ldr	r1, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	1a9b      	subs	r3, r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	3317      	adds	r3, #23
 80017ae:	78ba      	ldrb	r2, [r7, #2]
 80017b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017b2:	78fa      	ldrb	r2, [r7, #3]
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	4613      	mov	r3, r2
 80017b8:	011b      	lsls	r3, r3, #4
 80017ba:	1a9b      	subs	r3, r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	440b      	add	r3, r1
 80017c0:	3326      	adds	r3, #38	@ 0x26
 80017c2:	787a      	ldrb	r2, [r7, #1]
 80017c4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80017c6:	7c3b      	ldrb	r3, [r7, #16]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d114      	bne.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80017cc:	78fa      	ldrb	r2, [r7, #3]
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	4613      	mov	r3, r2
 80017d2:	011b      	lsls	r3, r3, #4
 80017d4:	1a9b      	subs	r3, r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	440b      	add	r3, r1
 80017da:	332a      	adds	r3, #42	@ 0x2a
 80017dc:	2203      	movs	r2, #3
 80017de:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	1a9b      	subs	r3, r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	3319      	adds	r3, #25
 80017f0:	7f3a      	ldrb	r2, [r7, #28]
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e009      	b.n	800180a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017f6:	78fa      	ldrb	r2, [r7, #3]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	4613      	mov	r3, r2
 80017fc:	011b      	lsls	r3, r3, #4
 80017fe:	1a9b      	subs	r3, r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	332a      	adds	r3, #42	@ 0x2a
 8001806:	2202      	movs	r2, #2
 8001808:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800180a:	787b      	ldrb	r3, [r7, #1]
 800180c:	2b03      	cmp	r3, #3
 800180e:	f200 8102 	bhi.w	8001a16 <HAL_HCD_HC_SubmitRequest+0x292>
 8001812:	a201      	add	r2, pc, #4	@ (adr r2, 8001818 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001818:	08001829 	.word	0x08001829
 800181c:	08001a01 	.word	0x08001a01
 8001820:	080018ed 	.word	0x080018ed
 8001824:	08001977 	.word	0x08001977
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001828:	7c3b      	ldrb	r3, [r7, #16]
 800182a:	2b01      	cmp	r3, #1
 800182c:	f040 80f5 	bne.w	8001a1a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001830:	78bb      	ldrb	r3, [r7, #2]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d12d      	bne.n	8001892 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001836:	8b3b      	ldrh	r3, [r7, #24]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d109      	bne.n	8001850 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800183c:	78fa      	ldrb	r2, [r7, #3]
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	4613      	mov	r3, r2
 8001842:	011b      	lsls	r3, r3, #4
 8001844:	1a9b      	subs	r3, r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	440b      	add	r3, r1
 800184a:	333d      	adds	r3, #61	@ 0x3d
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001850:	78fa      	ldrb	r2, [r7, #3]
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	4613      	mov	r3, r2
 8001856:	011b      	lsls	r3, r3, #4
 8001858:	1a9b      	subs	r3, r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	440b      	add	r3, r1
 800185e:	333d      	adds	r3, #61	@ 0x3d
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10a      	bne.n	800187c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001866:	78fa      	ldrb	r2, [r7, #3]
 8001868:	6879      	ldr	r1, [r7, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	1a9b      	subs	r3, r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	440b      	add	r3, r1
 8001874:	332a      	adds	r3, #42	@ 0x2a
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800187a:	e0ce      	b.n	8001a1a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800187c:	78fa      	ldrb	r2, [r7, #3]
 800187e:	6879      	ldr	r1, [r7, #4]
 8001880:	4613      	mov	r3, r2
 8001882:	011b      	lsls	r3, r3, #4
 8001884:	1a9b      	subs	r3, r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	440b      	add	r3, r1
 800188a:	332a      	adds	r3, #42	@ 0x2a
 800188c:	2202      	movs	r2, #2
 800188e:	701a      	strb	r2, [r3, #0]
      break;
 8001890:	e0c3      	b.n	8001a1a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001892:	78fa      	ldrb	r2, [r7, #3]
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	4613      	mov	r3, r2
 8001898:	011b      	lsls	r3, r3, #4
 800189a:	1a9b      	subs	r3, r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	331a      	adds	r3, #26
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	f040 80b8 	bne.w	8001a1a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80018aa:	78fa      	ldrb	r2, [r7, #3]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	4613      	mov	r3, r2
 80018b0:	011b      	lsls	r3, r3, #4
 80018b2:	1a9b      	subs	r3, r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	440b      	add	r3, r1
 80018b8:	333c      	adds	r3, #60	@ 0x3c
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d10a      	bne.n	80018d6 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	4613      	mov	r3, r2
 80018c6:	011b      	lsls	r3, r3, #4
 80018c8:	1a9b      	subs	r3, r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	440b      	add	r3, r1
 80018ce:	332a      	adds	r3, #42	@ 0x2a
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]
      break;
 80018d4:	e0a1      	b.n	8001a1a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018d6:	78fa      	ldrb	r2, [r7, #3]
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	011b      	lsls	r3, r3, #4
 80018de:	1a9b      	subs	r3, r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	440b      	add	r3, r1
 80018e4:	332a      	adds	r3, #42	@ 0x2a
 80018e6:	2202      	movs	r2, #2
 80018e8:	701a      	strb	r2, [r3, #0]
      break;
 80018ea:	e096      	b.n	8001a1a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80018ec:	78bb      	ldrb	r3, [r7, #2]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d120      	bne.n	8001934 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80018f2:	78fa      	ldrb	r2, [r7, #3]
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	1a9b      	subs	r3, r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	440b      	add	r3, r1
 8001900:	333d      	adds	r3, #61	@ 0x3d
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d10a      	bne.n	800191e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001908:	78fa      	ldrb	r2, [r7, #3]
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	4613      	mov	r3, r2
 800190e:	011b      	lsls	r3, r3, #4
 8001910:	1a9b      	subs	r3, r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	440b      	add	r3, r1
 8001916:	332a      	adds	r3, #42	@ 0x2a
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800191c:	e07e      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800191e:	78fa      	ldrb	r2, [r7, #3]
 8001920:	6879      	ldr	r1, [r7, #4]
 8001922:	4613      	mov	r3, r2
 8001924:	011b      	lsls	r3, r3, #4
 8001926:	1a9b      	subs	r3, r3, r2
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	440b      	add	r3, r1
 800192c:	332a      	adds	r3, #42	@ 0x2a
 800192e:	2202      	movs	r2, #2
 8001930:	701a      	strb	r2, [r3, #0]
      break;
 8001932:	e073      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001934:	78fa      	ldrb	r2, [r7, #3]
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	011b      	lsls	r3, r3, #4
 800193c:	1a9b      	subs	r3, r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	333c      	adds	r3, #60	@ 0x3c
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d10a      	bne.n	8001960 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800194a:	78fa      	ldrb	r2, [r7, #3]
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	4613      	mov	r3, r2
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	1a9b      	subs	r3, r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	440b      	add	r3, r1
 8001958:	332a      	adds	r3, #42	@ 0x2a
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]
      break;
 800195e:	e05d      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001960:	78fa      	ldrb	r2, [r7, #3]
 8001962:	6879      	ldr	r1, [r7, #4]
 8001964:	4613      	mov	r3, r2
 8001966:	011b      	lsls	r3, r3, #4
 8001968:	1a9b      	subs	r3, r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	440b      	add	r3, r1
 800196e:	332a      	adds	r3, #42	@ 0x2a
 8001970:	2202      	movs	r2, #2
 8001972:	701a      	strb	r2, [r3, #0]
      break;
 8001974:	e052      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001976:	78bb      	ldrb	r3, [r7, #2]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d120      	bne.n	80019be <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800197c:	78fa      	ldrb	r2, [r7, #3]
 800197e:	6879      	ldr	r1, [r7, #4]
 8001980:	4613      	mov	r3, r2
 8001982:	011b      	lsls	r3, r3, #4
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	440b      	add	r3, r1
 800198a:	333d      	adds	r3, #61	@ 0x3d
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10a      	bne.n	80019a8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001992:	78fa      	ldrb	r2, [r7, #3]
 8001994:	6879      	ldr	r1, [r7, #4]
 8001996:	4613      	mov	r3, r2
 8001998:	011b      	lsls	r3, r3, #4
 800199a:	1a9b      	subs	r3, r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	440b      	add	r3, r1
 80019a0:	332a      	adds	r3, #42	@ 0x2a
 80019a2:	2200      	movs	r2, #0
 80019a4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80019a6:	e039      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019a8:	78fa      	ldrb	r2, [r7, #3]
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	4613      	mov	r3, r2
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	1a9b      	subs	r3, r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	440b      	add	r3, r1
 80019b6:	332a      	adds	r3, #42	@ 0x2a
 80019b8:	2202      	movs	r2, #2
 80019ba:	701a      	strb	r2, [r3, #0]
      break;
 80019bc:	e02e      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019be:	78fa      	ldrb	r2, [r7, #3]
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	4613      	mov	r3, r2
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	1a9b      	subs	r3, r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	440b      	add	r3, r1
 80019cc:	333c      	adds	r3, #60	@ 0x3c
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10a      	bne.n	80019ea <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019d4:	78fa      	ldrb	r2, [r7, #3]
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	4613      	mov	r3, r2
 80019da:	011b      	lsls	r3, r3, #4
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	440b      	add	r3, r1
 80019e2:	332a      	adds	r3, #42	@ 0x2a
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
      break;
 80019e8:	e018      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019ea:	78fa      	ldrb	r2, [r7, #3]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	011b      	lsls	r3, r3, #4
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	332a      	adds	r3, #42	@ 0x2a
 80019fa:	2202      	movs	r2, #2
 80019fc:	701a      	strb	r2, [r3, #0]
      break;
 80019fe:	e00d      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a00:	78fa      	ldrb	r2, [r7, #3]
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	4613      	mov	r3, r2
 8001a06:	011b      	lsls	r3, r3, #4
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	332a      	adds	r3, #42	@ 0x2a
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
      break;
 8001a14:	e002      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001a16:	bf00      	nop
 8001a18:	e000      	b.n	8001a1c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001a1a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001a1c:	78fa      	ldrb	r2, [r7, #3]
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	332c      	adds	r3, #44	@ 0x2c
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001a30:	78fa      	ldrb	r2, [r7, #3]
 8001a32:	8b39      	ldrh	r1, [r7, #24]
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	1a9b      	subs	r3, r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4403      	add	r3, r0
 8001a40:	3334      	adds	r3, #52	@ 0x34
 8001a42:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	011b      	lsls	r3, r3, #4
 8001a4c:	1a9b      	subs	r3, r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	334c      	adds	r3, #76	@ 0x4c
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001a58:	78fa      	ldrb	r2, [r7, #3]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	011b      	lsls	r3, r3, #4
 8001a60:	1a9b      	subs	r3, r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	3338      	adds	r3, #56	@ 0x38
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	1a9b      	subs	r3, r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	3315      	adds	r3, #21
 8001a7c:	78fa      	ldrb	r2, [r7, #3]
 8001a7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001a80:	78fa      	ldrb	r2, [r7, #3]
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	334d      	adds	r3, #77	@ 0x4d
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6818      	ldr	r0, [r3, #0]
 8001a98:	78fa      	ldrb	r2, [r7, #3]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	011b      	lsls	r3, r3, #4
 8001a9e:	1a9b      	subs	r3, r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	3310      	adds	r3, #16
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	1d19      	adds	r1, r3, #4
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	799b      	ldrb	r3, [r3, #6]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	f004 fac2 	bl	8006038 <USB_HC_StartXfer>
 8001ab4:	4603      	mov	r3, r0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop

08001ac0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f003 ffb6 	bl	8005a48 <USB_GetMode>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	f040 80fb 	bne.w	8001cda <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f003 ff79 	bl	80059e0 <USB_ReadInterrupts>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f000 80f1 	beq.w	8001cd8 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f003 ff70 	bl	80059e0 <USB_ReadInterrupts>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b0a:	d104      	bne.n	8001b16 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b14:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 ff60 	bl	80059e0 <USB_ReadInterrupts>
 8001b20:	4603      	mov	r3, r0
 8001b22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b2a:	d104      	bne.n	8001b36 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b34:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f003 ff50 	bl	80059e0 <USB_ReadInterrupts>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001b4a:	d104      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b54:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 ff40 	bl	80059e0 <USB_ReadInterrupts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d103      	bne.n	8001b72 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f003 ff32 	bl	80059e0 <USB_ReadInterrupts>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b86:	d120      	bne.n	8001bca <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001b90:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d113      	bne.n	8001bca <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001ba2:	2110      	movs	r1, #16
 8001ba4:	6938      	ldr	r0, [r7, #16]
 8001ba6:	f003 fe25 	bl	80057f4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001baa:	6938      	ldr	r0, [r7, #16]
 8001bac:	f003 fe54 	bl	8005858 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	7a5b      	ldrb	r3, [r3, #9]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d105      	bne.n	8001bc4 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f004 f846 	bl	8005c50 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f007 f80d 	bl	8008be4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f003 ff06 	bl	80059e0 <USB_ReadInterrupts>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bde:	d102      	bne.n	8001be6 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f001 fd4d 	bl	8003680 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f003 fef8 	bl	80059e0 <USB_ReadInterrupts>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d106      	bne.n	8001c08 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f006 ffd6 	bl	8008bac <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2208      	movs	r2, #8
 8001c06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 fee7 	bl	80059e0 <USB_ReadInterrupts>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001c1c:	d139      	bne.n	8001c92 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f004 fc82 	bl	800652c <USB_HC_ReadInterrupt>
 8001c28:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	617b      	str	r3, [r7, #20]
 8001c2e:	e025      	b.n	8001c7c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	68ba      	ldr	r2, [r7, #8]
 8001c38:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d018      	beq.n	8001c76 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	015a      	lsls	r2, r3, #5
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c5a:	d106      	bne.n	8001c6a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	4619      	mov	r1, r3
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f905 	bl	8001e72 <HCD_HC_IN_IRQHandler>
 8001c68:	e005      	b.n	8001c76 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	4619      	mov	r1, r3
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 ff67 	bl	8002b44 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	617b      	str	r3, [r7, #20]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	795b      	ldrb	r3, [r3, #5]
 8001c80:	461a      	mov	r2, r3
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d3d3      	bcc.n	8001c30 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f003 fea2 	bl	80059e0 <USB_ReadInterrupts>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	f003 0310 	and.w	r3, r3, #16
 8001ca2:	2b10      	cmp	r3, #16
 8001ca4:	d101      	bne.n	8001caa <HAL_HCD_IRQHandler+0x1ea>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e000      	b.n	8001cac <HAL_HCD_IRQHandler+0x1ec>
 8001caa:	2300      	movs	r3, #0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d014      	beq.n	8001cda <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	699a      	ldr	r2, [r3, #24]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0210 	bic.w	r2, r2, #16
 8001cbe:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f001 fbfe 	bl	80034c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	699a      	ldr	r2, [r3, #24]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f042 0210 	orr.w	r2, r2, #16
 8001cd4:	619a      	str	r2, [r3, #24]
 8001cd6:	e000      	b.n	8001cda <HAL_HCD_IRQHandler+0x21a>
      return;
 8001cd8:	bf00      	nop
    }
  }
}
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d101      	bne.n	8001cf6 <HAL_HCD_Start+0x16>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	e013      	b.n	8001d1e <HAL_HCD_Start+0x3e>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2101      	movs	r1, #1
 8001d04:	4618      	mov	r0, r3
 8001d06:	f004 f80a 	bl	8005d1e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f003 fd02 	bl	8005718 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b082      	sub	sp, #8
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d101      	bne.n	8001d3c <HAL_HCD_Stop+0x16>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e00d      	b.n	8001d58 <HAL_HCD_Stop+0x32>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f004 fd5d 	bl	8006808 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f003 ffac 	bl	8005cca <USB_ResetPort>
 8001d72:	4603      	mov	r3, r0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	460b      	mov	r3, r1
 8001d86:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001d88:	78fa      	ldrb	r2, [r7, #3]
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	440b      	add	r3, r1
 8001d96:	334c      	adds	r3, #76	@ 0x4c
 8001d98:	781b      	ldrb	r3, [r3, #0]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
 8001dae:	460b      	mov	r3, r1
 8001db0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001db2:	78fa      	ldrb	r2, [r7, #3]
 8001db4:	6879      	ldr	r1, [r7, #4]
 8001db6:	4613      	mov	r3, r2
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	1a9b      	subs	r3, r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	440b      	add	r3, r1
 8001dc0:	3338      	adds	r3, #56	@ 0x38
 8001dc2:	681b      	ldr	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f003 ffee 	bl	8005dbe <USB_GetCurrentFrame>
 8001de2:	4603      	mov	r3, r0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f003 ffc9 	bl	8005d90 <USB_GetHostSpeed>
 8001dfe:	4603      	mov	r3, r0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	460b      	mov	r3, r1
 8001e12:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001e14:	78fa      	ldrb	r2, [r7, #3]
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	011b      	lsls	r3, r3, #4
 8001e1c:	1a9b      	subs	r3, r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	331a      	adds	r3, #26
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001e28:	78fa      	ldrb	r2, [r7, #3]
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	1a9b      	subs	r3, r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	331b      	adds	r3, #27
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001e3c:	78fa      	ldrb	r2, [r7, #3]
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	1a9b      	subs	r3, r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	440b      	add	r3, r1
 8001e4a:	3325      	adds	r3, #37	@ 0x25
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001e50:	78fa      	ldrb	r2, [r7, #3]
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	1a9b      	subs	r3, r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	3324      	adds	r3, #36	@ 0x24
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	78fa      	ldrb	r2, [r7, #3]
 8001e8e:	4611      	mov	r1, r2
 8001e90:	4618      	mov	r0, r3
 8001e92:	f003 fdb8 	bl	8005a06 <USB_ReadChInterrupts>
 8001e96:	4603      	mov	r3, r0
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b04      	cmp	r3, #4
 8001e9e:	d11a      	bne.n	8001ed6 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	015a      	lsls	r2, r3, #5
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001eac:	461a      	mov	r2, r3
 8001eae:	2304      	movs	r3, #4
 8001eb0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001eb2:	78fa      	ldrb	r2, [r7, #3]
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	011b      	lsls	r3, r3, #4
 8001eba:	1a9b      	subs	r3, r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	334d      	adds	r3, #77	@ 0x4d
 8001ec2:	2207      	movs	r2, #7
 8001ec4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	78fa      	ldrb	r2, [r7, #3]
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f004 fb3d 	bl	800654e <USB_HC_Halt>
 8001ed4:	e09e      	b.n	8002014 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	78fa      	ldrb	r2, [r7, #3]
 8001edc:	4611      	mov	r1, r2
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f003 fd91 	bl	8005a06 <USB_ReadChInterrupts>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001eee:	d11b      	bne.n	8001f28 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001ef0:	78fb      	ldrb	r3, [r7, #3]
 8001ef2:	015a      	lsls	r2, r3, #5
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001efc:	461a      	mov	r2, r3
 8001efe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f04:	78fa      	ldrb	r2, [r7, #3]
 8001f06:	6879      	ldr	r1, [r7, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	1a9b      	subs	r3, r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	440b      	add	r3, r1
 8001f12:	334d      	adds	r3, #77	@ 0x4d
 8001f14:	2208      	movs	r2, #8
 8001f16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	78fa      	ldrb	r2, [r7, #3]
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f004 fb14 	bl	800654e <USB_HC_Halt>
 8001f26:	e075      	b.n	8002014 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	78fa      	ldrb	r2, [r7, #3]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f003 fd68 	bl	8005a06 <USB_ReadChInterrupts>
 8001f36:	4603      	mov	r3, r0
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d11a      	bne.n	8001f76 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001f40:	78fb      	ldrb	r3, [r7, #3]
 8001f42:	015a      	lsls	r2, r3, #5
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4413      	add	r3, r2
 8001f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	2308      	movs	r3, #8
 8001f50:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001f52:	78fa      	ldrb	r2, [r7, #3]
 8001f54:	6879      	ldr	r1, [r7, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	1a9b      	subs	r3, r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	334d      	adds	r3, #77	@ 0x4d
 8001f62:	2206      	movs	r2, #6
 8001f64:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	78fa      	ldrb	r2, [r7, #3]
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f004 faed 	bl	800654e <USB_HC_Halt>
 8001f74:	e04e      	b.n	8002014 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	78fa      	ldrb	r2, [r7, #3]
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 fd41 	bl	8005a06 <USB_ReadChInterrupts>
 8001f84:	4603      	mov	r3, r0
 8001f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8e:	d11b      	bne.n	8001fc8 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	015a      	lsls	r2, r3, #5
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fa2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001fa4:	78fa      	ldrb	r2, [r7, #3]
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	011b      	lsls	r3, r3, #4
 8001fac:	1a9b      	subs	r3, r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	334d      	adds	r3, #77	@ 0x4d
 8001fb4:	2209      	movs	r2, #9
 8001fb6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	78fa      	ldrb	r2, [r7, #3]
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f004 fac4 	bl	800654e <USB_HC_Halt>
 8001fc6:	e025      	b.n	8002014 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	4611      	mov	r1, r2
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f003 fd18 	bl	8005a06 <USB_ReadChInterrupts>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fdc:	2b80      	cmp	r3, #128	@ 0x80
 8001fde:	d119      	bne.n	8002014 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001fe0:	78fb      	ldrb	r3, [r7, #3]
 8001fe2:	015a      	lsls	r2, r3, #5
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fec:	461a      	mov	r2, r3
 8001fee:	2380      	movs	r3, #128	@ 0x80
 8001ff0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001ff2:	78fa      	ldrb	r2, [r7, #3]
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	1a9b      	subs	r3, r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	334d      	adds	r3, #77	@ 0x4d
 8002002:	2207      	movs	r2, #7
 8002004:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	78fa      	ldrb	r2, [r7, #3]
 800200c:	4611      	mov	r1, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f004 fa9d 	bl	800654e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	78fa      	ldrb	r2, [r7, #3]
 800201a:	4611      	mov	r1, r2
 800201c:	4618      	mov	r0, r3
 800201e:	f003 fcf2 	bl	8005a06 <USB_ReadChInterrupts>
 8002022:	4603      	mov	r3, r0
 8002024:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800202c:	d112      	bne.n	8002054 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	78fa      	ldrb	r2, [r7, #3]
 8002034:	4611      	mov	r1, r2
 8002036:	4618      	mov	r0, r3
 8002038:	f004 fa89 	bl	800654e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	015a      	lsls	r2, r3, #5
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	4413      	add	r3, r2
 8002044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002048:	461a      	mov	r2, r3
 800204a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204e:	6093      	str	r3, [r2, #8]
 8002050:	f000 bd75 	b.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	78fa      	ldrb	r2, [r7, #3]
 800205a:	4611      	mov	r1, r2
 800205c:	4618      	mov	r0, r3
 800205e:	f003 fcd2 	bl	8005a06 <USB_ReadChInterrupts>
 8002062:	4603      	mov	r3, r0
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	2b01      	cmp	r3, #1
 800206a:	f040 8128 	bne.w	80022be <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800206e:	78fb      	ldrb	r3, [r7, #3]
 8002070:	015a      	lsls	r2, r3, #5
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	4413      	add	r3, r2
 8002076:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800207a:	461a      	mov	r2, r3
 800207c:	2320      	movs	r3, #32
 800207e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002080:	78fa      	ldrb	r2, [r7, #3]
 8002082:	6879      	ldr	r1, [r7, #4]
 8002084:	4613      	mov	r3, r2
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	1a9b      	subs	r3, r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	440b      	add	r3, r1
 800208e:	331b      	adds	r3, #27
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d119      	bne.n	80020ca <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002096:	78fa      	ldrb	r2, [r7, #3]
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	011b      	lsls	r3, r3, #4
 800209e:	1a9b      	subs	r3, r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	331b      	adds	r3, #27
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80020aa:	78fb      	ldrb	r3, [r7, #3]
 80020ac:	015a      	lsls	r2, r3, #5
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4413      	add	r3, r2
 80020b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	78fa      	ldrb	r2, [r7, #3]
 80020ba:	0151      	lsls	r1, r2, #5
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	440a      	add	r2, r1
 80020c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80020c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c8:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	799b      	ldrb	r3, [r3, #6]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d01b      	beq.n	800210a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80020d2:	78fa      	ldrb	r2, [r7, #3]
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	011b      	lsls	r3, r3, #4
 80020da:	1a9b      	subs	r3, r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	440b      	add	r3, r1
 80020e0:	3330      	adds	r3, #48	@ 0x30
 80020e2:	6819      	ldr	r1, [r3, #0]
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	015a      	lsls	r2, r3, #5
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4413      	add	r3, r2
 80020ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	1ac9      	subs	r1, r1, r3
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	4613      	mov	r3, r2
 80020fe:	011b      	lsls	r3, r3, #4
 8002100:	1a9b      	subs	r3, r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4403      	add	r3, r0
 8002106:	3338      	adds	r3, #56	@ 0x38
 8002108:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800210a:	78fa      	ldrb	r2, [r7, #3]
 800210c:	6879      	ldr	r1, [r7, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	011b      	lsls	r3, r3, #4
 8002112:	1a9b      	subs	r3, r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	440b      	add	r3, r1
 8002118:	334d      	adds	r3, #77	@ 0x4d
 800211a:	2201      	movs	r2, #1
 800211c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800211e:	78fa      	ldrb	r2, [r7, #3]
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	011b      	lsls	r3, r3, #4
 8002126:	1a9b      	subs	r3, r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	440b      	add	r3, r1
 800212c:	3344      	adds	r3, #68	@ 0x44
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002132:	78fb      	ldrb	r3, [r7, #3]
 8002134:	015a      	lsls	r2, r3, #5
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	4413      	add	r3, r2
 800213a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800213e:	461a      	mov	r2, r3
 8002140:	2301      	movs	r3, #1
 8002142:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002144:	78fa      	ldrb	r2, [r7, #3]
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	4613      	mov	r3, r2
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	1a9b      	subs	r3, r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	3326      	adds	r3, #38	@ 0x26
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800215a:	78fa      	ldrb	r2, [r7, #3]
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	4613      	mov	r3, r2
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	1a9b      	subs	r3, r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	440b      	add	r3, r1
 8002168:	3326      	adds	r3, #38	@ 0x26
 800216a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800216c:	2b02      	cmp	r3, #2
 800216e:	d110      	bne.n	8002192 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	78fa      	ldrb	r2, [r7, #3]
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f004 f9e8 	bl	800654e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800217e:	78fb      	ldrb	r3, [r7, #3]
 8002180:	015a      	lsls	r2, r3, #5
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4413      	add	r3, r2
 8002186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800218a:	461a      	mov	r2, r3
 800218c:	2310      	movs	r3, #16
 800218e:	6093      	str	r3, [r2, #8]
 8002190:	e03d      	b.n	800220e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002192:	78fa      	ldrb	r2, [r7, #3]
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	4613      	mov	r3, r2
 8002198:	011b      	lsls	r3, r3, #4
 800219a:	1a9b      	subs	r3, r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	440b      	add	r3, r1
 80021a0:	3326      	adds	r3, #38	@ 0x26
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d00a      	beq.n	80021be <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80021a8:	78fa      	ldrb	r2, [r7, #3]
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	011b      	lsls	r3, r3, #4
 80021b0:	1a9b      	subs	r3, r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	440b      	add	r3, r1
 80021b6:	3326      	adds	r3, #38	@ 0x26
 80021b8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d127      	bne.n	800220e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80021be:	78fb      	ldrb	r3, [r7, #3]
 80021c0:	015a      	lsls	r2, r3, #5
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	4413      	add	r3, r2
 80021c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	0151      	lsls	r1, r2, #5
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	440a      	add	r2, r1
 80021d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80021dc:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80021de:	78fa      	ldrb	r2, [r7, #3]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	1a9b      	subs	r3, r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	334c      	adds	r3, #76	@ 0x4c
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	334c      	adds	r3, #76	@ 0x4c
 8002202:	781a      	ldrb	r2, [r3, #0]
 8002204:	78fb      	ldrb	r3, [r7, #3]
 8002206:	4619      	mov	r1, r3
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f006 fcf9 	bl	8008c00 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	799b      	ldrb	r3, [r3, #6]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d13b      	bne.n	800228e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002216:	78fa      	ldrb	r2, [r7, #3]
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	011b      	lsls	r3, r3, #4
 800221e:	1a9b      	subs	r3, r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	440b      	add	r3, r1
 8002224:	3338      	adds	r3, #56	@ 0x38
 8002226:	6819      	ldr	r1, [r3, #0]
 8002228:	78fa      	ldrb	r2, [r7, #3]
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	011b      	lsls	r3, r3, #4
 8002230:	1a9b      	subs	r3, r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4403      	add	r3, r0
 8002236:	3328      	adds	r3, #40	@ 0x28
 8002238:	881b      	ldrh	r3, [r3, #0]
 800223a:	440b      	add	r3, r1
 800223c:	1e59      	subs	r1, r3, #1
 800223e:	78fa      	ldrb	r2, [r7, #3]
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	011b      	lsls	r3, r3, #4
 8002246:	1a9b      	subs	r3, r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4403      	add	r3, r0
 800224c:	3328      	adds	r3, #40	@ 0x28
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	fbb1 f3f3 	udiv	r3, r1, r3
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b00      	cmp	r3, #0
 800225a:	f000 8470 	beq.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800225e:	78fa      	ldrb	r2, [r7, #3]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	333c      	adds	r3, #60	@ 0x3c
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	78fa      	ldrb	r2, [r7, #3]
 8002272:	f083 0301 	eor.w	r3, r3, #1
 8002276:	b2d8      	uxtb	r0, r3
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	333c      	adds	r3, #60	@ 0x3c
 8002286:	4602      	mov	r2, r0
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	f000 bc58 	b.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	4613      	mov	r3, r2
 8002294:	011b      	lsls	r3, r3, #4
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	440b      	add	r3, r1
 800229c:	333c      	adds	r3, #60	@ 0x3c
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	78fa      	ldrb	r2, [r7, #3]
 80022a2:	f083 0301 	eor.w	r3, r3, #1
 80022a6:	b2d8      	uxtb	r0, r3
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	1a9b      	subs	r3, r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	333c      	adds	r3, #60	@ 0x3c
 80022b6:	4602      	mov	r2, r0
 80022b8:	701a      	strb	r2, [r3, #0]
 80022ba:	f000 bc40 	b.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	78fa      	ldrb	r2, [r7, #3]
 80022c4:	4611      	mov	r1, r2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f003 fb9d 	bl	8005a06 <USB_ReadChInterrupts>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f003 0320 	and.w	r3, r3, #32
 80022d2:	2b20      	cmp	r3, #32
 80022d4:	d131      	bne.n	800233a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	015a      	lsls	r2, r3, #5
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	4413      	add	r3, r2
 80022de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022e2:	461a      	mov	r2, r3
 80022e4:	2320      	movs	r3, #32
 80022e6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80022e8:	78fa      	ldrb	r2, [r7, #3]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	011b      	lsls	r3, r3, #4
 80022f0:	1a9b      	subs	r3, r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	331a      	adds	r3, #26
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	f040 841f 	bne.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002300:	78fa      	ldrb	r2, [r7, #3]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	011b      	lsls	r3, r3, #4
 8002308:	1a9b      	subs	r3, r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	331b      	adds	r3, #27
 8002310:	2201      	movs	r2, #1
 8002312:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002314:	78fa      	ldrb	r2, [r7, #3]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	1a9b      	subs	r3, r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	334d      	adds	r3, #77	@ 0x4d
 8002324:	2203      	movs	r2, #3
 8002326:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	78fa      	ldrb	r2, [r7, #3]
 800232e:	4611      	mov	r1, r2
 8002330:	4618      	mov	r0, r3
 8002332:	f004 f90c 	bl	800654e <USB_HC_Halt>
 8002336:	f000 bc02 	b.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	78fa      	ldrb	r2, [r7, #3]
 8002340:	4611      	mov	r1, r2
 8002342:	4618      	mov	r0, r3
 8002344:	f003 fb5f 	bl	8005a06 <USB_ReadChInterrupts>
 8002348:	4603      	mov	r3, r0
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b02      	cmp	r3, #2
 8002350:	f040 8305 	bne.w	800295e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002354:	78fb      	ldrb	r3, [r7, #3]
 8002356:	015a      	lsls	r2, r3, #5
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	4413      	add	r3, r2
 800235c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002360:	461a      	mov	r2, r3
 8002362:	2302      	movs	r3, #2
 8002364:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002366:	78fa      	ldrb	r2, [r7, #3]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	1a9b      	subs	r3, r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	334d      	adds	r3, #77	@ 0x4d
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d114      	bne.n	80023a6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800237c:	78fa      	ldrb	r2, [r7, #3]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	1a9b      	subs	r3, r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	334d      	adds	r3, #77	@ 0x4d
 800238c:	2202      	movs	r2, #2
 800238e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	334c      	adds	r3, #76	@ 0x4c
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]
 80023a4:	e2cc      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80023a6:	78fa      	ldrb	r2, [r7, #3]
 80023a8:	6879      	ldr	r1, [r7, #4]
 80023aa:	4613      	mov	r3, r2
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	1a9b      	subs	r3, r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	334d      	adds	r3, #77	@ 0x4d
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	2b06      	cmp	r3, #6
 80023ba:	d114      	bne.n	80023e6 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	1a9b      	subs	r3, r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	334d      	adds	r3, #77	@ 0x4d
 80023cc:	2202      	movs	r2, #2
 80023ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	334c      	adds	r3, #76	@ 0x4c
 80023e0:	2205      	movs	r2, #5
 80023e2:	701a      	strb	r2, [r3, #0]
 80023e4:	e2ac      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	334d      	adds	r3, #77	@ 0x4d
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b07      	cmp	r3, #7
 80023fa:	d00b      	beq.n	8002414 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	334d      	adds	r3, #77	@ 0x4d
 800240c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800240e:	2b09      	cmp	r3, #9
 8002410:	f040 80a6 	bne.w	8002560 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002414:	78fa      	ldrb	r2, [r7, #3]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	334d      	adds	r3, #77	@ 0x4d
 8002424:	2202      	movs	r2, #2
 8002426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	3344      	adds	r3, #68	@ 0x44
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	1c59      	adds	r1, r3, #1
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4403      	add	r3, r0
 8002448:	3344      	adds	r3, #68	@ 0x44
 800244a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800244c:	78fa      	ldrb	r2, [r7, #3]
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	4613      	mov	r3, r2
 8002452:	011b      	lsls	r3, r3, #4
 8002454:	1a9b      	subs	r3, r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	440b      	add	r3, r1
 800245a:	3344      	adds	r3, #68	@ 0x44
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d943      	bls.n	80024ea <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	3344      	adds	r3, #68	@ 0x44
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002476:	78fa      	ldrb	r2, [r7, #3]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	1a9b      	subs	r3, r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	331a      	adds	r3, #26
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d123      	bne.n	80024d4 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	1a9b      	subs	r3, r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	331b      	adds	r3, #27
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80024a0:	78fa      	ldrb	r2, [r7, #3]
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	1a9b      	subs	r3, r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	331c      	adds	r3, #28
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024b4:	78fb      	ldrb	r3, [r7, #3]
 80024b6:	015a      	lsls	r2, r3, #5
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	4413      	add	r3, r2
 80024bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	0151      	lsls	r1, r2, #5
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	440a      	add	r2, r1
 80024ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80024ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d2:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80024d4:	78fa      	ldrb	r2, [r7, #3]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	1a9b      	subs	r3, r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	334c      	adds	r3, #76	@ 0x4c
 80024e4:	2204      	movs	r2, #4
 80024e6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024e8:	e229      	b.n	800293e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80024ea:	78fa      	ldrb	r2, [r7, #3]
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	1a9b      	subs	r3, r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	440b      	add	r3, r1
 80024f8:	334c      	adds	r3, #76	@ 0x4c
 80024fa:	2202      	movs	r2, #2
 80024fc:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024fe:	78fa      	ldrb	r2, [r7, #3]
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	3326      	adds	r3, #38	@ 0x26
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00b      	beq.n	800252c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	3326      	adds	r3, #38	@ 0x26
 8002524:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002526:	2b02      	cmp	r3, #2
 8002528:	f040 8209 	bne.w	800293e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800252c:	78fb      	ldrb	r3, [r7, #3]
 800252e:	015a      	lsls	r2, r3, #5
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	4413      	add	r3, r2
 8002534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002542:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800254a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	015a      	lsls	r2, r3, #5
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4413      	add	r3, r2
 8002554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002558:	461a      	mov	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800255e:	e1ee      	b.n	800293e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	334d      	adds	r3, #77	@ 0x4d
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2b05      	cmp	r3, #5
 8002574:	f040 80c8 	bne.w	8002708 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002578:	78fa      	ldrb	r2, [r7, #3]
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	334d      	adds	r3, #77	@ 0x4d
 8002588:	2202      	movs	r2, #2
 800258a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	331b      	adds	r3, #27
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	f040 81ce 	bne.w	8002940 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80025a4:	78fa      	ldrb	r2, [r7, #3]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	3326      	adds	r3, #38	@ 0x26
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d16b      	bne.n	8002692 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80025ba:	78fa      	ldrb	r2, [r7, #3]
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	1a9b      	subs	r3, r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	3348      	adds	r3, #72	@ 0x48
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	1c59      	adds	r1, r3, #1
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	1a9b      	subs	r3, r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4403      	add	r3, r0
 80025da:	3348      	adds	r3, #72	@ 0x48
 80025dc:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80025de:	78fa      	ldrb	r2, [r7, #3]
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	3348      	adds	r3, #72	@ 0x48
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d943      	bls.n	800267c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80025f4:	78fa      	ldrb	r2, [r7, #3]
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	4613      	mov	r3, r2
 80025fa:	011b      	lsls	r3, r3, #4
 80025fc:	1a9b      	subs	r3, r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	3348      	adds	r3, #72	@ 0x48
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	331b      	adds	r3, #27
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800261c:	78fa      	ldrb	r2, [r7, #3]
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	1a9b      	subs	r3, r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	3344      	adds	r3, #68	@ 0x44
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2b02      	cmp	r3, #2
 8002630:	d809      	bhi.n	8002646 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002632:	78fa      	ldrb	r2, [r7, #3]
 8002634:	6879      	ldr	r1, [r7, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	1a9b      	subs	r3, r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	440b      	add	r3, r1
 8002640:	331c      	adds	r3, #28
 8002642:	2201      	movs	r2, #1
 8002644:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002646:	78fb      	ldrb	r3, [r7, #3]
 8002648:	015a      	lsls	r2, r3, #5
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4413      	add	r3, r2
 800264e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	78fa      	ldrb	r2, [r7, #3]
 8002656:	0151      	lsls	r1, r2, #5
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	440a      	add	r2, r1
 800265c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002664:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002666:	78fa      	ldrb	r2, [r7, #3]
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	1a9b      	subs	r3, r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	334c      	adds	r3, #76	@ 0x4c
 8002676:	2204      	movs	r2, #4
 8002678:	701a      	strb	r2, [r3, #0]
 800267a:	e014      	b.n	80026a6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	334c      	adds	r3, #76	@ 0x4c
 800268c:	2202      	movs	r2, #2
 800268e:	701a      	strb	r2, [r3, #0]
 8002690:	e009      	b.n	80026a6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002692:	78fa      	ldrb	r2, [r7, #3]
 8002694:	6879      	ldr	r1, [r7, #4]
 8002696:	4613      	mov	r3, r2
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	1a9b      	subs	r3, r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	440b      	add	r3, r1
 80026a0:	334c      	adds	r3, #76	@ 0x4c
 80026a2:	2202      	movs	r2, #2
 80026a4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026a6:	78fa      	ldrb	r2, [r7, #3]
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	4613      	mov	r3, r2
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	1a9b      	subs	r3, r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	440b      	add	r3, r1
 80026b4:	3326      	adds	r3, #38	@ 0x26
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00b      	beq.n	80026d4 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026bc:	78fa      	ldrb	r2, [r7, #3]
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	4613      	mov	r3, r2
 80026c2:	011b      	lsls	r3, r3, #4
 80026c4:	1a9b      	subs	r3, r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	3326      	adds	r3, #38	@ 0x26
 80026cc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	f040 8136 	bne.w	8002940 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80026d4:	78fb      	ldrb	r3, [r7, #3]
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026ea:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026f2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80026f4:	78fb      	ldrb	r3, [r7, #3]
 80026f6:	015a      	lsls	r2, r3, #5
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4413      	add	r3, r2
 80026fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002700:	461a      	mov	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6013      	str	r3, [r2, #0]
 8002706:	e11b      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a9b      	subs	r3, r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	334d      	adds	r3, #77	@ 0x4d
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	2b03      	cmp	r3, #3
 800271c:	f040 8081 	bne.w	8002822 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002720:	78fa      	ldrb	r2, [r7, #3]
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	334d      	adds	r3, #77	@ 0x4d
 8002730:	2202      	movs	r2, #2
 8002732:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	331b      	adds	r3, #27
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b01      	cmp	r3, #1
 8002748:	f040 80fa 	bne.w	8002940 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800274c:	78fa      	ldrb	r2, [r7, #3]
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	1a9b      	subs	r3, r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	334c      	adds	r3, #76	@ 0x4c
 800275c:	2202      	movs	r2, #2
 800275e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002760:	78fb      	ldrb	r3, [r7, #3]
 8002762:	015a      	lsls	r2, r3, #5
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	4413      	add	r3, r2
 8002768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	0151      	lsls	r1, r2, #5
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	440a      	add	r2, r1
 8002776:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800277a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002780:	78fb      	ldrb	r3, [r7, #3]
 8002782:	015a      	lsls	r2, r3, #5
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	4413      	add	r3, r2
 8002788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	0151      	lsls	r1, r2, #5
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	440a      	add	r2, r1
 8002796:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800279a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800279e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	015a      	lsls	r2, r3, #5
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	4413      	add	r3, r2
 80027a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	78fa      	ldrb	r2, [r7, #3]
 80027b0:	0151      	lsls	r1, r2, #5
 80027b2:	693a      	ldr	r2, [r7, #16]
 80027b4:	440a      	add	r2, r1
 80027b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027ba:	f023 0320 	bic.w	r3, r3, #32
 80027be:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027c0:	78fa      	ldrb	r2, [r7, #3]
 80027c2:	6879      	ldr	r1, [r7, #4]
 80027c4:	4613      	mov	r3, r2
 80027c6:	011b      	lsls	r3, r3, #4
 80027c8:	1a9b      	subs	r3, r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	3326      	adds	r3, #38	@ 0x26
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00b      	beq.n	80027ee <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027d6:	78fa      	ldrb	r2, [r7, #3]
 80027d8:	6879      	ldr	r1, [r7, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	1a9b      	subs	r3, r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	3326      	adds	r3, #38	@ 0x26
 80027e6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	f040 80a9 	bne.w	8002940 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80027ee:	78fb      	ldrb	r3, [r7, #3]
 80027f0:	015a      	lsls	r2, r3, #5
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002804:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800280c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800280e:	78fb      	ldrb	r3, [r7, #3]
 8002810:	015a      	lsls	r2, r3, #5
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4413      	add	r3, r2
 8002816:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800281a:	461a      	mov	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	e08e      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002822:	78fa      	ldrb	r2, [r7, #3]
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4613      	mov	r3, r2
 8002828:	011b      	lsls	r3, r3, #4
 800282a:	1a9b      	subs	r3, r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	440b      	add	r3, r1
 8002830:	334d      	adds	r3, #77	@ 0x4d
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b04      	cmp	r3, #4
 8002836:	d143      	bne.n	80028c0 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	1a9b      	subs	r3, r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	440b      	add	r3, r1
 8002846:	334d      	adds	r3, #77	@ 0x4d
 8002848:	2202      	movs	r2, #2
 800284a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800284c:	78fa      	ldrb	r2, [r7, #3]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	1a9b      	subs	r3, r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	334c      	adds	r3, #76	@ 0x4c
 800285c:	2202      	movs	r2, #2
 800285e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	3326      	adds	r3, #38	@ 0x26
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00a      	beq.n	800288c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002876:	78fa      	ldrb	r2, [r7, #3]
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	011b      	lsls	r3, r3, #4
 800287e:	1a9b      	subs	r3, r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	3326      	adds	r3, #38	@ 0x26
 8002886:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002888:	2b02      	cmp	r3, #2
 800288a:	d159      	bne.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800288c:	78fb      	ldrb	r3, [r7, #3]
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4413      	add	r3, r2
 8002894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028a2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028aa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80028ac:	78fb      	ldrb	r3, [r7, #3]
 80028ae:	015a      	lsls	r2, r3, #5
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4413      	add	r3, r2
 80028b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028b8:	461a      	mov	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6013      	str	r3, [r2, #0]
 80028be:	e03f      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80028c0:	78fa      	ldrb	r2, [r7, #3]
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	334d      	adds	r3, #77	@ 0x4d
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b08      	cmp	r3, #8
 80028d4:	d126      	bne.n	8002924 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4613      	mov	r3, r2
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	1a9b      	subs	r3, r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	334d      	adds	r3, #77	@ 0x4d
 80028e6:	2202      	movs	r2, #2
 80028e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	1a9b      	subs	r3, r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	3344      	adds	r3, #68	@ 0x44
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	1c59      	adds	r1, r3, #1
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	4613      	mov	r3, r2
 8002902:	011b      	lsls	r3, r3, #4
 8002904:	1a9b      	subs	r3, r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4403      	add	r3, r0
 800290a:	3344      	adds	r3, #68	@ 0x44
 800290c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800290e:	78fa      	ldrb	r2, [r7, #3]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	1a9b      	subs	r3, r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	334c      	adds	r3, #76	@ 0x4c
 800291e:	2204      	movs	r2, #4
 8002920:	701a      	strb	r2, [r3, #0]
 8002922:	e00d      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002924:	78fa      	ldrb	r2, [r7, #3]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	1a9b      	subs	r3, r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	334d      	adds	r3, #77	@ 0x4d
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b02      	cmp	r3, #2
 8002938:	f000 8100 	beq.w	8002b3c <HCD_HC_IN_IRQHandler+0xcca>
 800293c:	e000      	b.n	8002940 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800293e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002940:	78fa      	ldrb	r2, [r7, #3]
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	4613      	mov	r3, r2
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	1a9b      	subs	r3, r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	440b      	add	r3, r1
 800294e:	334c      	adds	r3, #76	@ 0x4c
 8002950:	781a      	ldrb	r2, [r3, #0]
 8002952:	78fb      	ldrb	r3, [r7, #3]
 8002954:	4619      	mov	r1, r3
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f006 f952 	bl	8008c00 <HAL_HCD_HC_NotifyURBChange_Callback>
 800295c:	e0ef      	b.n	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	78fa      	ldrb	r2, [r7, #3]
 8002964:	4611      	mov	r1, r2
 8002966:	4618      	mov	r0, r3
 8002968:	f003 f84d 	bl	8005a06 <USB_ReadChInterrupts>
 800296c:	4603      	mov	r3, r0
 800296e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002972:	2b40      	cmp	r3, #64	@ 0x40
 8002974:	d12f      	bne.n	80029d6 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002976:	78fb      	ldrb	r3, [r7, #3]
 8002978:	015a      	lsls	r2, r3, #5
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	4413      	add	r3, r2
 800297e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002982:	461a      	mov	r2, r3
 8002984:	2340      	movs	r3, #64	@ 0x40
 8002986:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002988:	78fa      	ldrb	r2, [r7, #3]
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	4613      	mov	r3, r2
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	1a9b      	subs	r3, r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	334d      	adds	r3, #77	@ 0x4d
 8002998:	2205      	movs	r2, #5
 800299a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800299c:	78fa      	ldrb	r2, [r7, #3]
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	4613      	mov	r3, r2
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	1a9b      	subs	r3, r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	331a      	adds	r3, #26
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d109      	bne.n	80029c6 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80029b2:	78fa      	ldrb	r2, [r7, #3]
 80029b4:	6879      	ldr	r1, [r7, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	1a9b      	subs	r3, r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	440b      	add	r3, r1
 80029c0:	3344      	adds	r3, #68	@ 0x44
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	78fa      	ldrb	r2, [r7, #3]
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f003 fdbd 	bl	800654e <USB_HC_Halt>
 80029d4:	e0b3      	b.n	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	78fa      	ldrb	r2, [r7, #3]
 80029dc:	4611      	mov	r1, r2
 80029de:	4618      	mov	r0, r3
 80029e0:	f003 f811 	bl	8005a06 <USB_ReadChInterrupts>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f003 0310 	and.w	r3, r3, #16
 80029ea:	2b10      	cmp	r3, #16
 80029ec:	f040 80a7 	bne.w	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80029f0:	78fa      	ldrb	r2, [r7, #3]
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	4613      	mov	r3, r2
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	1a9b      	subs	r3, r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	3326      	adds	r3, #38	@ 0x26
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d11b      	bne.n	8002a3e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	1a9b      	subs	r3, r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	3344      	adds	r3, #68	@ 0x44
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002a1a:	78fa      	ldrb	r2, [r7, #3]
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	1a9b      	subs	r3, r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	440b      	add	r3, r1
 8002a28:	334d      	adds	r3, #77	@ 0x4d
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	4611      	mov	r1, r2
 8002a36:	4618      	mov	r0, r3
 8002a38:	f003 fd89 	bl	800654e <USB_HC_Halt>
 8002a3c:	e03f      	b.n	8002abe <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a3e:	78fa      	ldrb	r2, [r7, #3]
 8002a40:	6879      	ldr	r1, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	1a9b      	subs	r3, r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	3326      	adds	r3, #38	@ 0x26
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	3326      	adds	r3, #38	@ 0x26
 8002a64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d129      	bne.n	8002abe <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a6a:	78fa      	ldrb	r2, [r7, #3]
 8002a6c:	6879      	ldr	r1, [r7, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	1a9b      	subs	r3, r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	440b      	add	r3, r1
 8002a78:	3344      	adds	r3, #68	@ 0x44
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	799b      	ldrb	r3, [r3, #6]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00a      	beq.n	8002a9c <HCD_HC_IN_IRQHandler+0xc2a>
 8002a86:	78fa      	ldrb	r2, [r7, #3]
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	1a9b      	subs	r3, r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	440b      	add	r3, r1
 8002a94:	331b      	adds	r3, #27
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d110      	bne.n	8002abe <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002a9c:	78fa      	ldrb	r2, [r7, #3]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	334d      	adds	r3, #77	@ 0x4d
 8002aac:	2204      	movs	r2, #4
 8002aae:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	78fa      	ldrb	r2, [r7, #3]
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f003 fd48 	bl	800654e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	011b      	lsls	r3, r3, #4
 8002ac6:	1a9b      	subs	r3, r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	440b      	add	r3, r1
 8002acc:	331b      	adds	r3, #27
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d129      	bne.n	8002b28 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	1a9b      	subs	r3, r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	331b      	adds	r3, #27
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	015a      	lsls	r2, r3, #5
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	4413      	add	r3, r2
 8002af0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	78fa      	ldrb	r2, [r7, #3]
 8002af8:	0151      	lsls	r1, r2, #5
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	440a      	add	r2, r1
 8002afe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b06:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002b08:	78fb      	ldrb	r3, [r7, #3]
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	78fa      	ldrb	r2, [r7, #3]
 8002b18:	0151      	lsls	r1, r2, #5
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	440a      	add	r2, r1
 8002b1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b22:	f043 0320 	orr.w	r3, r3, #32
 8002b26:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	015a      	lsls	r2, r3, #5
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b34:	461a      	mov	r2, r3
 8002b36:	2310      	movs	r3, #16
 8002b38:	6093      	str	r3, [r2, #8]
 8002b3a:	e000      	b.n	8002b3e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002b3c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	78fa      	ldrb	r2, [r7, #3]
 8002b60:	4611      	mov	r1, r2
 8002b62:	4618      	mov	r0, r3
 8002b64:	f002 ff4f 	bl	8005a06 <USB_ReadChInterrupts>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d11b      	bne.n	8002baa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002b72:	78fb      	ldrb	r3, [r7, #3]
 8002b74:	015a      	lsls	r2, r3, #5
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	4413      	add	r3, r2
 8002b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b7e:	461a      	mov	r2, r3
 8002b80:	2304      	movs	r3, #4
 8002b82:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	1a9b      	subs	r3, r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	334d      	adds	r3, #77	@ 0x4d
 8002b94:	2207      	movs	r2, #7
 8002b96:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	78fa      	ldrb	r2, [r7, #3]
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f003 fcd4 	bl	800654e <USB_HC_Halt>
 8002ba6:	f000 bc89 	b.w	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f002 ff27 	bl	8005a06 <USB_ReadChInterrupts>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	f003 0320 	and.w	r3, r3, #32
 8002bbe:	2b20      	cmp	r3, #32
 8002bc0:	f040 8082 	bne.w	8002cc8 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002bc4:	78fb      	ldrb	r3, [r7, #3]
 8002bc6:	015a      	lsls	r2, r3, #5
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	4413      	add	r3, r2
 8002bcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	2320      	movs	r3, #32
 8002bd4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	3319      	adds	r3, #25
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d124      	bne.n	8002c36 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	3319      	adds	r3, #25
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	4613      	mov	r3, r2
 8002c06:	011b      	lsls	r3, r3, #4
 8002c08:	1a9b      	subs	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	334c      	adds	r3, #76	@ 0x4c
 8002c10:	2202      	movs	r2, #2
 8002c12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	334d      	adds	r3, #77	@ 0x4d
 8002c24:	2203      	movs	r2, #3
 8002c26:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	78fa      	ldrb	r2, [r7, #3]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f003 fc8c 	bl	800654e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	440b      	add	r3, r1
 8002c44:	331a      	adds	r3, #26
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	f040 8437 	bne.w	80034bc <HCD_HC_OUT_IRQHandler+0x978>
 8002c4e:	78fa      	ldrb	r2, [r7, #3]
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	011b      	lsls	r3, r3, #4
 8002c56:	1a9b      	subs	r3, r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	440b      	add	r3, r1
 8002c5c:	331b      	adds	r3, #27
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f040 842b 	bne.w	80034bc <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002c66:	78fa      	ldrb	r2, [r7, #3]
 8002c68:	6879      	ldr	r1, [r7, #4]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	1a9b      	subs	r3, r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	440b      	add	r3, r1
 8002c74:	3326      	adds	r3, #38	@ 0x26
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d009      	beq.n	8002c90 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	331b      	adds	r3, #27
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	334d      	adds	r3, #77	@ 0x4d
 8002ca0:	2203      	movs	r2, #3
 8002ca2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	4611      	mov	r1, r2
 8002cac:	4618      	mov	r0, r3
 8002cae:	f003 fc4e 	bl	800654e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002cb2:	78fa      	ldrb	r2, [r7, #3]
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	1a9b      	subs	r3, r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	440b      	add	r3, r1
 8002cc0:	3344      	adds	r3, #68	@ 0x44
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e3f9      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	78fa      	ldrb	r2, [r7, #3]
 8002cce:	4611      	mov	r1, r2
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f002 fe98 	bl	8005a06 <USB_ReadChInterrupts>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ce0:	d111      	bne.n	8002d06 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002ce2:	78fb      	ldrb	r3, [r7, #3]
 8002ce4:	015a      	lsls	r2, r3, #5
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4413      	add	r3, r2
 8002cea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cf4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	78fa      	ldrb	r2, [r7, #3]
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f003 fc25 	bl	800654e <USB_HC_Halt>
 8002d04:	e3da      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	4611      	mov	r1, r2
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f002 fe79 	bl	8005a06 <USB_ReadChInterrupts>
 8002d14:	4603      	mov	r3, r0
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d168      	bne.n	8002df0 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d1e:	78fa      	ldrb	r2, [r7, #3]
 8002d20:	6879      	ldr	r1, [r7, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	011b      	lsls	r3, r3, #4
 8002d26:	1a9b      	subs	r3, r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	3344      	adds	r3, #68	@ 0x44
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	78fa      	ldrb	r2, [r7, #3]
 8002d38:	4611      	mov	r1, r2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f002 fe63 	bl	8005a06 <USB_ReadChInterrupts>
 8002d40:	4603      	mov	r3, r0
 8002d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d46:	2b40      	cmp	r3, #64	@ 0x40
 8002d48:	d112      	bne.n	8002d70 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	3319      	adds	r3, #25
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002d5e:	78fb      	ldrb	r3, [r7, #3]
 8002d60:	015a      	lsls	r2, r3, #5
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	4413      	add	r3, r2
 8002d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	2340      	movs	r3, #64	@ 0x40
 8002d6e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	331b      	adds	r3, #27
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d019      	beq.n	8002dba <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d86:	78fa      	ldrb	r2, [r7, #3]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	011b      	lsls	r3, r3, #4
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	440b      	add	r3, r1
 8002d94:	331b      	adds	r3, #27
 8002d96:	2200      	movs	r2, #0
 8002d98:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d9a:	78fb      	ldrb	r3, [r7, #3]
 8002d9c:	015a      	lsls	r2, r3, #5
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	4413      	add	r3, r2
 8002da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	78fa      	ldrb	r2, [r7, #3]
 8002daa:	0151      	lsls	r1, r2, #5
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	440a      	add	r2, r1
 8002db0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002db4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002db8:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	015a      	lsls	r2, r3, #5
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	2301      	movs	r3, #1
 8002dca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002dcc:	78fa      	ldrb	r2, [r7, #3]
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	1a9b      	subs	r3, r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	334d      	adds	r3, #77	@ 0x4d
 8002ddc:	2201      	movs	r2, #1
 8002dde:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	78fa      	ldrb	r2, [r7, #3]
 8002de6:	4611      	mov	r1, r2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f003 fbb0 	bl	800654e <USB_HC_Halt>
 8002dee:	e365      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	4611      	mov	r1, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f002 fe04 	bl	8005a06 <USB_ReadChInterrupts>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e04:	2b40      	cmp	r3, #64	@ 0x40
 8002e06:	d139      	bne.n	8002e7c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	334d      	adds	r3, #77	@ 0x4d
 8002e18:	2205      	movs	r2, #5
 8002e1a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002e1c:	78fa      	ldrb	r2, [r7, #3]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	331a      	adds	r3, #26
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d109      	bne.n	8002e46 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e32:	78fa      	ldrb	r2, [r7, #3]
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	1a9b      	subs	r3, r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	440b      	add	r3, r1
 8002e40:	3319      	adds	r3, #25
 8002e42:	2201      	movs	r2, #1
 8002e44:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	011b      	lsls	r3, r3, #4
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	440b      	add	r3, r1
 8002e54:	3344      	adds	r3, #68	@ 0x44
 8002e56:	2200      	movs	r2, #0
 8002e58:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	78fa      	ldrb	r2, [r7, #3]
 8002e60:	4611      	mov	r1, r2
 8002e62:	4618      	mov	r0, r3
 8002e64:	f003 fb73 	bl	800654e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e68:	78fb      	ldrb	r3, [r7, #3]
 8002e6a:	015a      	lsls	r2, r3, #5
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	4413      	add	r3, r2
 8002e70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e74:	461a      	mov	r2, r3
 8002e76:	2340      	movs	r3, #64	@ 0x40
 8002e78:	6093      	str	r3, [r2, #8]
 8002e7a:	e31f      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	78fa      	ldrb	r2, [r7, #3]
 8002e82:	4611      	mov	r1, r2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f002 fdbe 	bl	8005a06 <USB_ReadChInterrupts>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d11a      	bne.n	8002eca <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002e94:	78fb      	ldrb	r3, [r7, #3]
 8002e96:	015a      	lsls	r2, r3, #5
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	2308      	movs	r3, #8
 8002ea4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	1a9b      	subs	r3, r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	334d      	adds	r3, #77	@ 0x4d
 8002eb6:	2206      	movs	r2, #6
 8002eb8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	78fa      	ldrb	r2, [r7, #3]
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f003 fb43 	bl	800654e <USB_HC_Halt>
 8002ec8:	e2f8      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	78fa      	ldrb	r2, [r7, #3]
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f002 fd97 	bl	8005a06 <USB_ReadChInterrupts>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	2b10      	cmp	r3, #16
 8002ee0:	d144      	bne.n	8002f6c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	3344      	adds	r3, #68	@ 0x44
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	334d      	adds	r3, #77	@ 0x4d
 8002f06:	2204      	movs	r2, #4
 8002f08:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	3319      	adds	r3, #25
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d114      	bne.n	8002f4a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002f20:	78fa      	ldrb	r2, [r7, #3]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3318      	adds	r3, #24
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d109      	bne.n	8002f4a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002f36:	78fa      	ldrb	r2, [r7, #3]
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	1a9b      	subs	r3, r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	440b      	add	r3, r1
 8002f44:	3319      	adds	r3, #25
 8002f46:	2201      	movs	r2, #1
 8002f48:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f003 fafb 	bl	800654e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f58:	78fb      	ldrb	r3, [r7, #3]
 8002f5a:	015a      	lsls	r2, r3, #5
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	4413      	add	r3, r2
 8002f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f64:	461a      	mov	r2, r3
 8002f66:	2310      	movs	r3, #16
 8002f68:	6093      	str	r3, [r2, #8]
 8002f6a:	e2a7      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	4611      	mov	r1, r2
 8002f74:	4618      	mov	r0, r3
 8002f76:	f002 fd46 	bl	8005a06 <USB_ReadChInterrupts>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f80:	2b80      	cmp	r3, #128	@ 0x80
 8002f82:	f040 8083 	bne.w	800308c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	799b      	ldrb	r3, [r3, #6]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d111      	bne.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002f8e:	78fa      	ldrb	r2, [r7, #3]
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	4613      	mov	r3, r2
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	1a9b      	subs	r3, r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	440b      	add	r3, r1
 8002f9c:	334d      	adds	r3, #77	@ 0x4d
 8002f9e:	2207      	movs	r2, #7
 8002fa0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	78fa      	ldrb	r2, [r7, #3]
 8002fa8:	4611      	mov	r1, r2
 8002faa:	4618      	mov	r0, r3
 8002fac:	f003 facf 	bl	800654e <USB_HC_Halt>
 8002fb0:	e062      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002fb2:	78fa      	ldrb	r2, [r7, #3]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	011b      	lsls	r3, r3, #4
 8002fba:	1a9b      	subs	r3, r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	440b      	add	r3, r1
 8002fc0:	3344      	adds	r3, #68	@ 0x44
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	1c59      	adds	r1, r3, #1
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	011b      	lsls	r3, r3, #4
 8002fcc:	1a9b      	subs	r3, r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4403      	add	r3, r0
 8002fd2:	3344      	adds	r3, #68	@ 0x44
 8002fd4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fd6:	78fa      	ldrb	r2, [r7, #3]
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	011b      	lsls	r3, r3, #4
 8002fde:	1a9b      	subs	r3, r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	3344      	adds	r3, #68	@ 0x44
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d922      	bls.n	8003032 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	1a9b      	subs	r3, r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3344      	adds	r3, #68	@ 0x44
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003000:	78fa      	ldrb	r2, [r7, #3]
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	011b      	lsls	r3, r3, #4
 8003008:	1a9b      	subs	r3, r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	334c      	adds	r3, #76	@ 0x4c
 8003010:	2204      	movs	r2, #4
 8003012:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003014:	78fa      	ldrb	r2, [r7, #3]
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	4613      	mov	r3, r2
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	1a9b      	subs	r3, r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	334c      	adds	r3, #76	@ 0x4c
 8003024:	781a      	ldrb	r2, [r3, #0]
 8003026:	78fb      	ldrb	r3, [r7, #3]
 8003028:	4619      	mov	r1, r3
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f005 fde8 	bl	8008c00 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003030:	e022      	b.n	8003078 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	1a9b      	subs	r3, r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	440b      	add	r3, r1
 8003040:	334c      	adds	r3, #76	@ 0x4c
 8003042:	2202      	movs	r2, #2
 8003044:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	015a      	lsls	r2, r3, #5
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4413      	add	r3, r2
 800304e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800305c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003064:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003066:	78fb      	ldrb	r3, [r7, #3]
 8003068:	015a      	lsls	r2, r3, #5
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4413      	add	r3, r2
 800306e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003072:	461a      	mov	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003078:	78fb      	ldrb	r3, [r7, #3]
 800307a:	015a      	lsls	r2, r3, #5
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	4413      	add	r3, r2
 8003080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003084:	461a      	mov	r2, r3
 8003086:	2380      	movs	r3, #128	@ 0x80
 8003088:	6093      	str	r3, [r2, #8]
 800308a:	e217      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	78fa      	ldrb	r2, [r7, #3]
 8003092:	4611      	mov	r1, r2
 8003094:	4618      	mov	r0, r3
 8003096:	f002 fcb6 	bl	8005a06 <USB_ReadChInterrupts>
 800309a:	4603      	mov	r3, r0
 800309c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a4:	d11b      	bne.n	80030de <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80030a6:	78fa      	ldrb	r2, [r7, #3]
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	4613      	mov	r3, r2
 80030ac:	011b      	lsls	r3, r3, #4
 80030ae:	1a9b      	subs	r3, r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	440b      	add	r3, r1
 80030b4:	334d      	adds	r3, #77	@ 0x4d
 80030b6:	2209      	movs	r2, #9
 80030b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	78fa      	ldrb	r2, [r7, #3]
 80030c0:	4611      	mov	r1, r2
 80030c2:	4618      	mov	r0, r3
 80030c4:	f003 fa43 	bl	800654e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80030c8:	78fb      	ldrb	r3, [r7, #3]
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030d4:	461a      	mov	r2, r3
 80030d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030da:	6093      	str	r3, [r2, #8]
 80030dc:	e1ee      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	4611      	mov	r1, r2
 80030e6:	4618      	mov	r0, r3
 80030e8:	f002 fc8d 	bl	8005a06 <USB_ReadChInterrupts>
 80030ec:	4603      	mov	r3, r0
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	f040 81df 	bne.w	80034b6 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80030f8:	78fb      	ldrb	r3, [r7, #3]
 80030fa:	015a      	lsls	r2, r3, #5
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	4413      	add	r3, r2
 8003100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003104:	461a      	mov	r2, r3
 8003106:	2302      	movs	r3, #2
 8003108:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	4613      	mov	r3, r2
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	1a9b      	subs	r3, r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	440b      	add	r3, r1
 8003118:	334d      	adds	r3, #77	@ 0x4d
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	2b01      	cmp	r3, #1
 800311e:	f040 8093 	bne.w	8003248 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003122:	78fa      	ldrb	r2, [r7, #3]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	1a9b      	subs	r3, r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	440b      	add	r3, r1
 8003130:	334d      	adds	r3, #77	@ 0x4d
 8003132:	2202      	movs	r2, #2
 8003134:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003136:	78fa      	ldrb	r2, [r7, #3]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	440b      	add	r3, r1
 8003144:	334c      	adds	r3, #76	@ 0x4c
 8003146:	2201      	movs	r2, #1
 8003148:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800314a:	78fa      	ldrb	r2, [r7, #3]
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	3326      	adds	r3, #38	@ 0x26
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b02      	cmp	r3, #2
 800315e:	d00b      	beq.n	8003178 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003160:	78fa      	ldrb	r2, [r7, #3]
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	3326      	adds	r3, #38	@ 0x26
 8003170:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003172:	2b03      	cmp	r3, #3
 8003174:	f040 8190 	bne.w	8003498 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	799b      	ldrb	r3, [r3, #6]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d115      	bne.n	80031ac <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003180:	78fa      	ldrb	r2, [r7, #3]
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	4613      	mov	r3, r2
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	440b      	add	r3, r1
 800318e:	333d      	adds	r3, #61	@ 0x3d
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	78fa      	ldrb	r2, [r7, #3]
 8003194:	f083 0301 	eor.w	r3, r3, #1
 8003198:	b2d8      	uxtb	r0, r3
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	333d      	adds	r3, #61	@ 0x3d
 80031a8:	4602      	mov	r2, r0
 80031aa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	799b      	ldrb	r3, [r3, #6]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	f040 8171 	bne.w	8003498 <HCD_HC_OUT_IRQHandler+0x954>
 80031b6:	78fa      	ldrb	r2, [r7, #3]
 80031b8:	6879      	ldr	r1, [r7, #4]
 80031ba:	4613      	mov	r3, r2
 80031bc:	011b      	lsls	r3, r3, #4
 80031be:	1a9b      	subs	r3, r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	440b      	add	r3, r1
 80031c4:	3334      	adds	r3, #52	@ 0x34
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 8165 	beq.w	8003498 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80031ce:	78fa      	ldrb	r2, [r7, #3]
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	1a9b      	subs	r3, r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	440b      	add	r3, r1
 80031dc:	3334      	adds	r3, #52	@ 0x34
 80031de:	6819      	ldr	r1, [r3, #0]
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4403      	add	r3, r0
 80031ee:	3328      	adds	r3, #40	@ 0x28
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	440b      	add	r3, r1
 80031f4:	1e59      	subs	r1, r3, #1
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4403      	add	r3, r0
 8003204:	3328      	adds	r3, #40	@ 0x28
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	fbb1 f3f3 	udiv	r3, r1, r3
 800320c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 813f 	beq.w	8003498 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	6879      	ldr	r1, [r7, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	1a9b      	subs	r3, r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	440b      	add	r3, r1
 8003228:	333d      	adds	r3, #61	@ 0x3d
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	78fa      	ldrb	r2, [r7, #3]
 800322e:	f083 0301 	eor.w	r3, r3, #1
 8003232:	b2d8      	uxtb	r0, r3
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4613      	mov	r3, r2
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	1a9b      	subs	r3, r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	440b      	add	r3, r1
 8003240:	333d      	adds	r3, #61	@ 0x3d
 8003242:	4602      	mov	r2, r0
 8003244:	701a      	strb	r2, [r3, #0]
 8003246:	e127      	b.n	8003498 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	334d      	adds	r3, #77	@ 0x4d
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b03      	cmp	r3, #3
 800325c:	d120      	bne.n	80032a0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	334d      	adds	r3, #77	@ 0x4d
 800326e:	2202      	movs	r2, #2
 8003270:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003272:	78fa      	ldrb	r2, [r7, #3]
 8003274:	6879      	ldr	r1, [r7, #4]
 8003276:	4613      	mov	r3, r2
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	1a9b      	subs	r3, r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	440b      	add	r3, r1
 8003280:	331b      	adds	r3, #27
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	2b01      	cmp	r3, #1
 8003286:	f040 8107 	bne.w	8003498 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	334c      	adds	r3, #76	@ 0x4c
 800329a:	2202      	movs	r2, #2
 800329c:	701a      	strb	r2, [r3, #0]
 800329e:	e0fb      	b.n	8003498 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80032a0:	78fa      	ldrb	r2, [r7, #3]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	011b      	lsls	r3, r3, #4
 80032a8:	1a9b      	subs	r3, r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	334d      	adds	r3, #77	@ 0x4d
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d13a      	bne.n	800332c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	334d      	adds	r3, #77	@ 0x4d
 80032c6:	2202      	movs	r2, #2
 80032c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	334c      	adds	r3, #76	@ 0x4c
 80032da:	2202      	movs	r2, #2
 80032dc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	6879      	ldr	r1, [r7, #4]
 80032e2:	4613      	mov	r3, r2
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	1a9b      	subs	r3, r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	440b      	add	r3, r1
 80032ec:	331b      	adds	r3, #27
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	f040 80d1 	bne.w	8003498 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	331b      	adds	r3, #27
 8003306:	2200      	movs	r2, #0
 8003308:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800330a:	78fb      	ldrb	r3, [r7, #3]
 800330c:	015a      	lsls	r2, r3, #5
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	4413      	add	r3, r2
 8003312:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	78fa      	ldrb	r2, [r7, #3]
 800331a:	0151      	lsls	r1, r2, #5
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	440a      	add	r2, r1
 8003320:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003324:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003328:	6053      	str	r3, [r2, #4]
 800332a:	e0b5      	b.n	8003498 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800332c:	78fa      	ldrb	r2, [r7, #3]
 800332e:	6879      	ldr	r1, [r7, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	334d      	adds	r3, #77	@ 0x4d
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b05      	cmp	r3, #5
 8003340:	d114      	bne.n	800336c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	011b      	lsls	r3, r3, #4
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	334d      	adds	r3, #77	@ 0x4d
 8003352:	2202      	movs	r2, #2
 8003354:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	1a9b      	subs	r3, r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	334c      	adds	r3, #76	@ 0x4c
 8003366:	2202      	movs	r2, #2
 8003368:	701a      	strb	r2, [r3, #0]
 800336a:	e095      	b.n	8003498 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	334d      	adds	r3, #77	@ 0x4d
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b06      	cmp	r3, #6
 8003380:	d114      	bne.n	80033ac <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	334d      	adds	r3, #77	@ 0x4d
 8003392:	2202      	movs	r2, #2
 8003394:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	440b      	add	r3, r1
 80033a4:	334c      	adds	r3, #76	@ 0x4c
 80033a6:	2205      	movs	r2, #5
 80033a8:	701a      	strb	r2, [r3, #0]
 80033aa:	e075      	b.n	8003498 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	334d      	adds	r3, #77	@ 0x4d
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	2b07      	cmp	r3, #7
 80033c0:	d00a      	beq.n	80033d8 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	440b      	add	r3, r1
 80033d0:	334d      	adds	r3, #77	@ 0x4d
 80033d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033d4:	2b09      	cmp	r3, #9
 80033d6:	d170      	bne.n	80034ba <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	334d      	adds	r3, #77	@ 0x4d
 80033e8:	2202      	movs	r2, #2
 80033ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	011b      	lsls	r3, r3, #4
 80033f4:	1a9b      	subs	r3, r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	3344      	adds	r3, #68	@ 0x44
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	1c59      	adds	r1, r3, #1
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4403      	add	r3, r0
 800340c:	3344      	adds	r3, #68	@ 0x44
 800340e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003410:	78fa      	ldrb	r2, [r7, #3]
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	1a9b      	subs	r3, r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	3344      	adds	r3, #68	@ 0x44
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2b02      	cmp	r3, #2
 8003424:	d914      	bls.n	8003450 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003426:	78fa      	ldrb	r2, [r7, #3]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	4613      	mov	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	3344      	adds	r3, #68	@ 0x44
 8003436:	2200      	movs	r2, #0
 8003438:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	334c      	adds	r3, #76	@ 0x4c
 800344a:	2204      	movs	r2, #4
 800344c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800344e:	e022      	b.n	8003496 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	334c      	adds	r3, #76	@ 0x4c
 8003460:	2202      	movs	r2, #2
 8003462:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003464:	78fb      	ldrb	r3, [r7, #3]
 8003466:	015a      	lsls	r2, r3, #5
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4413      	add	r3, r2
 800346c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800347a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003482:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003484:	78fb      	ldrb	r3, [r7, #3]
 8003486:	015a      	lsls	r2, r3, #5
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4413      	add	r3, r2
 800348c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003490:	461a      	mov	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003496:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	1a9b      	subs	r3, r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	334c      	adds	r3, #76	@ 0x4c
 80034a8:	781a      	ldrb	r2, [r3, #0]
 80034aa:	78fb      	ldrb	r3, [r7, #3]
 80034ac:	4619      	mov	r1, r3
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f005 fba6 	bl	8008c00 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034b4:	e002      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80034b6:	bf00      	nop
 80034b8:	e000      	b.n	80034bc <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80034ba:	bf00      	nop
  }
}
 80034bc:	3718      	adds	r7, #24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b08a      	sub	sp, #40	@ 0x28
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	0c5b      	lsrs	r3, r3, #17
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	091b      	lsrs	r3, r3, #4
 80034f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d004      	beq.n	8003508 <HCD_RXQLVL_IRQHandler+0x46>
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2b05      	cmp	r3, #5
 8003502:	f000 80b6 	beq.w	8003672 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003506:	e0b7      	b.n	8003678 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b00      	cmp	r3, #0
 800350c:	f000 80b3 	beq.w	8003676 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003510:	6879      	ldr	r1, [r7, #4]
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4613      	mov	r3, r2
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	1a9b      	subs	r3, r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	332c      	adds	r3, #44	@ 0x2c
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 80a7 	beq.w	8003676 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003528:	6879      	ldr	r1, [r7, #4]
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4613      	mov	r3, r2
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	3338      	adds	r3, #56	@ 0x38
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	18d1      	adds	r1, r2, r3
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4403      	add	r3, r0
 800354c:	3334      	adds	r3, #52	@ 0x34
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4299      	cmp	r1, r3
 8003552:	f200 8083 	bhi.w	800365c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4613      	mov	r3, r2
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	332c      	adds	r3, #44	@ 0x2c
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	b292      	uxth	r2, r2
 8003570:	4619      	mov	r1, r3
 8003572:	f002 f9dd 	bl	8005930 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	4613      	mov	r3, r2
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	440b      	add	r3, r1
 8003584:	332c      	adds	r3, #44	@ 0x2c
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	18d1      	adds	r1, r2, r3
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4613      	mov	r3, r2
 8003592:	011b      	lsls	r3, r3, #4
 8003594:	1a9b      	subs	r3, r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4403      	add	r3, r0
 800359a:	332c      	adds	r3, #44	@ 0x2c
 800359c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4613      	mov	r3, r2
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	3338      	adds	r3, #56	@ 0x38
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	18d1      	adds	r1, r2, r3
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4613      	mov	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4403      	add	r3, r0
 80035c2:	3338      	adds	r3, #56	@ 0x38
 80035c4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	015a      	lsls	r2, r3, #5
 80035ca:	6a3b      	ldr	r3, [r7, #32]
 80035cc:	4413      	add	r3, r2
 80035ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	0cdb      	lsrs	r3, r3, #19
 80035d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035da:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80035dc:	6879      	ldr	r1, [r7, #4]
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4613      	mov	r3, r2
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	3328      	adds	r3, #40	@ 0x28
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d13f      	bne.n	8003676 <HCD_RXQLVL_IRQHandler+0x1b4>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d03c      	beq.n	8003676 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	015a      	lsls	r2, r3, #5
 8003600:	6a3b      	ldr	r3, [r7, #32]
 8003602:	4413      	add	r3, r2
 8003604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003612:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800361a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	015a      	lsls	r2, r3, #5
 8003620:	6a3b      	ldr	r3, [r7, #32]
 8003622:	4413      	add	r3, r2
 8003624:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003628:	461a      	mov	r2, r3
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4613      	mov	r3, r2
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	440b      	add	r3, r1
 800363c:	333c      	adds	r3, #60	@ 0x3c
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	f083 0301 	eor.w	r3, r3, #1
 8003644:	b2d8      	uxtb	r0, r3
 8003646:	6879      	ldr	r1, [r7, #4]
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4613      	mov	r3, r2
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	1a9b      	subs	r3, r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	440b      	add	r3, r1
 8003654:	333c      	adds	r3, #60	@ 0x3c
 8003656:	4602      	mov	r2, r0
 8003658:	701a      	strb	r2, [r3, #0]
      break;
 800365a:	e00c      	b.n	8003676 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4613      	mov	r3, r2
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	1a9b      	subs	r3, r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	334c      	adds	r3, #76	@ 0x4c
 800366c:	2204      	movs	r2, #4
 800366e:	701a      	strb	r2, [r3, #0]
      break;
 8003670:	e001      	b.n	8003676 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003672:	bf00      	nop
 8003674:	e000      	b.n	8003678 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003676:	bf00      	nop
  }
}
 8003678:	bf00      	nop
 800367a:	3728      	adds	r7, #40	@ 0x28
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80036ac:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d10b      	bne.n	80036d0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d102      	bne.n	80036c8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f005 fa80 	bl	8008bc8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f043 0302 	orr.w	r3, r3, #2
 80036ce:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0308 	and.w	r3, r3, #8
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d132      	bne.n	8003740 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	f043 0308 	orr.w	r3, r3, #8
 80036e0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d126      	bne.n	800373a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7a5b      	ldrb	r3, [r3, #9]
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d113      	bne.n	800371c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80036fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036fe:	d106      	bne.n	800370e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2102      	movs	r1, #2
 8003706:	4618      	mov	r0, r3
 8003708:	f002 faa2 	bl	8005c50 <USB_InitFSLSPClkSel>
 800370c:	e011      	b.n	8003732 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2101      	movs	r1, #1
 8003714:	4618      	mov	r0, r3
 8003716:	f002 fa9b 	bl	8005c50 <USB_InitFSLSPClkSel>
 800371a:	e00a      	b.n	8003732 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	79db      	ldrb	r3, [r3, #7]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d106      	bne.n	8003732 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800372a:	461a      	mov	r2, r3
 800372c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003730:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f005 fa72 	bl	8008c1c <HAL_HCD_PortEnabled_Callback>
 8003738:	e002      	b.n	8003740 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f005 fa7c 	bl	8008c38 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f003 0320 	and.w	r3, r3, #32
 8003746:	2b20      	cmp	r3, #32
 8003748:	d103      	bne.n	8003752 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	f043 0320 	orr.w	r3, r3, #32
 8003750:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003758:	461a      	mov	r2, r3
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	6013      	str	r3, [r2, #0]
}
 800375e:	bf00      	nop
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e12b      	b.n	80039d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d106      	bne.n	8003794 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7fd f962 	bl	8000a58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2224      	movs	r2, #36	@ 0x24
 8003798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0201 	bic.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037cc:	f001 fa20 	bl	8004c10 <HAL_RCC_GetPCLK1Freq>
 80037d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	4a81      	ldr	r2, [pc, #516]	@ (80039dc <HAL_I2C_Init+0x274>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d807      	bhi.n	80037ec <HAL_I2C_Init+0x84>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4a80      	ldr	r2, [pc, #512]	@ (80039e0 <HAL_I2C_Init+0x278>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	bf94      	ite	ls
 80037e4:	2301      	movls	r3, #1
 80037e6:	2300      	movhi	r3, #0
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	e006      	b.n	80037fa <HAL_I2C_Init+0x92>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4a7d      	ldr	r2, [pc, #500]	@ (80039e4 <HAL_I2C_Init+0x27c>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	bf94      	ite	ls
 80037f4:	2301      	movls	r3, #1
 80037f6:	2300      	movhi	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e0e7      	b.n	80039d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	4a78      	ldr	r2, [pc, #480]	@ (80039e8 <HAL_I2C_Init+0x280>)
 8003806:	fba2 2303 	umull	r2, r3, r2, r3
 800380a:	0c9b      	lsrs	r3, r3, #18
 800380c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	430a      	orrs	r2, r1
 8003820:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	4a6a      	ldr	r2, [pc, #424]	@ (80039dc <HAL_I2C_Init+0x274>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d802      	bhi.n	800383c <HAL_I2C_Init+0xd4>
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	3301      	adds	r3, #1
 800383a:	e009      	b.n	8003850 <HAL_I2C_Init+0xe8>
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003842:	fb02 f303 	mul.w	r3, r2, r3
 8003846:	4a69      	ldr	r2, [pc, #420]	@ (80039ec <HAL_I2C_Init+0x284>)
 8003848:	fba2 2303 	umull	r2, r3, r2, r3
 800384c:	099b      	lsrs	r3, r3, #6
 800384e:	3301      	adds	r3, #1
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6812      	ldr	r2, [r2, #0]
 8003854:	430b      	orrs	r3, r1
 8003856:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003862:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	495c      	ldr	r1, [pc, #368]	@ (80039dc <HAL_I2C_Init+0x274>)
 800386c:	428b      	cmp	r3, r1
 800386e:	d819      	bhi.n	80038a4 <HAL_I2C_Init+0x13c>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	1e59      	subs	r1, r3, #1
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	fbb1 f3f3 	udiv	r3, r1, r3
 800387e:	1c59      	adds	r1, r3, #1
 8003880:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003884:	400b      	ands	r3, r1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00a      	beq.n	80038a0 <HAL_I2C_Init+0x138>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	1e59      	subs	r1, r3, #1
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	fbb1 f3f3 	udiv	r3, r1, r3
 8003898:	3301      	adds	r3, #1
 800389a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800389e:	e051      	b.n	8003944 <HAL_I2C_Init+0x1dc>
 80038a0:	2304      	movs	r3, #4
 80038a2:	e04f      	b.n	8003944 <HAL_I2C_Init+0x1dc>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d111      	bne.n	80038d0 <HAL_I2C_Init+0x168>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	1e58      	subs	r0, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6859      	ldr	r1, [r3, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	440b      	add	r3, r1
 80038ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80038be:	3301      	adds	r3, #1
 80038c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	bf0c      	ite	eq
 80038c8:	2301      	moveq	r3, #1
 80038ca:	2300      	movne	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	e012      	b.n	80038f6 <HAL_I2C_Init+0x18e>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1e58      	subs	r0, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	0099      	lsls	r1, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e6:	3301      	adds	r3, #1
 80038e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf0c      	ite	eq
 80038f0:	2301      	moveq	r3, #1
 80038f2:	2300      	movne	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_I2C_Init+0x196>
 80038fa:	2301      	movs	r3, #1
 80038fc:	e022      	b.n	8003944 <HAL_I2C_Init+0x1dc>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10e      	bne.n	8003924 <HAL_I2C_Init+0x1bc>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	1e58      	subs	r0, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6859      	ldr	r1, [r3, #4]
 800390e:	460b      	mov	r3, r1
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	440b      	add	r3, r1
 8003914:	fbb0 f3f3 	udiv	r3, r0, r3
 8003918:	3301      	adds	r3, #1
 800391a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800391e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003922:	e00f      	b.n	8003944 <HAL_I2C_Init+0x1dc>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	1e58      	subs	r0, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6859      	ldr	r1, [r3, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	440b      	add	r3, r1
 8003932:	0099      	lsls	r1, r3, #2
 8003934:	440b      	add	r3, r1
 8003936:	fbb0 f3f3 	udiv	r3, r0, r3
 800393a:	3301      	adds	r3, #1
 800393c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003940:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003944:	6879      	ldr	r1, [r7, #4]
 8003946:	6809      	ldr	r1, [r1, #0]
 8003948:	4313      	orrs	r3, r2
 800394a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69da      	ldr	r2, [r3, #28]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003972:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6911      	ldr	r1, [r2, #16]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	68d2      	ldr	r2, [r2, #12]
 800397e:	4311      	orrs	r1, r2
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	430b      	orrs	r3, r1
 8003986:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	695a      	ldr	r2, [r3, #20]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	000186a0 	.word	0x000186a0
 80039e0:	001e847f 	.word	0x001e847f
 80039e4:	003d08ff 	.word	0x003d08ff
 80039e8:	431bde83 	.word	0x431bde83
 80039ec:	10624dd3 	.word	0x10624dd3

080039f0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b088      	sub	sp, #32
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e128      	b.n	8003c54 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d109      	bne.n	8003a22 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a90      	ldr	r2, [pc, #576]	@ (8003c5c <HAL_I2S_Init+0x26c>)
 8003a1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7fd f863 	bl	8000ae8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2202      	movs	r2, #2
 8003a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a38:	f023 030f 	bic.w	r3, r3, #15
 8003a3c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2202      	movs	r2, #2
 8003a44:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d060      	beq.n	8003b10 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d102      	bne.n	8003a5c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003a56:	2310      	movs	r3, #16
 8003a58:	617b      	str	r3, [r7, #20]
 8003a5a:	e001      	b.n	8003a60 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003a5c:	2320      	movs	r3, #32
 8003a5e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	2b20      	cmp	r3, #32
 8003a66:	d802      	bhi.n	8003a6e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003a6e:	2001      	movs	r0, #1
 8003a70:	f001 f9c4 	bl	8004dfc <HAL_RCCEx_GetPeriphCLKFreq>
 8003a74:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a7e:	d125      	bne.n	8003acc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d010      	beq.n	8003aaa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a92:	4613      	mov	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4413      	add	r3, r2
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	3305      	adds	r3, #5
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	e01f      	b.n	8003aea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	00db      	lsls	r3, r3, #3
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	461a      	mov	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac6:	3305      	adds	r3, #5
 8003ac8:	613b      	str	r3, [r7, #16]
 8003aca:	e00e      	b.n	8003aea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	461a      	mov	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae6:	3305      	adds	r3, #5
 8003ae8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	4a5c      	ldr	r2, [pc, #368]	@ (8003c60 <HAL_I2S_Init+0x270>)
 8003aee:	fba2 2303 	umull	r2, r3, r2, r3
 8003af2:	08db      	lsrs	r3, r3, #3
 8003af4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	085b      	lsrs	r3, r3, #1
 8003b06:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	021b      	lsls	r3, r3, #8
 8003b0c:	61bb      	str	r3, [r7, #24]
 8003b0e:	e003      	b.n	8003b18 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003b10:	2302      	movs	r3, #2
 8003b12:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d902      	bls.n	8003b24 <HAL_I2S_Init+0x134>
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	2bff      	cmp	r3, #255	@ 0xff
 8003b22:	d907      	bls.n	8003b34 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b28:	f043 0210 	orr.w	r2, r3, #16
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e08f      	b.n	8003c54 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691a      	ldr	r2, [r3, #16]
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	ea42 0103 	orr.w	r1, r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	69fa      	ldr	r2, [r7, #28]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b52:	f023 030f 	bic.w	r3, r3, #15
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	6851      	ldr	r1, [r2, #4]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6892      	ldr	r2, [r2, #8]
 8003b5e:	4311      	orrs	r1, r2
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	68d2      	ldr	r2, [r2, #12]
 8003b64:	4311      	orrs	r1, r2
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	6992      	ldr	r2, [r2, #24]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b76:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d161      	bne.n	8003c44 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a38      	ldr	r2, [pc, #224]	@ (8003c64 <HAL_I2S_Init+0x274>)
 8003b84:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a37      	ldr	r2, [pc, #220]	@ (8003c68 <HAL_I2S_Init+0x278>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <HAL_I2S_Init+0x1a4>
 8003b90:	4b36      	ldr	r3, [pc, #216]	@ (8003c6c <HAL_I2S_Init+0x27c>)
 8003b92:	e001      	b.n	8003b98 <HAL_I2S_Init+0x1a8>
 8003b94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	4932      	ldr	r1, [pc, #200]	@ (8003c68 <HAL_I2S_Init+0x278>)
 8003ba0:	428a      	cmp	r2, r1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_I2S_Init+0x1b8>
 8003ba4:	4a31      	ldr	r2, [pc, #196]	@ (8003c6c <HAL_I2S_Init+0x27c>)
 8003ba6:	e001      	b.n	8003bac <HAL_I2S_Init+0x1bc>
 8003ba8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003bac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bb0:	f023 030f 	bic.w	r3, r3, #15
 8003bb4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a2b      	ldr	r2, [pc, #172]	@ (8003c68 <HAL_I2S_Init+0x278>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d101      	bne.n	8003bc4 <HAL_I2S_Init+0x1d4>
 8003bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8003c6c <HAL_I2S_Init+0x27c>)
 8003bc2:	e001      	b.n	8003bc8 <HAL_I2S_Init+0x1d8>
 8003bc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bc8:	2202      	movs	r2, #2
 8003bca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a25      	ldr	r2, [pc, #148]	@ (8003c68 <HAL_I2S_Init+0x278>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d101      	bne.n	8003bda <HAL_I2S_Init+0x1ea>
 8003bd6:	4b25      	ldr	r3, [pc, #148]	@ (8003c6c <HAL_I2S_Init+0x27c>)
 8003bd8:	e001      	b.n	8003bde <HAL_I2S_Init+0x1ee>
 8003bda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bde:	69db      	ldr	r3, [r3, #28]
 8003be0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bea:	d003      	beq.n	8003bf4 <HAL_I2S_Init+0x204>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d103      	bne.n	8003bfc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003bf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	e001      	b.n	8003c00 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c14:	4313      	orrs	r3, r2
 8003c16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	897b      	ldrh	r3, [r7, #10]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c2c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a0d      	ldr	r2, [pc, #52]	@ (8003c68 <HAL_I2S_Init+0x278>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d101      	bne.n	8003c3c <HAL_I2S_Init+0x24c>
 8003c38:	4b0c      	ldr	r3, [pc, #48]	@ (8003c6c <HAL_I2S_Init+0x27c>)
 8003c3a:	e001      	b.n	8003c40 <HAL_I2S_Init+0x250>
 8003c3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c40:	897a      	ldrh	r2, [r7, #10]
 8003c42:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3720      	adds	r7, #32
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	08003d67 	.word	0x08003d67
 8003c60:	cccccccd 	.word	0xcccccccd
 8003c64:	08003e7d 	.word	0x08003e7d
 8003c68:	40003800 	.word	0x40003800
 8003c6c:	40003400 	.word	0x40003400

08003c70 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	881a      	ldrh	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	1c9a      	adds	r2, r3, #2
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10e      	bne.n	8003d00 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003cf0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7ff ffb8 	bl	8003c70 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	b292      	uxth	r2, r2
 8003d1c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d22:	1c9a      	adds	r2, r3, #2
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10e      	bne.n	8003d5e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685a      	ldr	r2, [r3, #4]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7ff ff93 	bl	8003c84 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d5e:	bf00      	nop
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b086      	sub	sp, #24
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d13a      	bne.n	8003df8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d109      	bne.n	8003da0 <I2S_IRQHandler+0x3a>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d96:	2b40      	cmp	r3, #64	@ 0x40
 8003d98:	d102      	bne.n	8003da0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7ff ffb4 	bl	8003d08 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da6:	2b40      	cmp	r3, #64	@ 0x40
 8003da8:	d126      	bne.n	8003df8 <I2S_IRQHandler+0x92>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 0320 	and.w	r3, r3, #32
 8003db4:	2b20      	cmp	r3, #32
 8003db6:	d11f      	bne.n	8003df8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003dc6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003dc8:	2300      	movs	r3, #0
 8003dca:	613b      	str	r3, [r7, #16]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	613b      	str	r3, [r7, #16]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	613b      	str	r3, [r7, #16]
 8003ddc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dea:	f043 0202 	orr.w	r2, r3, #2
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff ff50 	bl	8003c98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b03      	cmp	r3, #3
 8003e02:	d136      	bne.n	8003e72 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d109      	bne.n	8003e22 <I2S_IRQHandler+0xbc>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e18:	2b80      	cmp	r3, #128	@ 0x80
 8003e1a:	d102      	bne.n	8003e22 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff ff45 	bl	8003cac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	f003 0308 	and.w	r3, r3, #8
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	d122      	bne.n	8003e72 <I2S_IRQHandler+0x10c>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f003 0320 	and.w	r3, r3, #32
 8003e36:	2b20      	cmp	r3, #32
 8003e38:	d11b      	bne.n	8003e72 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e48:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e64:	f043 0204 	orr.w	r2, r3, #4
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7ff ff13 	bl	8003c98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e72:	bf00      	nop
 8003e74:	3718      	adds	r7, #24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a92      	ldr	r2, [pc, #584]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d101      	bne.n	8003e9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003e96:	4b92      	ldr	r3, [pc, #584]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e98:	e001      	b.n	8003e9e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003e9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a8b      	ldr	r2, [pc, #556]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d101      	bne.n	8003eb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003eb4:	4b8a      	ldr	r3, [pc, #552]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eb6:	e001      	b.n	8003ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003eb8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ec8:	d004      	beq.n	8003ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f040 8099 	bne.w	8004006 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d107      	bne.n	8003eee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d002      	beq.n	8003eee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 f925 	bl	8004138 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d107      	bne.n	8003f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d002      	beq.n	8003f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f9c8 	bl	8004298 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0e:	2b40      	cmp	r3, #64	@ 0x40
 8003f10:	d13a      	bne.n	8003f88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	f003 0320 	and.w	r3, r3, #32
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d035      	beq.n	8003f88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a6e      	ldr	r2, [pc, #440]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d101      	bne.n	8003f2a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003f26:	4b6e      	ldr	r3, [pc, #440]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f28:	e001      	b.n	8003f2e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003f2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4969      	ldr	r1, [pc, #420]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f36:	428b      	cmp	r3, r1
 8003f38:	d101      	bne.n	8003f3e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003f3a:	4b69      	ldr	r3, [pc, #420]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f3c:	e001      	b.n	8003f42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003f3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f42:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f46:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f58:	2300      	movs	r3, #0
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	60fb      	str	r3, [r7, #12]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7a:	f043 0202 	orr.w	r2, r3, #2
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7ff fe88 	bl	8003c98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f003 0308 	and.w	r3, r3, #8
 8003f8e:	2b08      	cmp	r3, #8
 8003f90:	f040 80c3 	bne.w	800411a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f000 80bd 	beq.w	800411a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685a      	ldr	r2, [r3, #4]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a49      	ldr	r2, [pc, #292]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003fba:	4b49      	ldr	r3, [pc, #292]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fbc:	e001      	b.n	8003fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003fbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4944      	ldr	r1, [pc, #272]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fca:	428b      	cmp	r3, r1
 8003fcc:	d101      	bne.n	8003fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003fce:	4b44      	ldr	r3, [pc, #272]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd0:	e001      	b.n	8003fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003fd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fda:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003fdc:	2300      	movs	r3, #0
 8003fde:	60bb      	str	r3, [r7, #8]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	60bb      	str	r3, [r7, #8]
 8003fe8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff6:	f043 0204 	orr.w	r2, r3, #4
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f7ff fe4a 	bl	8003c98 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004004:	e089      	b.n	800411a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b02      	cmp	r3, #2
 800400e:	d107      	bne.n	8004020 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004016:	2b00      	cmp	r3, #0
 8004018:	d002      	beq.n	8004020 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f8be 	bl	800419c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b01      	cmp	r3, #1
 8004028:	d107      	bne.n	800403a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 f8fd 	bl	8004234 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004040:	2b40      	cmp	r3, #64	@ 0x40
 8004042:	d12f      	bne.n	80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f003 0320 	and.w	r3, r3, #32
 800404a:	2b00      	cmp	r3, #0
 800404c:	d02a      	beq.n	80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	685a      	ldr	r2, [r3, #4]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800405c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1e      	ldr	r2, [pc, #120]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d101      	bne.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004068:	4b1d      	ldr	r3, [pc, #116]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800406a:	e001      	b.n	8004070 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800406c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4919      	ldr	r1, [pc, #100]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004078:	428b      	cmp	r3, r1
 800407a:	d101      	bne.n	8004080 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800407c:	4b18      	ldr	r3, [pc, #96]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800407e:	e001      	b.n	8004084 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004080:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004084:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004088:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004096:	f043 0202 	orr.w	r2, r3, #2
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7ff fdfa 	bl	8003c98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d136      	bne.n	800411c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	f003 0320 	and.w	r3, r3, #32
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d031      	beq.n	800411c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a07      	ldr	r2, [pc, #28]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d101      	bne.n	80040c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80040c2:	4b07      	ldr	r3, [pc, #28]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040c4:	e001      	b.n	80040ca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80040c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4902      	ldr	r1, [pc, #8]	@ (80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040d2:	428b      	cmp	r3, r1
 80040d4:	d106      	bne.n	80040e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80040d6:	4b02      	ldr	r3, [pc, #8]	@ (80040e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040d8:	e006      	b.n	80040e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80040da:	bf00      	nop
 80040dc:	40003800 	.word	0x40003800
 80040e0:	40003400 	.word	0x40003400
 80040e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040ec:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	f043 0204 	orr.w	r2, r3, #4
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff fdc0 	bl	8003c98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004118:	e000      	b.n	800411c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800411a:	bf00      	nop
}
 800411c:	bf00      	nop
 800411e:	3720      	adds	r7, #32
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004144:	1c99      	adds	r1, r3, #2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6251      	str	r1, [r2, #36]	@ 0x24
 800414a:	881a      	ldrh	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004156:	b29b      	uxth	r3, r3
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004164:	b29b      	uxth	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d113      	bne.n	8004192 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004178:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800417e:	b29b      	uxth	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff ffc9 	bl	8004124 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004192:	bf00      	nop
 8004194:	3708      	adds	r7, #8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
	...

0800419c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	1c99      	adds	r1, r3, #2
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6251      	str	r1, [r2, #36]	@ 0x24
 80041ae:	8819      	ldrh	r1, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a1d      	ldr	r2, [pc, #116]	@ (800422c <I2SEx_TxISR_I2SExt+0x90>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d101      	bne.n	80041be <I2SEx_TxISR_I2SExt+0x22>
 80041ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004230 <I2SEx_TxISR_I2SExt+0x94>)
 80041bc:	e001      	b.n	80041c2 <I2SEx_TxISR_I2SExt+0x26>
 80041be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041c2:	460a      	mov	r2, r1
 80041c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d121      	bne.n	8004222 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a12      	ldr	r2, [pc, #72]	@ (800422c <I2SEx_TxISR_I2SExt+0x90>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d101      	bne.n	80041ec <I2SEx_TxISR_I2SExt+0x50>
 80041e8:	4b11      	ldr	r3, [pc, #68]	@ (8004230 <I2SEx_TxISR_I2SExt+0x94>)
 80041ea:	e001      	b.n	80041f0 <I2SEx_TxISR_I2SExt+0x54>
 80041ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	490d      	ldr	r1, [pc, #52]	@ (800422c <I2SEx_TxISR_I2SExt+0x90>)
 80041f8:	428b      	cmp	r3, r1
 80041fa:	d101      	bne.n	8004200 <I2SEx_TxISR_I2SExt+0x64>
 80041fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004230 <I2SEx_TxISR_I2SExt+0x94>)
 80041fe:	e001      	b.n	8004204 <I2SEx_TxISR_I2SExt+0x68>
 8004200:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004204:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004208:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800420e:	b29b      	uxth	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d106      	bne.n	8004222 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff ff81 	bl	8004124 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004222:	bf00      	nop
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	40003800 	.word	0x40003800
 8004230:	40003400 	.word	0x40003400

08004234 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68d8      	ldr	r0, [r3, #12]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004246:	1c99      	adds	r1, r3, #2
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800424c:	b282      	uxth	r2, r0
 800424e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	d113      	bne.n	8004290 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004276:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427c:	b29b      	uxth	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d106      	bne.n	8004290 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7ff ff4a 	bl	8004124 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004290:	bf00      	nop
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a20      	ldr	r2, [pc, #128]	@ (8004328 <I2SEx_RxISR_I2SExt+0x90>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d101      	bne.n	80042ae <I2SEx_RxISR_I2SExt+0x16>
 80042aa:	4b20      	ldr	r3, [pc, #128]	@ (800432c <I2SEx_RxISR_I2SExt+0x94>)
 80042ac:	e001      	b.n	80042b2 <I2SEx_RxISR_I2SExt+0x1a>
 80042ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042b2:	68d8      	ldr	r0, [r3, #12]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b8:	1c99      	adds	r1, r3, #2
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042be:	b282      	uxth	r2, r0
 80042c0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	3b01      	subs	r3, #1
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d121      	bne.n	800431e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a12      	ldr	r2, [pc, #72]	@ (8004328 <I2SEx_RxISR_I2SExt+0x90>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d101      	bne.n	80042e8 <I2SEx_RxISR_I2SExt+0x50>
 80042e4:	4b11      	ldr	r3, [pc, #68]	@ (800432c <I2SEx_RxISR_I2SExt+0x94>)
 80042e6:	e001      	b.n	80042ec <I2SEx_RxISR_I2SExt+0x54>
 80042e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	490d      	ldr	r1, [pc, #52]	@ (8004328 <I2SEx_RxISR_I2SExt+0x90>)
 80042f4:	428b      	cmp	r3, r1
 80042f6:	d101      	bne.n	80042fc <I2SEx_RxISR_I2SExt+0x64>
 80042f8:	4b0c      	ldr	r3, [pc, #48]	@ (800432c <I2SEx_RxISR_I2SExt+0x94>)
 80042fa:	e001      	b.n	8004300 <I2SEx_RxISR_I2SExt+0x68>
 80042fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004300:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004304:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d106      	bne.n	800431e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7ff ff03 	bl	8004124 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800431e:	bf00      	nop
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40003800 	.word	0x40003800
 800432c:	40003400 	.word	0x40003400

08004330 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e267      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d075      	beq.n	800443a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800434e:	4b88      	ldr	r3, [pc, #544]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f003 030c 	and.w	r3, r3, #12
 8004356:	2b04      	cmp	r3, #4
 8004358:	d00c      	beq.n	8004374 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800435a:	4b85      	ldr	r3, [pc, #532]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004362:	2b08      	cmp	r3, #8
 8004364:	d112      	bne.n	800438c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004366:	4b82      	ldr	r3, [pc, #520]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800436e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004372:	d10b      	bne.n	800438c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004374:	4b7e      	ldr	r3, [pc, #504]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d05b      	beq.n	8004438 <HAL_RCC_OscConfig+0x108>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d157      	bne.n	8004438 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e242      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004394:	d106      	bne.n	80043a4 <HAL_RCC_OscConfig+0x74>
 8004396:	4b76      	ldr	r3, [pc, #472]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a75      	ldr	r2, [pc, #468]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 800439c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e01d      	b.n	80043e0 <HAL_RCC_OscConfig+0xb0>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043ac:	d10c      	bne.n	80043c8 <HAL_RCC_OscConfig+0x98>
 80043ae:	4b70      	ldr	r3, [pc, #448]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a6f      	ldr	r2, [pc, #444]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043b8:	6013      	str	r3, [r2, #0]
 80043ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a6c      	ldr	r2, [pc, #432]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	e00b      	b.n	80043e0 <HAL_RCC_OscConfig+0xb0>
 80043c8:	4b69      	ldr	r3, [pc, #420]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a68      	ldr	r2, [pc, #416]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d2:	6013      	str	r3, [r2, #0]
 80043d4:	4b66      	ldr	r3, [pc, #408]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a65      	ldr	r2, [pc, #404]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80043da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d013      	beq.n	8004410 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e8:	f7fc fd78 	bl	8000edc <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f0:	f7fc fd74 	bl	8000edc <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b64      	cmp	r3, #100	@ 0x64
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e207      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004402:	4b5b      	ldr	r3, [pc, #364]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d0f0      	beq.n	80043f0 <HAL_RCC_OscConfig+0xc0>
 800440e:	e014      	b.n	800443a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004410:	f7fc fd64 	bl	8000edc <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004418:	f7fc fd60 	bl	8000edc <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b64      	cmp	r3, #100	@ 0x64
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e1f3      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800442a:	4b51      	ldr	r3, [pc, #324]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1f0      	bne.n	8004418 <HAL_RCC_OscConfig+0xe8>
 8004436:	e000      	b.n	800443a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004438:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d063      	beq.n	800450e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004446:	4b4a      	ldr	r3, [pc, #296]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 030c 	and.w	r3, r3, #12
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00b      	beq.n	800446a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004452:	4b47      	ldr	r3, [pc, #284]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800445a:	2b08      	cmp	r3, #8
 800445c:	d11c      	bne.n	8004498 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800445e:	4b44      	ldr	r3, [pc, #272]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d116      	bne.n	8004498 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800446a:	4b41      	ldr	r3, [pc, #260]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d005      	beq.n	8004482 <HAL_RCC_OscConfig+0x152>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d001      	beq.n	8004482 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e1c7      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004482:	4b3b      	ldr	r3, [pc, #236]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4937      	ldr	r1, [pc, #220]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004492:	4313      	orrs	r3, r2
 8004494:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004496:	e03a      	b.n	800450e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d020      	beq.n	80044e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044a0:	4b34      	ldr	r3, [pc, #208]	@ (8004574 <HAL_RCC_OscConfig+0x244>)
 80044a2:	2201      	movs	r2, #1
 80044a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a6:	f7fc fd19 	bl	8000edc <HAL_GetTick>
 80044aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ac:	e008      	b.n	80044c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ae:	f7fc fd15 	bl	8000edc <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d901      	bls.n	80044c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e1a8      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d0f0      	beq.n	80044ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044cc:	4b28      	ldr	r3, [pc, #160]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	4925      	ldr	r1, [pc, #148]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	600b      	str	r3, [r1, #0]
 80044e0:	e015      	b.n	800450e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044e2:	4b24      	ldr	r3, [pc, #144]	@ (8004574 <HAL_RCC_OscConfig+0x244>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e8:	f7fc fcf8 	bl	8000edc <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ee:	e008      	b.n	8004502 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044f0:	f7fc fcf4 	bl	8000edc <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e187      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004502:	4b1b      	ldr	r3, [pc, #108]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1f0      	bne.n	80044f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d036      	beq.n	8004588 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d016      	beq.n	8004550 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004522:	4b15      	ldr	r3, [pc, #84]	@ (8004578 <HAL_RCC_OscConfig+0x248>)
 8004524:	2201      	movs	r2, #1
 8004526:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004528:	f7fc fcd8 	bl	8000edc <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004530:	f7fc fcd4 	bl	8000edc <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b02      	cmp	r3, #2
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e167      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004542:	4b0b      	ldr	r3, [pc, #44]	@ (8004570 <HAL_RCC_OscConfig+0x240>)
 8004544:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0f0      	beq.n	8004530 <HAL_RCC_OscConfig+0x200>
 800454e:	e01b      	b.n	8004588 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004550:	4b09      	ldr	r3, [pc, #36]	@ (8004578 <HAL_RCC_OscConfig+0x248>)
 8004552:	2200      	movs	r2, #0
 8004554:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004556:	f7fc fcc1 	bl	8000edc <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800455c:	e00e      	b.n	800457c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800455e:	f7fc fcbd 	bl	8000edc <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d907      	bls.n	800457c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e150      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
 8004570:	40023800 	.word	0x40023800
 8004574:	42470000 	.word	0x42470000
 8004578:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800457c:	4b88      	ldr	r3, [pc, #544]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800457e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1ea      	bne.n	800455e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0304 	and.w	r3, r3, #4
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 8097 	beq.w	80046c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004596:	2300      	movs	r3, #0
 8004598:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800459a:	4b81      	ldr	r3, [pc, #516]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800459c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10f      	bne.n	80045c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045a6:	2300      	movs	r3, #0
 80045a8:	60bb      	str	r3, [r7, #8]
 80045aa:	4b7d      	ldr	r3, [pc, #500]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ae:	4a7c      	ldr	r2, [pc, #496]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80045b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045b6:	4b7a      	ldr	r3, [pc, #488]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80045b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045be:	60bb      	str	r3, [r7, #8]
 80045c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045c2:	2301      	movs	r3, #1
 80045c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c6:	4b77      	ldr	r3, [pc, #476]	@ (80047a4 <HAL_RCC_OscConfig+0x474>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d118      	bne.n	8004604 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045d2:	4b74      	ldr	r3, [pc, #464]	@ (80047a4 <HAL_RCC_OscConfig+0x474>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a73      	ldr	r2, [pc, #460]	@ (80047a4 <HAL_RCC_OscConfig+0x474>)
 80045d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045de:	f7fc fc7d 	bl	8000edc <HAL_GetTick>
 80045e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045e4:	e008      	b.n	80045f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e6:	f7fc fc79 	bl	8000edc <HAL_GetTick>
 80045ea:	4602      	mov	r2, r0
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d901      	bls.n	80045f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e10c      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f8:	4b6a      	ldr	r3, [pc, #424]	@ (80047a4 <HAL_RCC_OscConfig+0x474>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004600:	2b00      	cmp	r3, #0
 8004602:	d0f0      	beq.n	80045e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d106      	bne.n	800461a <HAL_RCC_OscConfig+0x2ea>
 800460c:	4b64      	ldr	r3, [pc, #400]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	4a63      	ldr	r2, [pc, #396]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004612:	f043 0301 	orr.w	r3, r3, #1
 8004616:	6713      	str	r3, [r2, #112]	@ 0x70
 8004618:	e01c      	b.n	8004654 <HAL_RCC_OscConfig+0x324>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	2b05      	cmp	r3, #5
 8004620:	d10c      	bne.n	800463c <HAL_RCC_OscConfig+0x30c>
 8004622:	4b5f      	ldr	r3, [pc, #380]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004626:	4a5e      	ldr	r2, [pc, #376]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004628:	f043 0304 	orr.w	r3, r3, #4
 800462c:	6713      	str	r3, [r2, #112]	@ 0x70
 800462e:	4b5c      	ldr	r3, [pc, #368]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004632:	4a5b      	ldr	r2, [pc, #364]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004634:	f043 0301 	orr.w	r3, r3, #1
 8004638:	6713      	str	r3, [r2, #112]	@ 0x70
 800463a:	e00b      	b.n	8004654 <HAL_RCC_OscConfig+0x324>
 800463c:	4b58      	ldr	r3, [pc, #352]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800463e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004640:	4a57      	ldr	r2, [pc, #348]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004642:	f023 0301 	bic.w	r3, r3, #1
 8004646:	6713      	str	r3, [r2, #112]	@ 0x70
 8004648:	4b55      	ldr	r3, [pc, #340]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800464a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464c:	4a54      	ldr	r2, [pc, #336]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800464e:	f023 0304 	bic.w	r3, r3, #4
 8004652:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d015      	beq.n	8004688 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800465c:	f7fc fc3e 	bl	8000edc <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004662:	e00a      	b.n	800467a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004664:	f7fc fc3a 	bl	8000edc <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004672:	4293      	cmp	r3, r2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e0cb      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800467a:	4b49      	ldr	r3, [pc, #292]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800467c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0ee      	beq.n	8004664 <HAL_RCC_OscConfig+0x334>
 8004686:	e014      	b.n	80046b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004688:	f7fc fc28 	bl	8000edc <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800468e:	e00a      	b.n	80046a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004690:	f7fc fc24 	bl	8000edc <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800469e:	4293      	cmp	r3, r2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e0b5      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046a6:	4b3e      	ldr	r3, [pc, #248]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80046a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1ee      	bne.n	8004690 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046b2:	7dfb      	ldrb	r3, [r7, #23]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d105      	bne.n	80046c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046b8:	4b39      	ldr	r3, [pc, #228]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80046ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046bc:	4a38      	ldr	r2, [pc, #224]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80046be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 80a1 	beq.w	8004810 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046ce:	4b34      	ldr	r3, [pc, #208]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f003 030c 	and.w	r3, r3, #12
 80046d6:	2b08      	cmp	r3, #8
 80046d8:	d05c      	beq.n	8004794 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d141      	bne.n	8004766 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e2:	4b31      	ldr	r3, [pc, #196]	@ (80047a8 <HAL_RCC_OscConfig+0x478>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e8:	f7fc fbf8 	bl	8000edc <HAL_GetTick>
 80046ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ee:	e008      	b.n	8004702 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f0:	f7fc fbf4 	bl	8000edc <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e087      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004702:	4b27      	ldr	r3, [pc, #156]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1f0      	bne.n	80046f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	69da      	ldr	r2, [r3, #28]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	019b      	lsls	r3, r3, #6
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004724:	085b      	lsrs	r3, r3, #1
 8004726:	3b01      	subs	r3, #1
 8004728:	041b      	lsls	r3, r3, #16
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004730:	061b      	lsls	r3, r3, #24
 8004732:	491b      	ldr	r1, [pc, #108]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004734:	4313      	orrs	r3, r2
 8004736:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004738:	4b1b      	ldr	r3, [pc, #108]	@ (80047a8 <HAL_RCC_OscConfig+0x478>)
 800473a:	2201      	movs	r2, #1
 800473c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473e:	f7fc fbcd 	bl	8000edc <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004746:	f7fc fbc9 	bl	8000edc <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e05c      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004758:	4b11      	ldr	r3, [pc, #68]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0f0      	beq.n	8004746 <HAL_RCC_OscConfig+0x416>
 8004764:	e054      	b.n	8004810 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004766:	4b10      	ldr	r3, [pc, #64]	@ (80047a8 <HAL_RCC_OscConfig+0x478>)
 8004768:	2200      	movs	r2, #0
 800476a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476c:	f7fc fbb6 	bl	8000edc <HAL_GetTick>
 8004770:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004774:	f7fc fbb2 	bl	8000edc <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e045      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004786:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <HAL_RCC_OscConfig+0x470>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f0      	bne.n	8004774 <HAL_RCC_OscConfig+0x444>
 8004792:	e03d      	b.n	8004810 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d107      	bne.n	80047ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e038      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
 80047a0:	40023800 	.word	0x40023800
 80047a4:	40007000 	.word	0x40007000
 80047a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047ac:	4b1b      	ldr	r3, [pc, #108]	@ (800481c <HAL_RCC_OscConfig+0x4ec>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d028      	beq.n	800480c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d121      	bne.n	800480c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d11a      	bne.n	800480c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047dc:	4013      	ands	r3, r2
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d111      	bne.n	800480c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f2:	085b      	lsrs	r3, r3, #1
 80047f4:	3b01      	subs	r3, #1
 80047f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d107      	bne.n	800480c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004806:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004808:	429a      	cmp	r2, r3
 800480a:	d001      	beq.n	8004810 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40023800 	.word	0x40023800

08004820 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e0cc      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004834:	4b68      	ldr	r3, [pc, #416]	@ (80049d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d90c      	bls.n	800485c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004842:	4b65      	ldr	r3, [pc, #404]	@ (80049d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	b2d2      	uxtb	r2, r2
 8004848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800484a:	4b63      	ldr	r3, [pc, #396]	@ (80049d8 <HAL_RCC_ClockConfig+0x1b8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	429a      	cmp	r2, r3
 8004856:	d001      	beq.n	800485c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e0b8      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d020      	beq.n	80048aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	2b00      	cmp	r3, #0
 8004872:	d005      	beq.n	8004880 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004874:	4b59      	ldr	r3, [pc, #356]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	4a58      	ldr	r2, [pc, #352]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800487e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0308 	and.w	r3, r3, #8
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800488c:	4b53      	ldr	r3, [pc, #332]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	4a52      	ldr	r2, [pc, #328]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004892:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004896:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004898:	4b50      	ldr	r3, [pc, #320]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	494d      	ldr	r1, [pc, #308]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d044      	beq.n	8004940 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d107      	bne.n	80048ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048be:	4b47      	ldr	r3, [pc, #284]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d119      	bne.n	80048fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e07f      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d003      	beq.n	80048de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d107      	bne.n	80048ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048de:	4b3f      	ldr	r3, [pc, #252]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d109      	bne.n	80048fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e06f      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ee:	4b3b      	ldr	r3, [pc, #236]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e067      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048fe:	4b37      	ldr	r3, [pc, #220]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f023 0203 	bic.w	r2, r3, #3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	4934      	ldr	r1, [pc, #208]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 800490c:	4313      	orrs	r3, r2
 800490e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004910:	f7fc fae4 	bl	8000edc <HAL_GetTick>
 8004914:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004916:	e00a      	b.n	800492e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004918:	f7fc fae0 	bl	8000edc <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004926:	4293      	cmp	r3, r2
 8004928:	d901      	bls.n	800492e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e04f      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492e:	4b2b      	ldr	r3, [pc, #172]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 020c 	and.w	r2, r3, #12
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	429a      	cmp	r2, r3
 800493e:	d1eb      	bne.n	8004918 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004940:	4b25      	ldr	r3, [pc, #148]	@ (80049d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0307 	and.w	r3, r3, #7
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	429a      	cmp	r2, r3
 800494c:	d20c      	bcs.n	8004968 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494e:	4b22      	ldr	r3, [pc, #136]	@ (80049d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004956:	4b20      	ldr	r3, [pc, #128]	@ (80049d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0307 	and.w	r3, r3, #7
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	429a      	cmp	r2, r3
 8004962:	d001      	beq.n	8004968 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e032      	b.n	80049ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0304 	and.w	r3, r3, #4
 8004970:	2b00      	cmp	r3, #0
 8004972:	d008      	beq.n	8004986 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004974:	4b19      	ldr	r3, [pc, #100]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	4916      	ldr	r1, [pc, #88]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004982:	4313      	orrs	r3, r2
 8004984:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d009      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004992:	4b12      	ldr	r3, [pc, #72]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	490e      	ldr	r1, [pc, #56]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049a6:	f000 f821 	bl	80049ec <HAL_RCC_GetSysClockFreq>
 80049aa:	4602      	mov	r2, r0
 80049ac:	4b0b      	ldr	r3, [pc, #44]	@ (80049dc <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	091b      	lsrs	r3, r3, #4
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	490a      	ldr	r1, [pc, #40]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 80049b8:	5ccb      	ldrb	r3, [r1, r3]
 80049ba:	fa22 f303 	lsr.w	r3, r2, r3
 80049be:	4a09      	ldr	r2, [pc, #36]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80049c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80049c2:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <HAL_RCC_ClockConfig+0x1c8>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7fc fa44 	bl	8000e54 <HAL_InitTick>

  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	40023c00 	.word	0x40023c00
 80049dc:	40023800 	.word	0x40023800
 80049e0:	080092f4 	.word	0x080092f4
 80049e4:	20000000 	.word	0x20000000
 80049e8:	20000004 	.word	0x20000004

080049ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049f0:	b094      	sub	sp, #80	@ 0x50
 80049f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a04:	4b79      	ldr	r3, [pc, #484]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x200>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f003 030c 	and.w	r3, r3, #12
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d00d      	beq.n	8004a2c <HAL_RCC_GetSysClockFreq+0x40>
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	f200 80e1 	bhi.w	8004bd8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <HAL_RCC_GetSysClockFreq+0x34>
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d003      	beq.n	8004a26 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a1e:	e0db      	b.n	8004bd8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a20:	4b73      	ldr	r3, [pc, #460]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a22:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a24:	e0db      	b.n	8004bde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a26:	4b73      	ldr	r3, [pc, #460]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a2a:	e0d8      	b.n	8004bde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a2c:	4b6f      	ldr	r3, [pc, #444]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x200>)
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a34:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a36:	4b6d      	ldr	r3, [pc, #436]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x200>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d063      	beq.n	8004b0a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a42:	4b6a      	ldr	r3, [pc, #424]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x200>)
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	099b      	lsrs	r3, r3, #6
 8004a48:	2200      	movs	r2, #0
 8004a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a4c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a56:	2300      	movs	r3, #0
 8004a58:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a5a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a5e:	4622      	mov	r2, r4
 8004a60:	462b      	mov	r3, r5
 8004a62:	f04f 0000 	mov.w	r0, #0
 8004a66:	f04f 0100 	mov.w	r1, #0
 8004a6a:	0159      	lsls	r1, r3, #5
 8004a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a70:	0150      	lsls	r0, r2, #5
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4621      	mov	r1, r4
 8004a78:	1a51      	subs	r1, r2, r1
 8004a7a:	6139      	str	r1, [r7, #16]
 8004a7c:	4629      	mov	r1, r5
 8004a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a90:	4659      	mov	r1, fp
 8004a92:	018b      	lsls	r3, r1, #6
 8004a94:	4651      	mov	r1, sl
 8004a96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a9a:	4651      	mov	r1, sl
 8004a9c:	018a      	lsls	r2, r1, #6
 8004a9e:	4651      	mov	r1, sl
 8004aa0:	ebb2 0801 	subs.w	r8, r2, r1
 8004aa4:	4659      	mov	r1, fp
 8004aa6:	eb63 0901 	sbc.w	r9, r3, r1
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	f04f 0300 	mov.w	r3, #0
 8004ab2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ab6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004aba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004abe:	4690      	mov	r8, r2
 8004ac0:	4699      	mov	r9, r3
 8004ac2:	4623      	mov	r3, r4
 8004ac4:	eb18 0303 	adds.w	r3, r8, r3
 8004ac8:	60bb      	str	r3, [r7, #8]
 8004aca:	462b      	mov	r3, r5
 8004acc:	eb49 0303 	adc.w	r3, r9, r3
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	f04f 0200 	mov.w	r2, #0
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ade:	4629      	mov	r1, r5
 8004ae0:	024b      	lsls	r3, r1, #9
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ae8:	4621      	mov	r1, r4
 8004aea:	024a      	lsls	r2, r1, #9
 8004aec:	4610      	mov	r0, r2
 8004aee:	4619      	mov	r1, r3
 8004af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004af2:	2200      	movs	r2, #0
 8004af4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004af6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004af8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004afc:	f7fb fb64 	bl	80001c8 <__aeabi_uldivmod>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4613      	mov	r3, r2
 8004b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b08:	e058      	b.n	8004bbc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b0a:	4b38      	ldr	r3, [pc, #224]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	099b      	lsrs	r3, r3, #6
 8004b10:	2200      	movs	r2, #0
 8004b12:	4618      	mov	r0, r3
 8004b14:	4611      	mov	r1, r2
 8004b16:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b1a:	623b      	str	r3, [r7, #32]
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b20:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b24:	4642      	mov	r2, r8
 8004b26:	464b      	mov	r3, r9
 8004b28:	f04f 0000 	mov.w	r0, #0
 8004b2c:	f04f 0100 	mov.w	r1, #0
 8004b30:	0159      	lsls	r1, r3, #5
 8004b32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b36:	0150      	lsls	r0, r2, #5
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4641      	mov	r1, r8
 8004b3e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b42:	4649      	mov	r1, r9
 8004b44:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b48:	f04f 0200 	mov.w	r2, #0
 8004b4c:	f04f 0300 	mov.w	r3, #0
 8004b50:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b54:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b58:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b5c:	ebb2 040a 	subs.w	r4, r2, sl
 8004b60:	eb63 050b 	sbc.w	r5, r3, fp
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	00eb      	lsls	r3, r5, #3
 8004b6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b72:	00e2      	lsls	r2, r4, #3
 8004b74:	4614      	mov	r4, r2
 8004b76:	461d      	mov	r5, r3
 8004b78:	4643      	mov	r3, r8
 8004b7a:	18e3      	adds	r3, r4, r3
 8004b7c:	603b      	str	r3, [r7, #0]
 8004b7e:	464b      	mov	r3, r9
 8004b80:	eb45 0303 	adc.w	r3, r5, r3
 8004b84:	607b      	str	r3, [r7, #4]
 8004b86:	f04f 0200 	mov.w	r2, #0
 8004b8a:	f04f 0300 	mov.w	r3, #0
 8004b8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b92:	4629      	mov	r1, r5
 8004b94:	028b      	lsls	r3, r1, #10
 8004b96:	4621      	mov	r1, r4
 8004b98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b9c:	4621      	mov	r1, r4
 8004b9e:	028a      	lsls	r2, r1, #10
 8004ba0:	4610      	mov	r0, r2
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	61bb      	str	r3, [r7, #24]
 8004baa:	61fa      	str	r2, [r7, #28]
 8004bac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bb0:	f7fb fb0a 	bl	80001c8 <__aeabi_uldivmod>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	4613      	mov	r3, r2
 8004bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x200>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	0c1b      	lsrs	r3, r3, #16
 8004bc2:	f003 0303 	and.w	r3, r3, #3
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004bcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bd6:	e002      	b.n	8004bde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bd8:	4b05      	ldr	r3, [pc, #20]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bda:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3750      	adds	r7, #80	@ 0x50
 8004be4:	46bd      	mov	sp, r7
 8004be6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bea:	bf00      	nop
 8004bec:	40023800 	.word	0x40023800
 8004bf0:	00f42400 	.word	0x00f42400
 8004bf4:	007a1200 	.word	0x007a1200

08004bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bfc:	4b03      	ldr	r3, [pc, #12]	@ (8004c0c <HAL_RCC_GetHCLKFreq+0x14>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	20000000 	.word	0x20000000

08004c10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c14:	f7ff fff0 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	4b05      	ldr	r3, [pc, #20]	@ (8004c30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	0a9b      	lsrs	r3, r3, #10
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	4903      	ldr	r1, [pc, #12]	@ (8004c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c26:	5ccb      	ldrb	r3, [r1, r3]
 8004c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40023800 	.word	0x40023800
 8004c34:	08009304 	.word	0x08009304

08004c38 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d105      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d035      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c60:	4b62      	ldr	r3, [pc, #392]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c66:	f7fc f939 	bl	8000edc <HAL_GetTick>
 8004c6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c6c:	e008      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c6e:	f7fc f935 	bl	8000edc <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d901      	bls.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e0b0      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c80:	4b5b      	ldr	r3, [pc, #364]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f0      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	019a      	lsls	r2, r3, #6
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	071b      	lsls	r3, r3, #28
 8004c98:	4955      	ldr	r1, [pc, #340]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ca0:	4b52      	ldr	r3, [pc, #328]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ca6:	f7fc f919 	bl	8000edc <HAL_GetTick>
 8004caa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cac:	e008      	b.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cae:	f7fc f915 	bl	8000edc <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d901      	bls.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e090      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cc0:	4b4b      	ldr	r3, [pc, #300]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0f0      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 8083 	beq.w	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cda:	2300      	movs	r3, #0
 8004cdc:	60fb      	str	r3, [r7, #12]
 8004cde:	4b44      	ldr	r3, [pc, #272]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce2:	4a43      	ldr	r2, [pc, #268]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cea:	4b41      	ldr	r3, [pc, #260]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004cf6:	4b3f      	ldr	r3, [pc, #252]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a3e      	ldr	r2, [pc, #248]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d00:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d02:	f7fc f8eb 	bl	8000edc <HAL_GetTick>
 8004d06:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d08:	e008      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d0a:	f7fc f8e7 	bl	8000edc <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e062      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d1c:	4b35      	ldr	r3, [pc, #212]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d0f0      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d28:	4b31      	ldr	r3, [pc, #196]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d30:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d02f      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d028      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d46:	4b2a      	ldr	r3, [pc, #168]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d4e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d50:	4b29      	ldr	r3, [pc, #164]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d56:	4b28      	ldr	r3, [pc, #160]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d5c:	4a24      	ldr	r2, [pc, #144]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d62:	4b23      	ldr	r3, [pc, #140]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d114      	bne.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d6e:	f7fc f8b5 	bl	8000edc <HAL_GetTick>
 8004d72:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d74:	e00a      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d76:	f7fc f8b1 	bl	8000edc <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d901      	bls.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e02a      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8c:	4b18      	ldr	r3, [pc, #96]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d0ee      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004da0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004da4:	d10d      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004da6:	4b12      	ldr	r3, [pc, #72]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004db6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dba:	490d      	ldr	r1, [pc, #52]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	608b      	str	r3, [r1, #8]
 8004dc0:	e005      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dc8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004dcc:	6093      	str	r3, [r2, #8]
 8004dce:	4b08      	ldr	r3, [pc, #32]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dd0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dda:	4905      	ldr	r1, [pc, #20]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3718      	adds	r7, #24
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	42470068 	.word	0x42470068
 8004df0:	40023800 	.word	0x40023800
 8004df4:	40007000 	.word	0x40007000
 8004df8:	42470e40 	.word	0x42470e40

08004dfc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004e10:	2300      	movs	r3, #0
 8004e12:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d13f      	bne.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004e1a:	4b24      	ldr	r3, [pc, #144]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e22:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d006      	beq.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e30:	d12f      	bne.n	8004e92 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004e32:	4b1f      	ldr	r3, [pc, #124]	@ (8004eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e34:	617b      	str	r3, [r7, #20]
          break;
 8004e36:	e02f      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004e38:	4b1c      	ldr	r3, [pc, #112]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e44:	d108      	bne.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e46:	4b19      	ldr	r3, [pc, #100]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e4e:	4a19      	ldr	r2, [pc, #100]	@ (8004eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e54:	613b      	str	r3, [r7, #16]
 8004e56:	e007      	b.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e58:	4b14      	ldr	r3, [pc, #80]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e60:	4a15      	ldr	r2, [pc, #84]	@ (8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e66:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004e68:	4b10      	ldr	r3, [pc, #64]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e6e:	099b      	lsrs	r3, r3, #6
 8004e70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	fb02 f303 	mul.w	r3, r2, r3
 8004e7a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004eac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e82:	0f1b      	lsrs	r3, r3, #28
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8e:	617b      	str	r3, [r7, #20]
          break;
 8004e90:	e002      	b.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
          break;
 8004e96:	bf00      	nop
        }
      }
      break;
 8004e98:	e000      	b.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004e9a:	bf00      	nop
    }
  }
  return frequency;
 8004e9c:	697b      	ldr	r3, [r7, #20]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	371c      	adds	r7, #28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	00bb8000 	.word	0x00bb8000
 8004eb4:	007a1200 	.word	0x007a1200
 8004eb8:	00f42400 	.word	0x00f42400

08004ebc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e07b      	b.n	8004fc6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d108      	bne.n	8004ee8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ede:	d009      	beq.n	8004ef4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	61da      	str	r2, [r3, #28]
 8004ee6:	e005      	b.n	8004ef4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d106      	bne.n	8004f14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f7fb fe6a 	bl	8000be8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f46:	431a      	orrs	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	431a      	orrs	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f78:	ea42 0103 	orr.w	r1, r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	0c1b      	lsrs	r3, r3, #16
 8004f92:	f003 0104 	and.w	r1, r3, #4
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	f003 0210 	and.w	r2, r3, #16
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69da      	ldr	r2, [r3, #28]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fb4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b082      	sub	sp, #8
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d101      	bne.n	8004fe0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e041      	b.n	8005064 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d106      	bne.n	8004ffa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f7fb fe3f 	bl	8000c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	3304      	adds	r3, #4
 800500a:	4619      	mov	r1, r3
 800500c:	4610      	mov	r0, r2
 800500e:	f000 f95d 	bl	80052cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2201      	movs	r2, #1
 800502e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3708      	adds	r7, #8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b01      	cmp	r3, #1
 800507e:	d001      	beq.n	8005084 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e046      	b.n	8005112 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2202      	movs	r2, #2
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a23      	ldr	r2, [pc, #140]	@ (8005120 <HAL_TIM_Base_Start+0xb4>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d022      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509e:	d01d      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005124 <HAL_TIM_Base_Start+0xb8>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d018      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005128 <HAL_TIM_Base_Start+0xbc>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d013      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a1c      	ldr	r2, [pc, #112]	@ (800512c <HAL_TIM_Base_Start+0xc0>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00e      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a1b      	ldr	r2, [pc, #108]	@ (8005130 <HAL_TIM_Base_Start+0xc4>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d009      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a19      	ldr	r2, [pc, #100]	@ (8005134 <HAL_TIM_Base_Start+0xc8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d004      	beq.n	80050dc <HAL_TIM_Base_Start+0x70>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a18      	ldr	r2, [pc, #96]	@ (8005138 <HAL_TIM_Base_Start+0xcc>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d111      	bne.n	8005100 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2b06      	cmp	r3, #6
 80050ec:	d010      	beq.n	8005110 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f042 0201 	orr.w	r2, r2, #1
 80050fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050fe:	e007      	b.n	8005110 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	40010000 	.word	0x40010000
 8005124:	40000400 	.word	0x40000400
 8005128:	40000800 	.word	0x40000800
 800512c:	40000c00 	.word	0x40000c00
 8005130:	40010400 	.word	0x40010400
 8005134:	40014000 	.word	0x40014000
 8005138:	40001800 	.word	0x40001800

0800513c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_TIM_ConfigClockSource+0x1c>
 8005154:	2302      	movs	r3, #2
 8005156:	e0b4      	b.n	80052c2 <HAL_TIM_ConfigClockSource+0x186>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005176:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800517e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005190:	d03e      	beq.n	8005210 <HAL_TIM_ConfigClockSource+0xd4>
 8005192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005196:	f200 8087 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 800519a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800519e:	f000 8086 	beq.w	80052ae <HAL_TIM_ConfigClockSource+0x172>
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a6:	d87f      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051a8:	2b70      	cmp	r3, #112	@ 0x70
 80051aa:	d01a      	beq.n	80051e2 <HAL_TIM_ConfigClockSource+0xa6>
 80051ac:	2b70      	cmp	r3, #112	@ 0x70
 80051ae:	d87b      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051b0:	2b60      	cmp	r3, #96	@ 0x60
 80051b2:	d050      	beq.n	8005256 <HAL_TIM_ConfigClockSource+0x11a>
 80051b4:	2b60      	cmp	r3, #96	@ 0x60
 80051b6:	d877      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051b8:	2b50      	cmp	r3, #80	@ 0x50
 80051ba:	d03c      	beq.n	8005236 <HAL_TIM_ConfigClockSource+0xfa>
 80051bc:	2b50      	cmp	r3, #80	@ 0x50
 80051be:	d873      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051c0:	2b40      	cmp	r3, #64	@ 0x40
 80051c2:	d058      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x13a>
 80051c4:	2b40      	cmp	r3, #64	@ 0x40
 80051c6:	d86f      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051c8:	2b30      	cmp	r3, #48	@ 0x30
 80051ca:	d064      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x15a>
 80051cc:	2b30      	cmp	r3, #48	@ 0x30
 80051ce:	d86b      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d060      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x15a>
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d867      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d05c      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x15a>
 80051dc:	2b10      	cmp	r3, #16
 80051de:	d05a      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x15a>
 80051e0:	e062      	b.n	80052a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051f2:	f000 f991 	bl	8005518 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005204:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68ba      	ldr	r2, [r7, #8]
 800520c:	609a      	str	r2, [r3, #8]
      break;
 800520e:	e04f      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005220:	f000 f97a 	bl	8005518 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689a      	ldr	r2, [r3, #8]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005232:	609a      	str	r2, [r3, #8]
      break;
 8005234:	e03c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005242:	461a      	mov	r2, r3
 8005244:	f000 f8ee 	bl	8005424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2150      	movs	r1, #80	@ 0x50
 800524e:	4618      	mov	r0, r3
 8005250:	f000 f947 	bl	80054e2 <TIM_ITRx_SetConfig>
      break;
 8005254:	e02c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005262:	461a      	mov	r2, r3
 8005264:	f000 f90d 	bl	8005482 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2160      	movs	r1, #96	@ 0x60
 800526e:	4618      	mov	r0, r3
 8005270:	f000 f937 	bl	80054e2 <TIM_ITRx_SetConfig>
      break;
 8005274:	e01c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005282:	461a      	mov	r2, r3
 8005284:	f000 f8ce 	bl	8005424 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2140      	movs	r1, #64	@ 0x40
 800528e:	4618      	mov	r0, r3
 8005290:	f000 f927 	bl	80054e2 <TIM_ITRx_SetConfig>
      break;
 8005294:	e00c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4619      	mov	r1, r3
 80052a0:	4610      	mov	r0, r2
 80052a2:	f000 f91e 	bl	80054e2 <TIM_ITRx_SetConfig>
      break;
 80052a6:	e003      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	73fb      	strb	r3, [r7, #15]
      break;
 80052ac:	e000      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
	...

080052cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a46      	ldr	r2, [pc, #280]	@ (80053f8 <TIM_Base_SetConfig+0x12c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d013      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ea:	d00f      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a43      	ldr	r2, [pc, #268]	@ (80053fc <TIM_Base_SetConfig+0x130>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00b      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a42      	ldr	r2, [pc, #264]	@ (8005400 <TIM_Base_SetConfig+0x134>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d007      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a41      	ldr	r2, [pc, #260]	@ (8005404 <TIM_Base_SetConfig+0x138>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d003      	beq.n	800530c <TIM_Base_SetConfig+0x40>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a40      	ldr	r2, [pc, #256]	@ (8005408 <TIM_Base_SetConfig+0x13c>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d108      	bne.n	800531e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a35      	ldr	r2, [pc, #212]	@ (80053f8 <TIM_Base_SetConfig+0x12c>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d02b      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800532c:	d027      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a32      	ldr	r2, [pc, #200]	@ (80053fc <TIM_Base_SetConfig+0x130>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d023      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a31      	ldr	r2, [pc, #196]	@ (8005400 <TIM_Base_SetConfig+0x134>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01f      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a30      	ldr	r2, [pc, #192]	@ (8005404 <TIM_Base_SetConfig+0x138>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d01b      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a2f      	ldr	r2, [pc, #188]	@ (8005408 <TIM_Base_SetConfig+0x13c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d017      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a2e      	ldr	r2, [pc, #184]	@ (800540c <TIM_Base_SetConfig+0x140>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d013      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a2d      	ldr	r2, [pc, #180]	@ (8005410 <TIM_Base_SetConfig+0x144>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00f      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a2c      	ldr	r2, [pc, #176]	@ (8005414 <TIM_Base_SetConfig+0x148>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00b      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a2b      	ldr	r2, [pc, #172]	@ (8005418 <TIM_Base_SetConfig+0x14c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d007      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a2a      	ldr	r2, [pc, #168]	@ (800541c <TIM_Base_SetConfig+0x150>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d003      	beq.n	800537e <TIM_Base_SetConfig+0xb2>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a29      	ldr	r2, [pc, #164]	@ (8005420 <TIM_Base_SetConfig+0x154>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d108      	bne.n	8005390 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a10      	ldr	r2, [pc, #64]	@ (80053f8 <TIM_Base_SetConfig+0x12c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d003      	beq.n	80053c4 <TIM_Base_SetConfig+0xf8>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a12      	ldr	r2, [pc, #72]	@ (8005408 <TIM_Base_SetConfig+0x13c>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d103      	bne.n	80053cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691a      	ldr	r2, [r3, #16]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d105      	bne.n	80053ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	f023 0201 	bic.w	r2, r3, #1
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	611a      	str	r2, [r3, #16]
  }
}
 80053ea:	bf00      	nop
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40010000 	.word	0x40010000
 80053fc:	40000400 	.word	0x40000400
 8005400:	40000800 	.word	0x40000800
 8005404:	40000c00 	.word	0x40000c00
 8005408:	40010400 	.word	0x40010400
 800540c:	40014000 	.word	0x40014000
 8005410:	40014400 	.word	0x40014400
 8005414:	40014800 	.word	0x40014800
 8005418:	40001800 	.word	0x40001800
 800541c:	40001c00 	.word	0x40001c00
 8005420:	40002000 	.word	0x40002000

08005424 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6a1b      	ldr	r3, [r3, #32]
 8005434:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	f023 0201 	bic.w	r2, r3, #1
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800544e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	011b      	lsls	r3, r3, #4
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	4313      	orrs	r3, r2
 8005458:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f023 030a 	bic.w	r3, r3, #10
 8005460:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	4313      	orrs	r3, r2
 8005468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	693a      	ldr	r2, [r7, #16]
 800546e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	621a      	str	r2, [r3, #32]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005482:	b480      	push	{r7}
 8005484:	b087      	sub	sp, #28
 8005486:	af00      	add	r7, sp, #0
 8005488:	60f8      	str	r0, [r7, #12]
 800548a:	60b9      	str	r1, [r7, #8]
 800548c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f023 0210 	bic.w	r2, r3, #16
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	699b      	ldr	r3, [r3, #24]
 80054a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	031b      	lsls	r3, r3, #12
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	621a      	str	r2, [r3, #32]
}
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b085      	sub	sp, #20
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
 80054ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	f043 0307 	orr.w	r3, r3, #7
 8005504:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	609a      	str	r2, [r3, #8]
}
 800550c:	bf00      	nop
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
 8005524:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005532:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	021a      	lsls	r2, r3, #8
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	431a      	orrs	r2, r3
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	4313      	orrs	r3, r2
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	4313      	orrs	r3, r2
 8005544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	609a      	str	r2, [r3, #8]
}
 800554c:	bf00      	nop
 800554e:	371c      	adds	r7, #28
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr

08005558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005568:	2b01      	cmp	r3, #1
 800556a:	d101      	bne.n	8005570 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800556c:	2302      	movs	r3, #2
 800556e:	e05a      	b.n	8005626 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2202      	movs	r2, #2
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005596:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	4313      	orrs	r3, r2
 80055a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a21      	ldr	r2, [pc, #132]	@ (8005634 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d022      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055bc:	d01d      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d018      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a1b      	ldr	r2, [pc, #108]	@ (800563c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d013      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005640 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00e      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a18      	ldr	r2, [pc, #96]	@ (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d009      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a17      	ldr	r2, [pc, #92]	@ (8005648 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d004      	beq.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a15      	ldr	r2, [pc, #84]	@ (800564c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d10c      	bne.n	8005614 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005600:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	4313      	orrs	r3, r2
 800560a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68ba      	ldr	r2, [r7, #8]
 8005612:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop
 8005634:	40010000 	.word	0x40010000
 8005638:	40000400 	.word	0x40000400
 800563c:	40000800 	.word	0x40000800
 8005640:	40000c00 	.word	0x40000c00
 8005644:	40010400 	.word	0x40010400
 8005648:	40014000 	.word	0x40014000
 800564c:	40001800 	.word	0x40001800

08005650 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005650:	b084      	sub	sp, #16
 8005652:	b580      	push	{r7, lr}
 8005654:	b084      	sub	sp, #16
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	f107 001c 	add.w	r0, r7, #28
 800565e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005662:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005666:	2b01      	cmp	r3, #1
 8005668:	d123      	bne.n	80056b2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800567e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005692:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005696:	2b01      	cmp	r3, #1
 8005698:	d105      	bne.n	80056a6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 f9dc 	bl	8005a64 <USB_CoreReset>
 80056ac:	4603      	mov	r3, r0
 80056ae:	73fb      	strb	r3, [r7, #15]
 80056b0:	e01b      	b.n	80056ea <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f000 f9d0 	bl	8005a64 <USB_CoreReset>
 80056c4:	4603      	mov	r3, r0
 80056c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80056c8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d106      	bne.n	80056de <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	639a      	str	r2, [r3, #56]	@ 0x38
 80056dc:	e005      	b.n	80056ea <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80056ea:	7fbb      	ldrb	r3, [r7, #30]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d10b      	bne.n	8005708 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f043 0206 	orr.w	r2, r3, #6
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f043 0220 	orr.w	r2, r3, #32
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005708:	7bfb      	ldrb	r3, [r7, #15]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005714:	b004      	add	sp, #16
 8005716:	4770      	bx	lr

08005718 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f043 0201 	orr.w	r2, r3, #1
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	370c      	adds	r7, #12
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr

0800573a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800573a:	b480      	push	{r7}
 800573c:	b083      	sub	sp, #12
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f023 0201 	bic.w	r2, r3, #1
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	460b      	mov	r3, r1
 8005766:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005768:	2300      	movs	r3, #0
 800576a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005778:	78fb      	ldrb	r3, [r7, #3]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d115      	bne.n	80057aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800578a:	200a      	movs	r0, #10
 800578c:	f7fb fbb2 	bl	8000ef4 <HAL_Delay>
      ms += 10U;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	330a      	adds	r3, #10
 8005794:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f956 	bl	8005a48 <USB_GetMode>
 800579c:	4603      	mov	r3, r0
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d01e      	beq.n	80057e0 <USB_SetCurrentMode+0x84>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2bc7      	cmp	r3, #199	@ 0xc7
 80057a6:	d9f0      	bls.n	800578a <USB_SetCurrentMode+0x2e>
 80057a8:	e01a      	b.n	80057e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80057aa:	78fb      	ldrb	r3, [r7, #3]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d115      	bne.n	80057dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057bc:	200a      	movs	r0, #10
 80057be:	f7fb fb99 	bl	8000ef4 <HAL_Delay>
      ms += 10U;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	330a      	adds	r3, #10
 80057c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 f93d 	bl	8005a48 <USB_GetMode>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <USB_SetCurrentMode+0x84>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2bc7      	cmp	r3, #199	@ 0xc7
 80057d8:	d9f0      	bls.n	80057bc <USB_SetCurrentMode+0x60>
 80057da:	e001      	b.n	80057e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e005      	b.n	80057ec <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2bc8      	cmp	r3, #200	@ 0xc8
 80057e4:	d101      	bne.n	80057ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e000      	b.n	80057ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80057fe:	2300      	movs	r3, #0
 8005800:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	3301      	adds	r3, #1
 8005806:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800580e:	d901      	bls.n	8005814 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e01b      	b.n	800584c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	daf2      	bge.n	8005802 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	019b      	lsls	r3, r3, #6
 8005824:	f043 0220 	orr.w	r2, r3, #32
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	3301      	adds	r3, #1
 8005830:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005838:	d901      	bls.n	800583e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e006      	b.n	800584c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b20      	cmp	r3, #32
 8005848:	d0f0      	beq.n	800582c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3714      	adds	r7, #20
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3301      	adds	r3, #1
 8005868:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005870:	d901      	bls.n	8005876 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e018      	b.n	80058a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b00      	cmp	r3, #0
 800587c:	daf2      	bge.n	8005864 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2210      	movs	r2, #16
 8005886:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	3301      	adds	r3, #1
 800588c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005894:	d901      	bls.n	800589a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e006      	b.n	80058a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f003 0310 	and.w	r3, r3, #16
 80058a2:	2b10      	cmp	r3, #16
 80058a4:	d0f0      	beq.n	8005888 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3714      	adds	r7, #20
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	@ 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	4611      	mov	r1, r2
 80058c0:	461a      	mov	r2, r3
 80058c2:	460b      	mov	r3, r1
 80058c4:	71fb      	strb	r3, [r7, #7]
 80058c6:	4613      	mov	r3, r2
 80058c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80058d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d123      	bne.n	8005922 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80058da:	88bb      	ldrh	r3, [r7, #4]
 80058dc:	3303      	adds	r3, #3
 80058de:	089b      	lsrs	r3, r3, #2
 80058e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80058e2:	2300      	movs	r3, #0
 80058e4:	61bb      	str	r3, [r7, #24]
 80058e6:	e018      	b.n	800591a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80058e8:	79fb      	ldrb	r3, [r7, #7]
 80058ea:	031a      	lsls	r2, r3, #12
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	4413      	add	r3, r2
 80058f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058f4:	461a      	mov	r2, r3
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	3301      	adds	r3, #1
 8005900:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	3301      	adds	r3, #1
 8005906:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	3301      	adds	r3, #1
 800590c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	3301      	adds	r3, #1
 8005912:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	3301      	adds	r3, #1
 8005918:	61bb      	str	r3, [r7, #24]
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	429a      	cmp	r2, r3
 8005920:	d3e2      	bcc.n	80058e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3724      	adds	r7, #36	@ 0x24
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005930:	b480      	push	{r7}
 8005932:	b08b      	sub	sp, #44	@ 0x2c
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	4613      	mov	r3, r2
 800593c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	089b      	lsrs	r3, r3, #2
 800594a:	b29b      	uxth	r3, r3
 800594c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800594e:	88fb      	ldrh	r3, [r7, #6]
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005956:	2300      	movs	r3, #0
 8005958:	623b      	str	r3, [r7, #32]
 800595a:	e014      	b.n	8005986 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005966:	601a      	str	r2, [r3, #0]
    pDest++;
 8005968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596a:	3301      	adds	r3, #1
 800596c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	3301      	adds	r3, #1
 8005972:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005976:	3301      	adds	r3, #1
 8005978:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	3301      	adds	r3, #1
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	3301      	adds	r3, #1
 8005984:	623b      	str	r3, [r7, #32]
 8005986:	6a3a      	ldr	r2, [r7, #32]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	429a      	cmp	r2, r3
 800598c:	d3e6      	bcc.n	800595c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800598e:	8bfb      	ldrh	r3, [r7, #30]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d01e      	beq.n	80059d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005994:	2300      	movs	r3, #0
 8005996:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800599e:	461a      	mov	r2, r3
 80059a0:	f107 0310 	add.w	r3, r7, #16
 80059a4:	6812      	ldr	r2, [r2, #0]
 80059a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	fa22 f303 	lsr.w	r3, r2, r3
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	701a      	strb	r2, [r3, #0]
      i++;
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	3301      	adds	r3, #1
 80059be:	623b      	str	r3, [r7, #32]
      pDest++;
 80059c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c2:	3301      	adds	r3, #1
 80059c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80059c6:	8bfb      	ldrh	r3, [r7, #30]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80059cc:	8bfb      	ldrh	r3, [r7, #30]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1ea      	bne.n	80059a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80059d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	372c      	adds	r7, #44	@ 0x2c
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	4013      	ands	r3, r2
 80059f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80059f8:	68fb      	ldr	r3, [r7, #12]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3714      	adds	r7, #20
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005a16:	78fb      	ldrb	r3, [r7, #3]
 8005a18:	015a      	lsls	r2, r3, #5
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005a26:	78fb      	ldrb	r3, [r7, #3]
 8005a28:	015a      	lsls	r2, r3, #5
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	4013      	ands	r3, r2
 8005a38:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005a3a:	68bb      	ldr	r3, [r7, #8]
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	695b      	ldr	r3, [r3, #20]
 8005a54:	f003 0301 	and.w	r3, r3, #1
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	3301      	adds	r3, #1
 8005a74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a7c:	d901      	bls.n	8005a82 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e01b      	b.n	8005aba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	daf2      	bge.n	8005a70 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	f043 0201 	orr.w	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005aa6:	d901      	bls.n	8005aac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e006      	b.n	8005aba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	f003 0301 	and.w	r3, r3, #1
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d0f0      	beq.n	8005a9a <USB_CoreReset+0x36>

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
	...

08005ac8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ac8:	b084      	sub	sp, #16
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b086      	sub	sp, #24
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
 8005ad2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005ae8:	461a      	mov	r2, r3
 8005aea:	2300      	movs	r3, #0
 8005aec:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005afe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d119      	bne.n	8005b52 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005b1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d10a      	bne.n	8005b3c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b34:	f043 0304 	orr.w	r3, r3, #4
 8005b38:	6013      	str	r3, [r2, #0]
 8005b3a:	e014      	b.n	8005b66 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b4a:	f023 0304 	bic.w	r3, r3, #4
 8005b4e:	6013      	str	r3, [r2, #0]
 8005b50:	e009      	b.n	8005b66 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005b60:	f023 0304 	bic.w	r3, r3, #4
 8005b64:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b66:	2110      	movs	r1, #16
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7ff fe43 	bl	80057f4 <USB_FlushTxFifo>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d001      	beq.n	8005b78 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7ff fe6d 	bl	8005858 <USB_FlushRxFifo>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d001      	beq.n	8005b88 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005b88:	2300      	movs	r3, #0
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	e015      	b.n	8005bba <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	015a      	lsls	r2, r3, #5
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	4413      	add	r3, r2
 8005b96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bae:	461a      	mov	r2, r3
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	613b      	str	r3, [r7, #16]
 8005bba:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d3e3      	bcc.n	8005b8e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f04f 32ff 	mov.w	r2, #4294967295
 8005bd2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a18      	ldr	r2, [pc, #96]	@ (8005c38 <USB_HostInit+0x170>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d10b      	bne.n	8005bf4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005be2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a15      	ldr	r2, [pc, #84]	@ (8005c3c <USB_HostInit+0x174>)
 8005be8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a14      	ldr	r2, [pc, #80]	@ (8005c40 <USB_HostInit+0x178>)
 8005bee:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005bf2:	e009      	b.n	8005c08 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2280      	movs	r2, #128	@ 0x80
 8005bf8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a11      	ldr	r2, [pc, #68]	@ (8005c44 <USB_HostInit+0x17c>)
 8005bfe:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a11      	ldr	r2, [pc, #68]	@ (8005c48 <USB_HostInit+0x180>)
 8005c04:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d105      	bne.n	8005c1c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	f043 0210 	orr.w	r2, r3, #16
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	699a      	ldr	r2, [r3, #24]
 8005c20:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <USB_HostInit+0x184>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3718      	adds	r7, #24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c34:	b004      	add	sp, #16
 8005c36:	4770      	bx	lr
 8005c38:	40040000 	.word	0x40040000
 8005c3c:	01000200 	.word	0x01000200
 8005c40:	00e00300 	.word	0x00e00300
 8005c44:	00600080 	.word	0x00600080
 8005c48:	004000e0 	.word	0x004000e0
 8005c4c:	a3200008 	.word	0xa3200008

08005c50 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	460b      	mov	r3, r1
 8005c5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005c6e:	f023 0303 	bic.w	r3, r3, #3
 8005c72:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	78fb      	ldrb	r3, [r7, #3]
 8005c7e:	f003 0303 	and.w	r3, r3, #3
 8005c82:	68f9      	ldr	r1, [r7, #12]
 8005c84:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005c8c:	78fb      	ldrb	r3, [r7, #3]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d107      	bne.n	8005ca2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c98:	461a      	mov	r2, r3
 8005c9a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005c9e:	6053      	str	r3, [r2, #4]
 8005ca0:	e00c      	b.n	8005cbc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005ca2:	78fb      	ldrb	r3, [r7, #3]
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d107      	bne.n	8005cb8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005cb4:	6053      	str	r3, [r2, #4]
 8005cb6:	e001      	b.n	8005cbc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e000      	b.n	8005cbe <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005cea:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cf8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005cfa:	2064      	movs	r0, #100	@ 0x64
 8005cfc:	f7fb f8fa 	bl	8000ef4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d0c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005d0e:	200a      	movs	r0, #10
 8005d10:	f7fb f8f0 	bl	8000ef4 <HAL_Delay>

  return HAL_OK;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3710      	adds	r7, #16
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b085      	sub	sp, #20
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
 8005d26:	460b      	mov	r3, r1
 8005d28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d42:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d109      	bne.n	8005d62 <USB_DriveVbus+0x44>
 8005d4e:	78fb      	ldrb	r3, [r7, #3]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d106      	bne.n	8005d62 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d60:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d6c:	d109      	bne.n	8005d82 <USB_DriveVbus+0x64>
 8005d6e:	78fb      	ldrb	r3, [r7, #3]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d106      	bne.n	8005d82 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005d7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d80:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b085      	sub	sp, #20
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	0c5b      	lsrs	r3, r3, #17
 8005dae:	f003 0303 	and.w	r3, r3, #3
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3714      	adds	r7, #20
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	b085      	sub	sp, #20
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	b29b      	uxth	r3, r3
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3714      	adds	r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b088      	sub	sp, #32
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	4608      	mov	r0, r1
 8005dea:	4611      	mov	r1, r2
 8005dec:	461a      	mov	r2, r3
 8005dee:	4603      	mov	r3, r0
 8005df0:	70fb      	strb	r3, [r7, #3]
 8005df2:	460b      	mov	r3, r1
 8005df4:	70bb      	strb	r3, [r7, #2]
 8005df6:	4613      	mov	r3, r2
 8005df8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005e02:	78fb      	ldrb	r3, [r7, #3]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e0e:	461a      	mov	r2, r3
 8005e10:	f04f 33ff 	mov.w	r3, #4294967295
 8005e14:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005e16:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005e1a:	2b03      	cmp	r3, #3
 8005e1c:	d87c      	bhi.n	8005f18 <USB_HC_Init+0x138>
 8005e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e24 <USB_HC_Init+0x44>)
 8005e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e24:	08005e35 	.word	0x08005e35
 8005e28:	08005edb 	.word	0x08005edb
 8005e2c:	08005e35 	.word	0x08005e35
 8005e30:	08005e9d 	.word	0x08005e9d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	015a      	lsls	r2, r3, #5
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	4413      	add	r3, r2
 8005e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e40:	461a      	mov	r2, r3
 8005e42:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005e46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005e48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	da10      	bge.n	8005e72 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005e50:	78fb      	ldrb	r3, [r7, #3]
 8005e52:	015a      	lsls	r2, r3, #5
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	4413      	add	r3, r2
 8005e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	78fa      	ldrb	r2, [r7, #3]
 8005e60:	0151      	lsls	r1, r2, #5
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	440a      	add	r2, r1
 8005e66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e6e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005e70:	e055      	b.n	8005f1e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a6f      	ldr	r2, [pc, #444]	@ (8006034 <USB_HC_Init+0x254>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d151      	bne.n	8005f1e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005e7a:	78fb      	ldrb	r3, [r7, #3]
 8005e7c:	015a      	lsls	r2, r3, #5
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	4413      	add	r3, r2
 8005e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	78fa      	ldrb	r2, [r7, #3]
 8005e8a:	0151      	lsls	r1, r2, #5
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	440a      	add	r2, r1
 8005e90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e94:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005e98:	60d3      	str	r3, [r2, #12]
      break;
 8005e9a:	e040      	b.n	8005f1e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005e9c:	78fb      	ldrb	r3, [r7, #3]
 8005e9e:	015a      	lsls	r2, r3, #5
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005eae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005eb0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	da34      	bge.n	8005f22 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005eb8:	78fb      	ldrb	r3, [r7, #3]
 8005eba:	015a      	lsls	r2, r3, #5
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	78fa      	ldrb	r2, [r7, #3]
 8005ec8:	0151      	lsls	r1, r2, #5
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	440a      	add	r2, r1
 8005ece:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ed6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ed8:	e023      	b.n	8005f22 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005eda:	78fb      	ldrb	r3, [r7, #3]
 8005edc:	015a      	lsls	r2, r3, #5
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	f240 2325 	movw	r3, #549	@ 0x225
 8005eec:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005eee:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	da17      	bge.n	8005f26 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005ef6:	78fb      	ldrb	r3, [r7, #3]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	78fa      	ldrb	r2, [r7, #3]
 8005f06:	0151      	lsls	r1, r2, #5
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	440a      	add	r2, r1
 8005f0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f10:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005f14:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005f16:	e006      	b.n	8005f26 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	77fb      	strb	r3, [r7, #31]
      break;
 8005f1c:	e004      	b.n	8005f28 <USB_HC_Init+0x148>
      break;
 8005f1e:	bf00      	nop
 8005f20:	e002      	b.n	8005f28 <USB_HC_Init+0x148>
      break;
 8005f22:	bf00      	nop
 8005f24:	e000      	b.n	8005f28 <USB_HC_Init+0x148>
      break;
 8005f26:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f34:	461a      	mov	r2, r3
 8005f36:	2300      	movs	r3, #0
 8005f38:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005f3a:	78fb      	ldrb	r3, [r7, #3]
 8005f3c:	015a      	lsls	r2, r3, #5
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	78fa      	ldrb	r2, [r7, #3]
 8005f4a:	0151      	lsls	r1, r2, #5
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	440a      	add	r2, r1
 8005f50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f54:	f043 0302 	orr.w	r3, r3, #2
 8005f58:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f60:	699a      	ldr	r2, [r3, #24]
 8005f62:	78fb      	ldrb	r3, [r7, #3]
 8005f64:	f003 030f 	and.w	r3, r3, #15
 8005f68:	2101      	movs	r1, #1
 8005f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f6e:	6939      	ldr	r1, [r7, #16]
 8005f70:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005f74:	4313      	orrs	r3, r2
 8005f76:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005f84:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	da03      	bge.n	8005f94 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005f8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f90:	61bb      	str	r3, [r7, #24]
 8005f92:	e001      	b.n	8005f98 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f7ff fef9 	bl	8005d90 <USB_GetHostSpeed>
 8005f9e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005fa0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d106      	bne.n	8005fb6 <USB_HC_Init+0x1d6>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d003      	beq.n	8005fb6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005fae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	e001      	b.n	8005fba <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fba:	787b      	ldrb	r3, [r7, #1]
 8005fbc:	059b      	lsls	r3, r3, #22
 8005fbe:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005fc2:	78bb      	ldrb	r3, [r7, #2]
 8005fc4:	02db      	lsls	r3, r3, #11
 8005fc6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fca:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005fcc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005fd0:	049b      	lsls	r3, r3, #18
 8005fd2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005fd6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005fd8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005fda:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005fde:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	431a      	orrs	r2, r3
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005fe8:	78fa      	ldrb	r2, [r7, #3]
 8005fea:	0151      	lsls	r1, r2, #5
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	440a      	add	r2, r1
 8005ff0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005ff4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ff8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005ffa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	d003      	beq.n	800600a <USB_HC_Init+0x22a>
 8006002:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006006:	2b01      	cmp	r3, #1
 8006008:	d10f      	bne.n	800602a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800600a:	78fb      	ldrb	r3, [r7, #3]
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	4413      	add	r3, r2
 8006012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	78fa      	ldrb	r2, [r7, #3]
 800601a:	0151      	lsls	r1, r2, #5
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	440a      	add	r2, r1
 8006020:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006024:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006028:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800602a:	7ffb      	ldrb	r3, [r7, #31]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3720      	adds	r7, #32
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	40040000 	.word	0x40040000

08006038 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b08c      	sub	sp, #48	@ 0x30
 800603c:	af02      	add	r7, sp, #8
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	4613      	mov	r3, r2
 8006044:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	785b      	ldrb	r3, [r3, #1]
 800604e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006050:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006054:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	4a5d      	ldr	r2, [pc, #372]	@ (80061d0 <USB_HC_StartXfer+0x198>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d12f      	bne.n	80060be <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800605e:	79fb      	ldrb	r3, [r7, #7]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d11c      	bne.n	800609e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	7c9b      	ldrb	r3, [r3, #18]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <USB_HC_StartXfer+0x3c>
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	7c9b      	ldrb	r3, [r3, #18]
 8006070:	2b02      	cmp	r3, #2
 8006072:	d124      	bne.n	80060be <USB_HC_StartXfer+0x86>
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	799b      	ldrb	r3, [r3, #6]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d120      	bne.n	80060be <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	015a      	lsls	r2, r3, #5
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	4413      	add	r3, r2
 8006084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	69fa      	ldr	r2, [r7, #28]
 800608c:	0151      	lsls	r1, r2, #5
 800608e:	6a3a      	ldr	r2, [r7, #32]
 8006090:	440a      	add	r2, r1
 8006092:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800609a:	60d3      	str	r3, [r2, #12]
 800609c:	e00f      	b.n	80060be <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	791b      	ldrb	r3, [r3, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <USB_HC_StartXfer+0x86>
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	795b      	ldrb	r3, [r3, #5]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d107      	bne.n	80060be <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	785b      	ldrb	r3, [r3, #1]
 80060b2:	4619      	mov	r1, r3
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 fb6b 	bl	8006790 <USB_DoPing>
        return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e232      	b.n	8006524 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	799b      	ldrb	r3, [r3, #6]
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d158      	bne.n	8006178 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80060c6:	2301      	movs	r3, #1
 80060c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	78db      	ldrb	r3, [r3, #3]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d007      	beq.n	80060e2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80060d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	8a92      	ldrh	r2, [r2, #20]
 80060d8:	fb03 f202 	mul.w	r2, r3, r2
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	61da      	str	r2, [r3, #28]
 80060e0:	e07c      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	7c9b      	ldrb	r3, [r3, #18]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d130      	bne.n	800614c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	2bbc      	cmp	r3, #188	@ 0xbc
 80060f0:	d918      	bls.n	8006124 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	8a9b      	ldrh	r3, [r3, #20]
 80060f6:	461a      	mov	r2, r3
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	69da      	ldr	r2, [r3, #28]
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d003      	beq.n	8006114 <USB_HC_StartXfer+0xdc>
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	2b02      	cmp	r3, #2
 8006112:	d103      	bne.n	800611c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2202      	movs	r2, #2
 8006118:	60da      	str	r2, [r3, #12]
 800611a:	e05f      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2201      	movs	r2, #1
 8006120:	60da      	str	r2, [r3, #12]
 8006122:	e05b      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	6a1a      	ldr	r2, [r3, #32]
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d007      	beq.n	8006144 <USB_HC_StartXfer+0x10c>
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	2b02      	cmp	r3, #2
 800613a:	d003      	beq.n	8006144 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2204      	movs	r2, #4
 8006140:	60da      	str	r2, [r3, #12]
 8006142:	e04b      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	2203      	movs	r2, #3
 8006148:	60da      	str	r2, [r3, #12]
 800614a:	e047      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800614c:	79fb      	ldrb	r3, [r7, #7]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d10d      	bne.n	800616e <USB_HC_StartXfer+0x136>
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	8a92      	ldrh	r2, [r2, #20]
 800615a:	4293      	cmp	r3, r2
 800615c:	d907      	bls.n	800616e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800615e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	8a92      	ldrh	r2, [r2, #20]
 8006164:	fb03 f202 	mul.w	r2, r3, r2
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	61da      	str	r2, [r3, #28]
 800616c:	e036      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	61da      	str	r2, [r3, #28]
 8006176:	e031      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d018      	beq.n	80061b2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	8a92      	ldrh	r2, [r2, #20]
 8006188:	4413      	add	r3, r2
 800618a:	3b01      	subs	r3, #1
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	8a92      	ldrh	r2, [r2, #20]
 8006190:	fbb3 f3f2 	udiv	r3, r3, r2
 8006194:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006196:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006198:	8b7b      	ldrh	r3, [r7, #26]
 800619a:	429a      	cmp	r2, r3
 800619c:	d90b      	bls.n	80061b6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800619e:	8b7b      	ldrh	r3, [r7, #26]
 80061a0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80061a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	8a92      	ldrh	r2, [r2, #20]
 80061a8:	fb03 f202 	mul.w	r2, r3, r2
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	61da      	str	r2, [r3, #28]
 80061b0:	e001      	b.n	80061b6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80061b2:	2301      	movs	r3, #1
 80061b4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	78db      	ldrb	r3, [r3, #3]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00a      	beq.n	80061d4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80061be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	8a92      	ldrh	r2, [r2, #20]
 80061c4:	fb03 f202 	mul.w	r2, r3, r2
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	61da      	str	r2, [r3, #28]
 80061cc:	e006      	b.n	80061dc <USB_HC_StartXfer+0x1a4>
 80061ce:	bf00      	nop
 80061d0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	6a1a      	ldr	r2, [r3, #32]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80061e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80061e6:	04d9      	lsls	r1, r3, #19
 80061e8:	4ba3      	ldr	r3, [pc, #652]	@ (8006478 <USB_HC_StartXfer+0x440>)
 80061ea:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80061ec:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	7d9b      	ldrb	r3, [r3, #22]
 80061f2:	075b      	lsls	r3, r3, #29
 80061f4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80061f8:	69f9      	ldr	r1, [r7, #28]
 80061fa:	0148      	lsls	r0, r1, #5
 80061fc:	6a39      	ldr	r1, [r7, #32]
 80061fe:	4401      	add	r1, r0
 8006200:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006204:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006206:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006208:	79fb      	ldrb	r3, [r7, #7]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d009      	beq.n	8006222 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	6999      	ldr	r1, [r3, #24]
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	015a      	lsls	r2, r3, #5
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	4413      	add	r3, r2
 800621a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800621e:	460a      	mov	r2, r1
 8006220:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006222:	6a3b      	ldr	r3, [r7, #32]
 8006224:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	bf0c      	ite	eq
 8006232:	2301      	moveq	r3, #1
 8006234:	2300      	movne	r3, #0
 8006236:	b2db      	uxtb	r3, r3
 8006238:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	015a      	lsls	r2, r3, #5
 800623e:	6a3b      	ldr	r3, [r7, #32]
 8006240:	4413      	add	r3, r2
 8006242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	69fa      	ldr	r2, [r7, #28]
 800624a:	0151      	lsls	r1, r2, #5
 800624c:	6a3a      	ldr	r2, [r7, #32]
 800624e:	440a      	add	r2, r1
 8006250:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006254:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006258:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	015a      	lsls	r2, r3, #5
 800625e:	6a3b      	ldr	r3, [r7, #32]
 8006260:	4413      	add	r3, r2
 8006262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	7e7b      	ldrb	r3, [r7, #25]
 800626a:	075b      	lsls	r3, r3, #29
 800626c:	69f9      	ldr	r1, [r7, #28]
 800626e:	0148      	lsls	r0, r1, #5
 8006270:	6a39      	ldr	r1, [r7, #32]
 8006272:	4401      	add	r1, r0
 8006274:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006278:	4313      	orrs	r3, r2
 800627a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	799b      	ldrb	r3, [r3, #6]
 8006280:	2b01      	cmp	r3, #1
 8006282:	f040 80c3 	bne.w	800640c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	7c5b      	ldrb	r3, [r3, #17]
 800628a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006290:	4313      	orrs	r3, r2
 8006292:	69fa      	ldr	r2, [r7, #28]
 8006294:	0151      	lsls	r1, r2, #5
 8006296:	6a3a      	ldr	r2, [r7, #32]
 8006298:	440a      	add	r2, r1
 800629a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800629e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80062a2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	69fa      	ldr	r2, [r7, #28]
 80062b4:	0151      	lsls	r1, r2, #5
 80062b6:	6a3a      	ldr	r2, [r7, #32]
 80062b8:	440a      	add	r2, r1
 80062ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062be:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80062c2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	79db      	ldrb	r3, [r3, #7]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d123      	bne.n	8006314 <USB_HC_StartXfer+0x2dc>
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	78db      	ldrb	r3, [r3, #3]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d11f      	bne.n	8006314 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	015a      	lsls	r2, r3, #5
 80062d8:	6a3b      	ldr	r3, [r7, #32]
 80062da:	4413      	add	r3, r2
 80062dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	69fa      	ldr	r2, [r7, #28]
 80062e4:	0151      	lsls	r1, r2, #5
 80062e6:	6a3a      	ldr	r2, [r7, #32]
 80062e8:	440a      	add	r2, r1
 80062ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062f2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	015a      	lsls	r2, r3, #5
 80062f8:	6a3b      	ldr	r3, [r7, #32]
 80062fa:	4413      	add	r3, r2
 80062fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	69fa      	ldr	r2, [r7, #28]
 8006304:	0151      	lsls	r1, r2, #5
 8006306:	6a3a      	ldr	r2, [r7, #32]
 8006308:	440a      	add	r2, r1
 800630a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800630e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006312:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	7c9b      	ldrb	r3, [r3, #18]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d003      	beq.n	8006324 <USB_HC_StartXfer+0x2ec>
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	7c9b      	ldrb	r3, [r3, #18]
 8006320:	2b03      	cmp	r3, #3
 8006322:	d117      	bne.n	8006354 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006328:	2b01      	cmp	r3, #1
 800632a:	d113      	bne.n	8006354 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	78db      	ldrb	r3, [r3, #3]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d10f      	bne.n	8006354 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	4413      	add	r3, r2
 800633c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	69fa      	ldr	r2, [r7, #28]
 8006344:	0151      	lsls	r1, r2, #5
 8006346:	6a3a      	ldr	r2, [r7, #32]
 8006348:	440a      	add	r2, r1
 800634a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800634e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006352:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	7c9b      	ldrb	r3, [r3, #18]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d162      	bne.n	8006422 <USB_HC_StartXfer+0x3ea>
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	78db      	ldrb	r3, [r3, #3]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d15e      	bne.n	8006422 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	3b01      	subs	r3, #1
 800636a:	2b03      	cmp	r3, #3
 800636c:	d858      	bhi.n	8006420 <USB_HC_StartXfer+0x3e8>
 800636e:	a201      	add	r2, pc, #4	@ (adr r2, 8006374 <USB_HC_StartXfer+0x33c>)
 8006370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006374:	08006385 	.word	0x08006385
 8006378:	080063a7 	.word	0x080063a7
 800637c:	080063c9 	.word	0x080063c9
 8006380:	080063eb 	.word	0x080063eb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	6a3b      	ldr	r3, [r7, #32]
 800638a:	4413      	add	r3, r2
 800638c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	69fa      	ldr	r2, [r7, #28]
 8006394:	0151      	lsls	r1, r2, #5
 8006396:	6a3a      	ldr	r2, [r7, #32]
 8006398:	440a      	add	r2, r1
 800639a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800639e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063a2:	6053      	str	r3, [r2, #4]
          break;
 80063a4:	e03d      	b.n	8006422 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	6a3b      	ldr	r3, [r7, #32]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	69fa      	ldr	r2, [r7, #28]
 80063b6:	0151      	lsls	r1, r2, #5
 80063b8:	6a3a      	ldr	r2, [r7, #32]
 80063ba:	440a      	add	r2, r1
 80063bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063c0:	f043 030e 	orr.w	r3, r3, #14
 80063c4:	6053      	str	r3, [r2, #4]
          break;
 80063c6:	e02c      	b.n	8006422 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	69fa      	ldr	r2, [r7, #28]
 80063d8:	0151      	lsls	r1, r2, #5
 80063da:	6a3a      	ldr	r2, [r7, #32]
 80063dc:	440a      	add	r2, r1
 80063de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063e6:	6053      	str	r3, [r2, #4]
          break;
 80063e8:	e01b      	b.n	8006422 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	015a      	lsls	r2, r3, #5
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	69fa      	ldr	r2, [r7, #28]
 80063fa:	0151      	lsls	r1, r2, #5
 80063fc:	6a3a      	ldr	r2, [r7, #32]
 80063fe:	440a      	add	r2, r1
 8006400:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006404:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006408:	6053      	str	r3, [r2, #4]
          break;
 800640a:	e00a      	b.n	8006422 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	6a3b      	ldr	r3, [r7, #32]
 8006412:	4413      	add	r3, r2
 8006414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006418:	461a      	mov	r2, r3
 800641a:	2300      	movs	r3, #0
 800641c:	6053      	str	r3, [r2, #4]
 800641e:	e000      	b.n	8006422 <USB_HC_StartXfer+0x3ea>
          break;
 8006420:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	015a      	lsls	r2, r3, #5
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	4413      	add	r3, r2
 800642a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006438:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	78db      	ldrb	r3, [r3, #3]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d004      	beq.n	800644c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006448:	613b      	str	r3, [r7, #16]
 800644a:	e003      	b.n	8006454 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006452:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800645a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	015a      	lsls	r2, r3, #5
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	4413      	add	r3, r2
 8006464:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006468:	461a      	mov	r2, r3
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800646e:	79fb      	ldrb	r3, [r7, #7]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006474:	2300      	movs	r3, #0
 8006476:	e055      	b.n	8006524 <USB_HC_StartXfer+0x4ec>
 8006478:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	78db      	ldrb	r3, [r3, #3]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d14e      	bne.n	8006522 <USB_HC_StartXfer+0x4ea>
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d04a      	beq.n	8006522 <USB_HC_StartXfer+0x4ea>
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	79db      	ldrb	r3, [r3, #7]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d146      	bne.n	8006522 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	7c9b      	ldrb	r3, [r3, #18]
 8006498:	2b03      	cmp	r3, #3
 800649a:	d831      	bhi.n	8006500 <USB_HC_StartXfer+0x4c8>
 800649c:	a201      	add	r2, pc, #4	@ (adr r2, 80064a4 <USB_HC_StartXfer+0x46c>)
 800649e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a2:	bf00      	nop
 80064a4:	080064b5 	.word	0x080064b5
 80064a8:	080064d9 	.word	0x080064d9
 80064ac:	080064b5 	.word	0x080064b5
 80064b0:	080064d9 	.word	0x080064d9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	3303      	adds	r3, #3
 80064ba:	089b      	lsrs	r3, r3, #2
 80064bc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80064be:	8afa      	ldrh	r2, [r7, #22]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d91c      	bls.n	8006504 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	699b      	ldr	r3, [r3, #24]
 80064ce:	f043 0220 	orr.w	r2, r3, #32
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	619a      	str	r2, [r3, #24]
        }
        break;
 80064d6:	e015      	b.n	8006504 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	3303      	adds	r3, #3
 80064de:	089b      	lsrs	r3, r3, #2
 80064e0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80064e2:	8afa      	ldrh	r2, [r7, #22]
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d90a      	bls.n	8006508 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	619a      	str	r2, [r3, #24]
        }
        break;
 80064fe:	e003      	b.n	8006508 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006500:	bf00      	nop
 8006502:	e002      	b.n	800650a <USB_HC_StartXfer+0x4d2>
        break;
 8006504:	bf00      	nop
 8006506:	e000      	b.n	800650a <USB_HC_StartXfer+0x4d2>
        break;
 8006508:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	6999      	ldr	r1, [r3, #24]
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	785a      	ldrb	r2, [r3, #1]
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	b29b      	uxth	r3, r3
 8006518:	2000      	movs	r0, #0
 800651a:	9000      	str	r0, [sp, #0]
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	f7ff f9c9 	bl	80058b4 <USB_WritePacket>
  }

  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3728      	adds	r7, #40	@ 0x28
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	b29b      	uxth	r3, r3
}
 8006542:	4618      	mov	r0, r3
 8006544:	3714      	adds	r7, #20
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800654e:	b480      	push	{r7}
 8006550:	b089      	sub	sp, #36	@ 0x24
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
 8006556:	460b      	mov	r3, r1
 8006558:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800655e:	78fb      	ldrb	r3, [r7, #3]
 8006560:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006562:	2300      	movs	r3, #0
 8006564:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	0c9b      	lsrs	r3, r3, #18
 8006576:	f003 0303 	and.w	r3, r3, #3
 800657a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	015a      	lsls	r2, r3, #5
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	4413      	add	r3, r2
 8006584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	0fdb      	lsrs	r3, r3, #31
 800658c:	f003 0301 	and.w	r3, r3, #1
 8006590:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	015a      	lsls	r2, r3, #5
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	4413      	add	r3, r2
 800659a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	0fdb      	lsrs	r3, r3, #31
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	f003 0320 	and.w	r3, r3, #32
 80065b0:	2b20      	cmp	r3, #32
 80065b2:	d10d      	bne.n	80065d0 <USB_HC_Halt+0x82>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10a      	bne.n	80065d0 <USB_HC_Halt+0x82>
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d005      	beq.n	80065cc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d002      	beq.n	80065cc <USB_HC_Halt+0x7e>
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2b03      	cmp	r3, #3
 80065ca:	d101      	bne.n	80065d0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e0d8      	b.n	8006782 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d002      	beq.n	80065dc <USB_HC_Halt+0x8e>
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d173      	bne.n	80066c4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	015a      	lsls	r2, r3, #5
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	4413      	add	r3, r2
 80065e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	0151      	lsls	r1, r2, #5
 80065ee:	69fa      	ldr	r2, [r7, #28]
 80065f0:	440a      	add	r2, r1
 80065f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065fa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f003 0320 	and.w	r3, r3, #32
 8006604:	2b00      	cmp	r3, #0
 8006606:	d14a      	bne.n	800669e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800660c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d133      	bne.n	800667c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	015a      	lsls	r2, r3, #5
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	4413      	add	r3, r2
 800661c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	69ba      	ldr	r2, [r7, #24]
 8006624:	0151      	lsls	r1, r2, #5
 8006626:	69fa      	ldr	r2, [r7, #28]
 8006628:	440a      	add	r2, r1
 800662a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800662e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006632:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	015a      	lsls	r2, r3, #5
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	4413      	add	r3, r2
 800663c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69ba      	ldr	r2, [r7, #24]
 8006644:	0151      	lsls	r1, r2, #5
 8006646:	69fa      	ldr	r2, [r7, #28]
 8006648:	440a      	add	r2, r1
 800664a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800664e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006652:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	3301      	adds	r3, #1
 8006658:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006660:	d82e      	bhi.n	80066c0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	015a      	lsls	r2, r3, #5
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	4413      	add	r3, r2
 800666a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006674:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006678:	d0ec      	beq.n	8006654 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800667a:	e081      	b.n	8006780 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	4413      	add	r3, r2
 8006684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	0151      	lsls	r1, r2, #5
 800668e:	69fa      	ldr	r2, [r7, #28]
 8006690:	440a      	add	r2, r1
 8006692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006696:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800669a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800669c:	e070      	b.n	8006780 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	015a      	lsls	r2, r3, #5
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	4413      	add	r3, r2
 80066a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	69ba      	ldr	r2, [r7, #24]
 80066ae:	0151      	lsls	r1, r2, #5
 80066b0:	69fa      	ldr	r2, [r7, #28]
 80066b2:	440a      	add	r2, r1
 80066b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066bc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80066be:	e05f      	b.n	8006780 <USB_HC_Halt+0x232>
            break;
 80066c0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80066c2:	e05d      	b.n	8006780 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	69ba      	ldr	r2, [r7, #24]
 80066d4:	0151      	lsls	r1, r2, #5
 80066d6:	69fa      	ldr	r2, [r7, #28]
 80066d8:	440a      	add	r2, r1
 80066da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80066de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066e2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d133      	bne.n	800675c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	015a      	lsls	r2, r3, #5
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	4413      	add	r3, r2
 80066fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	69ba      	ldr	r2, [r7, #24]
 8006704:	0151      	lsls	r1, r2, #5
 8006706:	69fa      	ldr	r2, [r7, #28]
 8006708:	440a      	add	r2, r1
 800670a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800670e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006712:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	015a      	lsls	r2, r3, #5
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	4413      	add	r3, r2
 800671c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	69ba      	ldr	r2, [r7, #24]
 8006724:	0151      	lsls	r1, r2, #5
 8006726:	69fa      	ldr	r2, [r7, #28]
 8006728:	440a      	add	r2, r1
 800672a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800672e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006732:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	3301      	adds	r3, #1
 8006738:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006740:	d81d      	bhi.n	800677e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	015a      	lsls	r2, r3, #5
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	4413      	add	r3, r2
 800674a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006754:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006758:	d0ec      	beq.n	8006734 <USB_HC_Halt+0x1e6>
 800675a:	e011      	b.n	8006780 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	015a      	lsls	r2, r3, #5
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	4413      	add	r3, r2
 8006764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	0151      	lsls	r1, r2, #5
 800676e:	69fa      	ldr	r2, [r7, #28]
 8006770:	440a      	add	r2, r1
 8006772:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006776:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	e000      	b.n	8006780 <USB_HC_Halt+0x232>
          break;
 800677e:	bf00      	nop
    }
  }

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3724      	adds	r7, #36	@ 0x24
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr
	...

08006790 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006790:	b480      	push	{r7}
 8006792:	b087      	sub	sp, #28
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	460b      	mov	r3, r1
 800679a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80067a0:	78fb      	ldrb	r3, [r7, #3]
 80067a2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80067a4:	2301      	movs	r3, #1
 80067a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	04da      	lsls	r2, r3, #19
 80067ac:	4b15      	ldr	r3, [pc, #84]	@ (8006804 <USB_DoPing+0x74>)
 80067ae:	4013      	ands	r3, r2
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	0151      	lsls	r1, r2, #5
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	440a      	add	r2, r1
 80067b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067c0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80067d8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067e0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ee:	461a      	mov	r2, r3
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	1ff80000 	.word	0x1ff80000

08006808 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b088      	sub	sp, #32
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006810:	2300      	movs	r3, #0
 8006812:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7fe ff8c 	bl	800573a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006822:	2110      	movs	r1, #16
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7fe ffe5 	bl	80057f4 <USB_FlushTxFifo>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7ff f80f 	bl	8005858 <USB_FlushRxFifo>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d001      	beq.n	8006844 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006844:	2300      	movs	r3, #0
 8006846:	61bb      	str	r3, [r7, #24]
 8006848:	e01f      	b.n	800688a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	4413      	add	r3, r2
 8006852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006860:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006868:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006870:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	015a      	lsls	r2, r3, #5
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	4413      	add	r3, r2
 800687a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800687e:	461a      	mov	r2, r3
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	3301      	adds	r3, #1
 8006888:	61bb      	str	r3, [r7, #24]
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	2b0f      	cmp	r3, #15
 800688e:	d9dc      	bls.n	800684a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006890:	2300      	movs	r3, #0
 8006892:	61bb      	str	r3, [r7, #24]
 8006894:	e034      	b.n	8006900 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	015a      	lsls	r2, r3, #5
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	4413      	add	r3, r2
 800689e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068ac:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068b4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80068bc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	015a      	lsls	r2, r3, #5
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	4413      	add	r3, r2
 80068c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ca:	461a      	mov	r2, r3
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	3301      	adds	r3, #1
 80068d4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80068dc:	d80c      	bhi.n	80068f8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	015a      	lsls	r2, r3, #5
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068f4:	d0ec      	beq.n	80068d0 <USB_StopHost+0xc8>
 80068f6:	e000      	b.n	80068fa <USB_StopHost+0xf2>
        break;
 80068f8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	3301      	adds	r3, #1
 80068fe:	61bb      	str	r3, [r7, #24]
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	2b0f      	cmp	r3, #15
 8006904:	d9c7      	bls.n	8006896 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800690c:	461a      	mov	r2, r3
 800690e:	f04f 33ff 	mov.w	r3, #4294967295
 8006912:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f04f 32ff 	mov.w	r2, #4294967295
 800691a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7fe fefb 	bl	8005718 <USB_EnableGlobalInt>

  return ret;
 8006922:	7ffb      	ldrb	r3, [r7, #31]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3720      	adds	r7, #32
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800692c:	b590      	push	{r4, r7, lr}
 800692e:	b089      	sub	sp, #36	@ 0x24
 8006930:	af04      	add	r7, sp, #16
 8006932:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006934:	2301      	movs	r3, #1
 8006936:	2202      	movs	r2, #2
 8006938:	2102      	movs	r1, #2
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 fc85 	bl	800724a <USBH_FindInterface>
 8006940:	4603      	mov	r3, r0
 8006942:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	2bff      	cmp	r3, #255	@ 0xff
 8006948:	d002      	beq.n	8006950 <USBH_CDC_InterfaceInit+0x24>
 800694a:	7bfb      	ldrb	r3, [r7, #15]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d901      	bls.n	8006954 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006950:	2302      	movs	r3, #2
 8006952:	e13d      	b.n	8006bd0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006954:	7bfb      	ldrb	r3, [r7, #15]
 8006956:	4619      	mov	r1, r3
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 fc5a 	bl	8007212 <USBH_SelectInterface>
 800695e:	4603      	mov	r3, r0
 8006960:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006962:	7bbb      	ldrb	r3, [r7, #14]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006968:	2302      	movs	r3, #2
 800696a:	e131      	b.n	8006bd0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006972:	2050      	movs	r0, #80	@ 0x50
 8006974:	f002 fb64 	bl	8009040 <malloc>
 8006978:	4603      	mov	r3, r0
 800697a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006982:	69db      	ldr	r3, [r3, #28]
 8006984:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800698c:	2302      	movs	r3, #2
 800698e:	e11f      	b.n	8006bd0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006990:	2250      	movs	r2, #80	@ 0x50
 8006992:	2100      	movs	r1, #0
 8006994:	68b8      	ldr	r0, [r7, #8]
 8006996:	f002 fc11 	bl	80091bc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	211a      	movs	r1, #26
 80069a0:	fb01 f303 	mul.w	r3, r1, r3
 80069a4:	4413      	add	r3, r2
 80069a6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	b25b      	sxtb	r3, r3
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	da15      	bge.n	80069de <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80069b2:	7bfb      	ldrb	r3, [r7, #15]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	211a      	movs	r1, #26
 80069b8:	fb01 f303 	mul.w	r3, r1, r3
 80069bc:	4413      	add	r3, r2
 80069be:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80069c2:	781a      	ldrb	r2, [r3, #0]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80069c8:	7bfb      	ldrb	r3, [r7, #15]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	211a      	movs	r1, #26
 80069ce:	fb01 f303 	mul.w	r3, r1, r3
 80069d2:	4413      	add	r3, r2
 80069d4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80069d8:	881a      	ldrh	r2, [r3, #0]
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	785b      	ldrb	r3, [r3, #1]
 80069e2:	4619      	mov	r1, r3
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f001 ffbe 	bl	8008966 <USBH_AllocPipe>
 80069ea:	4603      	mov	r3, r0
 80069ec:	461a      	mov	r2, r3
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	7819      	ldrb	r1, [r3, #0]
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	7858      	ldrb	r0, [r3, #1]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a06:	68ba      	ldr	r2, [r7, #8]
 8006a08:	8952      	ldrh	r2, [r2, #10]
 8006a0a:	9202      	str	r2, [sp, #8]
 8006a0c:	2203      	movs	r2, #3
 8006a0e:	9201      	str	r2, [sp, #4]
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	4623      	mov	r3, r4
 8006a14:	4602      	mov	r2, r0
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f001 ff76 	bl	8008908 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	2200      	movs	r2, #0
 8006a22:	4619      	mov	r1, r3
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f002 fa85 	bl	8008f34 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	210a      	movs	r1, #10
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 fc0a 	bl	800724a <USBH_FindInterface>
 8006a36:	4603      	mov	r3, r0
 8006a38:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
 8006a3c:	2bff      	cmp	r3, #255	@ 0xff
 8006a3e:	d002      	beq.n	8006a46 <USBH_CDC_InterfaceInit+0x11a>
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d901      	bls.n	8006a4a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006a46:	2302      	movs	r3, #2
 8006a48:	e0c2      	b.n	8006bd0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006a4a:	7bfb      	ldrb	r3, [r7, #15]
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	211a      	movs	r1, #26
 8006a50:	fb01 f303 	mul.w	r3, r1, r3
 8006a54:	4413      	add	r3, r2
 8006a56:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	b25b      	sxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	da16      	bge.n	8006a90 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a62:	7bfb      	ldrb	r3, [r7, #15]
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	211a      	movs	r1, #26
 8006a68:	fb01 f303 	mul.w	r3, r1, r3
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006a72:	781a      	ldrb	r2, [r3, #0]
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	211a      	movs	r1, #26
 8006a7e:	fb01 f303 	mul.w	r3, r1, r3
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006a88:	881a      	ldrh	r2, [r3, #0]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	835a      	strh	r2, [r3, #26]
 8006a8e:	e015      	b.n	8006abc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a90:	7bfb      	ldrb	r3, [r7, #15]
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	211a      	movs	r1, #26
 8006a96:	fb01 f303 	mul.w	r3, r1, r3
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006aa0:	781a      	ldrb	r2, [r3, #0]
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006aa6:	7bfb      	ldrb	r3, [r7, #15]
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	211a      	movs	r1, #26
 8006aac:	fb01 f303 	mul.w	r3, r1, r3
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ab6:	881a      	ldrh	r2, [r3, #0]
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006abc:	7bfb      	ldrb	r3, [r7, #15]
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	211a      	movs	r1, #26
 8006ac2:	fb01 f303 	mul.w	r3, r1, r3
 8006ac6:	4413      	add	r3, r2
 8006ac8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	b25b      	sxtb	r3, r3
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	da16      	bge.n	8006b02 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
 8006ad6:	687a      	ldr	r2, [r7, #4]
 8006ad8:	211a      	movs	r1, #26
 8006ada:	fb01 f303 	mul.w	r3, r1, r3
 8006ade:	4413      	add	r3, r2
 8006ae0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006ae4:	781a      	ldrb	r2, [r3, #0]
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006aea:	7bfb      	ldrb	r3, [r7, #15]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	211a      	movs	r1, #26
 8006af0:	fb01 f303 	mul.w	r3, r1, r3
 8006af4:	4413      	add	r3, r2
 8006af6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006afa:	881a      	ldrh	r2, [r3, #0]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	835a      	strh	r2, [r3, #26]
 8006b00:	e015      	b.n	8006b2e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006b02:	7bfb      	ldrb	r3, [r7, #15]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	211a      	movs	r1, #26
 8006b08:	fb01 f303 	mul.w	r3, r1, r3
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006b12:	781a      	ldrb	r2, [r3, #0]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	211a      	movs	r1, #26
 8006b1e:	fb01 f303 	mul.w	r3, r1, r3
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006b28:	881a      	ldrh	r2, [r3, #0]
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	7b9b      	ldrb	r3, [r3, #14]
 8006b32:	4619      	mov	r1, r3
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f001 ff16 	bl	8008966 <USBH_AllocPipe>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	7bdb      	ldrb	r3, [r3, #15]
 8006b46:	4619      	mov	r1, r3
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f001 ff0c 	bl	8008966 <USBH_AllocPipe>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	461a      	mov	r2, r3
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	7b59      	ldrb	r1, [r3, #13]
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	7b98      	ldrb	r0, [r3, #14]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	8b12      	ldrh	r2, [r2, #24]
 8006b6e:	9202      	str	r2, [sp, #8]
 8006b70:	2202      	movs	r2, #2
 8006b72:	9201      	str	r2, [sp, #4]
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	4623      	mov	r3, r4
 8006b78:	4602      	mov	r2, r0
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f001 fec4 	bl	8008908 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	7b19      	ldrb	r1, [r3, #12]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	7bd8      	ldrb	r0, [r3, #15]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	8b52      	ldrh	r2, [r2, #26]
 8006b98:	9202      	str	r2, [sp, #8]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	9201      	str	r2, [sp, #4]
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	4623      	mov	r3, r4
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f001 feaf 	bl	8008908 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	7b5b      	ldrb	r3, [r3, #13]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	4619      	mov	r1, r3
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f002 f9ba 	bl	8008f34 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	7b1b      	ldrb	r3, [r3, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f002 f9b3 	bl	8008f34 <USBH_LL_SetToggle>

  return USBH_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd90      	pop	{r4, r7, pc}

08006bd8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006be6:	69db      	ldr	r3, [r3, #28]
 8006be8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00e      	beq.n	8006c10 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f001 fea4 	bl	8008946 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	781b      	ldrb	r3, [r3, #0]
 8006c02:	4619      	mov	r1, r3
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f001 fecf 	bl	80089a8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	7b1b      	ldrb	r3, [r3, #12]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00e      	beq.n	8006c36 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	7b1b      	ldrb	r3, [r3, #12]
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f001 fe91 	bl	8008946 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	7b1b      	ldrb	r3, [r3, #12]
 8006c28:	4619      	mov	r1, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f001 febc 	bl	80089a8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	7b5b      	ldrb	r3, [r3, #13]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00e      	beq.n	8006c5c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	7b5b      	ldrb	r3, [r3, #13]
 8006c42:	4619      	mov	r1, r3
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f001 fe7e 	bl	8008946 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	7b5b      	ldrb	r3, [r3, #13]
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f001 fea9 	bl	80089a8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00b      	beq.n	8006c80 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c6e:	69db      	ldr	r3, [r3, #28]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f002 f9ed 	bl	8009050 <free>
    phost->pActiveClass->pData = 0U;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c98:	69db      	ldr	r3, [r3, #28]
 8006c9a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	3340      	adds	r3, #64	@ 0x40
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f8b1 	bl	8006e0a <GetLineCoding>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006cac:	7afb      	ldrb	r3, [r7, #11]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d105      	bne.n	8006cbe <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006cb8:	2102      	movs	r1, #2
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006cbe:	7afb      	ldrb	r3, [r7, #11]
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3710      	adds	r7, #16
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006ce8:	2b04      	cmp	r3, #4
 8006cea:	d877      	bhi.n	8006ddc <USBH_CDC_Process+0x114>
 8006cec:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <USBH_CDC_Process+0x2c>)
 8006cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf2:	bf00      	nop
 8006cf4:	08006d09 	.word	0x08006d09
 8006cf8:	08006d0f 	.word	0x08006d0f
 8006cfc:	08006d3f 	.word	0x08006d3f
 8006d00:	08006db3 	.word	0x08006db3
 8006d04:	08006dc1 	.word	0x08006dc1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d0c:	e06d      	b.n	8006dea <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d12:	4619      	mov	r1, r3
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 f897 	bl	8006e48 <SetLineCoding>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d1e:	7bbb      	ldrb	r3, [r7, #14]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d104      	bne.n	8006d2e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2202      	movs	r2, #2
 8006d28:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006d2c:	e058      	b.n	8006de0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006d2e:	7bbb      	ldrb	r3, [r7, #14]
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d055      	beq.n	8006de0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2204      	movs	r2, #4
 8006d38:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006d3c:	e050      	b.n	8006de0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	3340      	adds	r3, #64	@ 0x40
 8006d42:	4619      	mov	r1, r3
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 f860 	bl	8006e0a <GetLineCoding>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d4e:	7bbb      	ldrb	r3, [r7, #14]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d126      	bne.n	8006da2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d66:	791b      	ldrb	r3, [r3, #4]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d13b      	bne.n	8006de4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d76:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d133      	bne.n	8006de4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d86:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d12b      	bne.n	8006de4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d94:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d124      	bne.n	8006de4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f958 	bl	8007050 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006da0:	e020      	b.n	8006de4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006da2:	7bbb      	ldrb	r3, [r7, #14]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d01d      	beq.n	8006de4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	2204      	movs	r2, #4
 8006dac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006db0:	e018      	b.n	8006de4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f867 	bl	8006e86 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 f8da 	bl	8006f72 <CDC_ProcessReception>
      break;
 8006dbe:	e014      	b.n	8006dea <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f001 f81a 	bl	8007dfc <USBH_ClrFeature>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006dcc:	7bbb      	ldrb	r3, [r7, #14]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10a      	bne.n	8006de8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8006dda:	e005      	b.n	8006de8 <USBH_CDC_Process+0x120>

    default:
      break;
 8006ddc:	bf00      	nop
 8006dde:	e004      	b.n	8006dea <USBH_CDC_Process+0x122>
      break;
 8006de0:	bf00      	nop
 8006de2:	e002      	b.n	8006dea <USBH_CDC_Process+0x122>
      break;
 8006de4:	bf00      	nop
 8006de6:	e000      	b.n	8006dea <USBH_CDC_Process+0x122>
      break;
 8006de8:	bf00      	nop

  }

  return status;
 8006dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr

08006e0a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b082      	sub	sp, #8
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
 8006e12:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	22a1      	movs	r2, #161	@ 0xa1
 8006e18:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2221      	movs	r2, #33	@ 0x21
 8006e1e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2207      	movs	r2, #7
 8006e30:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2207      	movs	r2, #7
 8006e36:	4619      	mov	r1, r3
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f001 fb14 	bl	8008466 <USBH_CtlReq>
 8006e3e:	4603      	mov	r3, r0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3708      	adds	r7, #8
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2221      	movs	r2, #33	@ 0x21
 8006e56:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2207      	movs	r2, #7
 8006e6e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	2207      	movs	r2, #7
 8006e74:	4619      	mov	r1, r3
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f001 faf5 	bl	8008466 <USBH_CtlReq>
 8006e7c:	4603      	mov	r3, r0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b086      	sub	sp, #24
 8006e8a:	af02      	add	r7, sp, #8
 8006e8c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e94:	69db      	ldr	r3, [r3, #28]
 8006e96:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d002      	beq.n	8006eac <CDC_ProcessTransmission+0x26>
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d023      	beq.n	8006ef2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006eaa:	e05e      	b.n	8006f6a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb0:	68fa      	ldr	r2, [r7, #12]
 8006eb2:	8b12      	ldrh	r2, [r2, #24]
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d90b      	bls.n	8006ed0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	69d9      	ldr	r1, [r3, #28]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8b1a      	ldrh	r2, [r3, #24]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	7b5b      	ldrb	r3, [r3, #13]
 8006ec4:	2001      	movs	r0, #1
 8006ec6:	9000      	str	r0, [sp, #0]
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f001 fcda 	bl	8008882 <USBH_BulkSendData>
 8006ece:	e00b      	b.n	8006ee8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	7b5b      	ldrb	r3, [r3, #13]
 8006ede:	2001      	movs	r0, #1
 8006ee0:	9000      	str	r0, [sp, #0]
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f001 fccd 	bl	8008882 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2202      	movs	r2, #2
 8006eec:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006ef0:	e03b      	b.n	8006f6a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	7b5b      	ldrb	r3, [r3, #13]
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f001 fff1 	bl	8008ee0 <USBH_LL_GetURBState>
 8006efe:	4603      	mov	r3, r0
 8006f00:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006f02:	7afb      	ldrb	r3, [r7, #11]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d128      	bne.n	8006f5a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	8b12      	ldrh	r2, [r2, #24]
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d90e      	bls.n	8006f32 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	8b12      	ldrh	r2, [r2, #24]
 8006f1c:	1a9a      	subs	r2, r3, r2
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	8b12      	ldrh	r2, [r2, #24]
 8006f2a:	441a      	add	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	61da      	str	r2, [r3, #28]
 8006f30:	e002      	b.n	8006f38 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2200      	movs	r2, #0
 8006f36:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d004      	beq.n	8006f4a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006f48:	e00e      	b.n	8006f68 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f868 	bl	8007028 <USBH_CDC_TransmitCallback>
      break;
 8006f58:	e006      	b.n	8006f68 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006f5a:	7afb      	ldrb	r3, [r7, #11]
 8006f5c:	2b02      	cmp	r3, #2
 8006f5e:	d103      	bne.n	8006f68 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006f68:	bf00      	nop
  }
}
 8006f6a:	bf00      	nop
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b086      	sub	sp, #24
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006f84:	2300      	movs	r3, #0
 8006f86:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8006f8e:	2b03      	cmp	r3, #3
 8006f90:	d002      	beq.n	8006f98 <CDC_ProcessReception+0x26>
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d00e      	beq.n	8006fb4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006f96:	e043      	b.n	8007020 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	6a19      	ldr	r1, [r3, #32]
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	8b5a      	ldrh	r2, [r3, #26]
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	7b1b      	ldrb	r3, [r3, #12]
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f001 fc91 	bl	80088cc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2204      	movs	r2, #4
 8006fae:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006fb2:	e035      	b.n	8007020 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	7b1b      	ldrb	r3, [r3, #12]
 8006fb8:	4619      	mov	r1, r3
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f001 ff90 	bl	8008ee0 <USBH_LL_GetURBState>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006fc4:	7cfb      	ldrb	r3, [r7, #19]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d129      	bne.n	800701e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	7b1b      	ldrb	r3, [r3, #12]
 8006fce:	4619      	mov	r1, r3
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 fef3 	bl	8008dbc <USBH_LL_GetLastXferSize>
 8006fd6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d016      	beq.n	8007010 <CDC_ProcessReception+0x9e>
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	8b5b      	ldrh	r3, [r3, #26]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d110      	bne.n	8007010 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	1ad2      	subs	r2, r2, r3
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	6a1a      	ldr	r2, [r3, #32]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	441a      	add	r2, r3
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	2203      	movs	r2, #3
 800700a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800700e:	e006      	b.n	800701e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 f80f 	bl	800703c <USBH_CDC_ReceiveCallback>
      break;
 800701e:	bf00      	nop
  }
}
 8007020:	bf00      	nop
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	4613      	mov	r3, r2
 8007070:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007078:	2302      	movs	r3, #2
 800707a:	e029      	b.n	80070d0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	79fa      	ldrb	r2, [r7, #7]
 8007080:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 f81f 	bl	80070d8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d003      	beq.n	80070c8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f001 fdc3 	bl	8008c54 <USBH_LL_Init>

  return USBH_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80070e4:	2300      	movs	r3, #0
 80070e6:	60fb      	str	r3, [r7, #12]
 80070e8:	e009      	b.n	80070fe <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	33e0      	adds	r3, #224	@ 0xe0
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	2200      	movs	r2, #0
 80070f6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	3301      	adds	r3, #1
 80070fc:	60fb      	str	r3, [r7, #12]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2b0f      	cmp	r3, #15
 8007102:	d9f2      	bls.n	80070ea <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007104:	2300      	movs	r3, #0
 8007106:	60fb      	str	r3, [r7, #12]
 8007108:	e009      	b.n	800711e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	4413      	add	r3, r2
 8007110:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007114:	2200      	movs	r2, #0
 8007116:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	3301      	adds	r3, #1
 800711c:	60fb      	str	r3, [r7, #12]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007124:	d3f1      	bcc.n	800710a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2240      	movs	r2, #64	@ 0x40
 800714a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	331c      	adds	r3, #28
 8007176:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800717a:	2100      	movs	r1, #0
 800717c:	4618      	mov	r0, r3
 800717e:	f002 f81d 	bl	80091bc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007188:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800718c:	2100      	movs	r1, #0
 800718e:	4618      	mov	r0, r3
 8007190:	f002 f814 	bl	80091bc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800719a:	2212      	movs	r2, #18
 800719c:	2100      	movs	r1, #0
 800719e:	4618      	mov	r0, r3
 80071a0:	f002 f80c 	bl	80091bc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80071aa:	223e      	movs	r2, #62	@ 0x3e
 80071ac:	2100      	movs	r1, #0
 80071ae:	4618      	mov	r0, r3
 80071b0:	f002 f804 	bl	80091bc <memset>

  return USBH_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3710      	adds	r7, #16
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}

080071be <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80071be:	b480      	push	{r7}
 80071c0:	b085      	sub	sp, #20
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	6078      	str	r0, [r7, #4]
 80071c6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80071c8:	2300      	movs	r3, #0
 80071ca:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d016      	beq.n	8007200 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10e      	bne.n	80071fa <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80071e2:	1c59      	adds	r1, r3, #1
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	33de      	adds	r3, #222	@ 0xde
 80071ee:	6839      	ldr	r1, [r7, #0]
 80071f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80071f4:	2300      	movs	r3, #0
 80071f6:	73fb      	strb	r3, [r7, #15]
 80071f8:	e004      	b.n	8007204 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80071fa:	2302      	movs	r3, #2
 80071fc:	73fb      	strb	r3, [r7, #15]
 80071fe:	e001      	b.n	8007204 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007200:	2302      	movs	r3, #2
 8007202:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007204:	7bfb      	ldrb	r3, [r7, #15]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007212:	b480      	push	{r7}
 8007214:	b085      	sub	sp, #20
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
 800721a:	460b      	mov	r3, r1
 800721c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800721e:	2300      	movs	r3, #0
 8007220:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007228:	78fa      	ldrb	r2, [r7, #3]
 800722a:	429a      	cmp	r2, r3
 800722c:	d204      	bcs.n	8007238 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	78fa      	ldrb	r2, [r7, #3]
 8007232:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007236:	e001      	b.n	800723c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007238:	2302      	movs	r3, #2
 800723a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800723c:	7bfb      	ldrb	r3, [r7, #15]
}
 800723e:	4618      	mov	r0, r3
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800724a:	b480      	push	{r7}
 800724c:	b087      	sub	sp, #28
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	4608      	mov	r0, r1
 8007254:	4611      	mov	r1, r2
 8007256:	461a      	mov	r2, r3
 8007258:	4603      	mov	r3, r0
 800725a:	70fb      	strb	r3, [r7, #3]
 800725c:	460b      	mov	r3, r1
 800725e:	70bb      	strb	r3, [r7, #2]
 8007260:	4613      	mov	r3, r2
 8007262:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007264:	2300      	movs	r3, #0
 8007266:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007268:	2300      	movs	r3, #0
 800726a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007272:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007274:	e025      	b.n	80072c2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007276:	7dfb      	ldrb	r3, [r7, #23]
 8007278:	221a      	movs	r2, #26
 800727a:	fb02 f303 	mul.w	r3, r2, r3
 800727e:	3308      	adds	r3, #8
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	4413      	add	r3, r2
 8007284:	3302      	adds	r3, #2
 8007286:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	795b      	ldrb	r3, [r3, #5]
 800728c:	78fa      	ldrb	r2, [r7, #3]
 800728e:	429a      	cmp	r2, r3
 8007290:	d002      	beq.n	8007298 <USBH_FindInterface+0x4e>
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	2bff      	cmp	r3, #255	@ 0xff
 8007296:	d111      	bne.n	80072bc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800729c:	78ba      	ldrb	r2, [r7, #2]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d002      	beq.n	80072a8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80072a2:	78bb      	ldrb	r3, [r7, #2]
 80072a4:	2bff      	cmp	r3, #255	@ 0xff
 80072a6:	d109      	bne.n	80072bc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80072ac:	787a      	ldrb	r2, [r7, #1]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d002      	beq.n	80072b8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80072b2:	787b      	ldrb	r3, [r7, #1]
 80072b4:	2bff      	cmp	r3, #255	@ 0xff
 80072b6:	d101      	bne.n	80072bc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80072b8:	7dfb      	ldrb	r3, [r7, #23]
 80072ba:	e006      	b.n	80072ca <USBH_FindInterface+0x80>
    }
    if_ix++;
 80072bc:	7dfb      	ldrb	r3, [r7, #23]
 80072be:	3301      	adds	r3, #1
 80072c0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80072c2:	7dfb      	ldrb	r3, [r7, #23]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d9d6      	bls.n	8007276 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80072c8:	23ff      	movs	r3, #255	@ 0xff
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	371c      	adds	r7, #28
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b082      	sub	sp, #8
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f001 fcf4 	bl	8008ccc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80072e4:	2101      	movs	r1, #1
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f001 fe0d 	bl	8008f06 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
	...

080072f8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b088      	sub	sp, #32
 80072fc:	af04      	add	r7, sp, #16
 80072fe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007300:	2302      	movs	r3, #2
 8007302:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b01      	cmp	r3, #1
 8007312:	d102      	bne.n	800731a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2203      	movs	r2, #3
 8007318:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	b2db      	uxtb	r3, r3
 8007320:	2b0b      	cmp	r3, #11
 8007322:	f200 81bb 	bhi.w	800769c <USBH_Process+0x3a4>
 8007326:	a201      	add	r2, pc, #4	@ (adr r2, 800732c <USBH_Process+0x34>)
 8007328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732c:	0800735d 	.word	0x0800735d
 8007330:	0800738f 	.word	0x0800738f
 8007334:	080073f7 	.word	0x080073f7
 8007338:	08007637 	.word	0x08007637
 800733c:	0800769d 	.word	0x0800769d
 8007340:	08007497 	.word	0x08007497
 8007344:	080075dd 	.word	0x080075dd
 8007348:	080074cd 	.word	0x080074cd
 800734c:	080074ed 	.word	0x080074ed
 8007350:	0800750b 	.word	0x0800750b
 8007354:	0800754f 	.word	0x0800754f
 8007358:	0800761f 	.word	0x0800761f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007362:	b2db      	uxtb	r3, r3
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 819b 	beq.w	80076a0 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007370:	20c8      	movs	r0, #200	@ 0xc8
 8007372:	f001 fe12 	bl	8008f9a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f001 fd05 	bl	8008d86 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800738c:	e188      	b.n	80076a0 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007394:	2b01      	cmp	r3, #1
 8007396:	d107      	bne.n	80073a8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2202      	movs	r2, #2
 80073a4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80073a6:	e18a      	b.n	80076be <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80073ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073b2:	d914      	bls.n	80073de <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80073ba:	3301      	adds	r3, #1
 80073bc:	b2da      	uxtb	r2, r3
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d903      	bls.n	80073d6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	220d      	movs	r2, #13
 80073d2:	701a      	strb	r2, [r3, #0]
      break;
 80073d4:	e173      	b.n	80076be <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	701a      	strb	r2, [r3, #0]
      break;
 80073dc:	e16f      	b.n	80076be <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80073e4:	f103 020a 	add.w	r2, r3, #10
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80073ee:	200a      	movs	r0, #10
 80073f0:	f001 fdd3 	bl	8008f9a <USBH_Delay>
      break;
 80073f4:	e163      	b.n	80076be <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d005      	beq.n	800740c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007406:	2104      	movs	r1, #4
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800740c:	2064      	movs	r0, #100	@ 0x64
 800740e:	f001 fdc4 	bl	8008f9a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f001 fc90 	bl	8008d38 <USBH_LL_GetSpeed>
 8007418:	4603      	mov	r3, r0
 800741a:	461a      	mov	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2205      	movs	r2, #5
 8007426:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007428:	2100      	movs	r1, #0
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f001 fa9b 	bl	8008966 <USBH_AllocPipe>
 8007430:	4603      	mov	r3, r0
 8007432:	461a      	mov	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007438:	2180      	movs	r1, #128	@ 0x80
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f001 fa93 	bl	8008966 <USBH_AllocPipe>
 8007440:	4603      	mov	r3, r0
 8007442:	461a      	mov	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	7919      	ldrb	r1, [r3, #4]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800745c:	9202      	str	r2, [sp, #8]
 800745e:	2200      	movs	r2, #0
 8007460:	9201      	str	r2, [sp, #4]
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	4603      	mov	r3, r0
 8007466:	2280      	movs	r2, #128	@ 0x80
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f001 fa4d 	bl	8008908 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	7959      	ldrb	r1, [r3, #5]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007482:	9202      	str	r2, [sp, #8]
 8007484:	2200      	movs	r2, #0
 8007486:	9201      	str	r2, [sp, #4]
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	4603      	mov	r3, r0
 800748c:	2200      	movs	r2, #0
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f001 fa3a 	bl	8008908 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007494:	e113      	b.n	80076be <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f916 	bl	80076c8 <USBH_HandleEnum>
 800749c:	4603      	mov	r3, r0
 800749e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80074a0:	7bbb      	ldrb	r3, [r7, #14]
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f040 80fd 	bne.w	80076a4 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d103      	bne.n	80074c4 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2208      	movs	r2, #8
 80074c0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80074c2:	e0ef      	b.n	80076a4 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2207      	movs	r2, #7
 80074c8:	701a      	strb	r2, [r3, #0]
      break;
 80074ca:	e0eb      	b.n	80076a4 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 80e8 	beq.w	80076a8 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80074de:	2101      	movs	r1, #1
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2208      	movs	r2, #8
 80074e8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80074ea:	e0dd      	b.n	80076a8 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80074f2:	4619      	mov	r1, r3
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 fc3a 	bl	8007d6e <USBH_SetCfg>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f040 80d5 	bne.w	80076ac <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2209      	movs	r2, #9
 8007506:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007508:	e0d0      	b.n	80076ac <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007510:	f003 0320 	and.w	r3, r3, #32
 8007514:	2b00      	cmp	r3, #0
 8007516:	d016      	beq.n	8007546 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007518:	2101      	movs	r1, #1
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 fc4a 	bl	8007db4 <USBH_SetFeature>
 8007520:	4603      	mov	r3, r0
 8007522:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007524:	7bbb      	ldrb	r3, [r7, #14]
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b00      	cmp	r3, #0
 800752a:	d103      	bne.n	8007534 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	220a      	movs	r2, #10
 8007530:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007532:	e0bd      	b.n	80076b0 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8007534:	7bbb      	ldrb	r3, [r7, #14]
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b03      	cmp	r3, #3
 800753a:	f040 80b9 	bne.w	80076b0 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	220a      	movs	r2, #10
 8007542:	701a      	strb	r2, [r3, #0]
      break;
 8007544:	e0b4      	b.n	80076b0 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	220a      	movs	r2, #10
 800754a:	701a      	strb	r2, [r3, #0]
      break;
 800754c:	e0b0      	b.n	80076b0 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007554:	2b00      	cmp	r3, #0
 8007556:	f000 80ad 	beq.w	80076b4 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007562:	2300      	movs	r3, #0
 8007564:	73fb      	strb	r3, [r7, #15]
 8007566:	e016      	b.n	8007596 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007568:	7bfa      	ldrb	r2, [r7, #15]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	32de      	adds	r2, #222	@ 0xde
 800756e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007572:	791a      	ldrb	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800757a:	429a      	cmp	r2, r3
 800757c:	d108      	bne.n	8007590 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800757e:	7bfa      	ldrb	r2, [r7, #15]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	32de      	adds	r2, #222	@ 0xde
 8007584:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800758e:	e005      	b.n	800759c <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007590:	7bfb      	ldrb	r3, [r7, #15]
 8007592:	3301      	adds	r3, #1
 8007594:	73fb      	strb	r3, [r7, #15]
 8007596:	7bfb      	ldrb	r3, [r7, #15]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0e5      	beq.n	8007568 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d016      	beq.n	80075d4 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	4798      	blx	r3
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d109      	bne.n	80075cc <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2206      	movs	r2, #6
 80075bc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80075c4:	2103      	movs	r1, #3
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80075ca:	e073      	b.n	80076b4 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	220d      	movs	r2, #13
 80075d0:	701a      	strb	r2, [r3, #0]
      break;
 80075d2:	e06f      	b.n	80076b4 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	220d      	movs	r2, #13
 80075d8:	701a      	strb	r2, [r3, #0]
      break;
 80075da:	e06b      	b.n	80076b4 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d017      	beq.n	8007616 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	4798      	blx	r3
 80075f2:	4603      	mov	r3, r0
 80075f4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80075f6:	7bbb      	ldrb	r3, [r7, #14]
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d103      	bne.n	8007606 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	220b      	movs	r2, #11
 8007602:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007604:	e058      	b.n	80076b8 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8007606:	7bbb      	ldrb	r3, [r7, #14]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d154      	bne.n	80076b8 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	220d      	movs	r2, #13
 8007612:	701a      	strb	r2, [r3, #0]
      break;
 8007614:	e050      	b.n	80076b8 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	220d      	movs	r2, #13
 800761a:	701a      	strb	r2, [r3, #0]
      break;
 800761c:	e04c      	b.n	80076b8 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007624:	2b00      	cmp	r3, #0
 8007626:	d049      	beq.n	80076bc <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	4798      	blx	r3
      }
      break;
 8007634:	e042      	b.n	80076bc <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7ff fd4a 	bl	80070d8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800764a:	2b00      	cmp	r3, #0
 800764c:	d009      	beq.n	8007662 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007668:	2b00      	cmp	r3, #0
 800766a:	d005      	beq.n	8007678 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007672:	2105      	movs	r1, #5
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b01      	cmp	r3, #1
 8007682:	d107      	bne.n	8007694 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f7ff fe22 	bl	80072d6 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007692:	e014      	b.n	80076be <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f001 fb19 	bl	8008ccc <USBH_LL_Start>
      break;
 800769a:	e010      	b.n	80076be <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 800769c:	bf00      	nop
 800769e:	e00e      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076a0:	bf00      	nop
 80076a2:	e00c      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076a4:	bf00      	nop
 80076a6:	e00a      	b.n	80076be <USBH_Process+0x3c6>
    break;
 80076a8:	bf00      	nop
 80076aa:	e008      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076ac:	bf00      	nop
 80076ae:	e006      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076b0:	bf00      	nop
 80076b2:	e004      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076b4:	bf00      	nop
 80076b6:	e002      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076b8:	bf00      	nop
 80076ba:	e000      	b.n	80076be <USBH_Process+0x3c6>
      break;
 80076bc:	bf00      	nop
  }
  return USBH_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af04      	add	r7, sp, #16
 80076ce:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80076d0:	2301      	movs	r3, #1
 80076d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80076d4:	2301      	movs	r3, #1
 80076d6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	785b      	ldrb	r3, [r3, #1]
 80076dc:	2b07      	cmp	r3, #7
 80076de:	f200 81bd 	bhi.w	8007a5c <USBH_HandleEnum+0x394>
 80076e2:	a201      	add	r2, pc, #4	@ (adr r2, 80076e8 <USBH_HandleEnum+0x20>)
 80076e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e8:	08007709 	.word	0x08007709
 80076ec:	080077c3 	.word	0x080077c3
 80076f0:	0800782d 	.word	0x0800782d
 80076f4:	080078b7 	.word	0x080078b7
 80076f8:	08007921 	.word	0x08007921
 80076fc:	08007991 	.word	0x08007991
 8007700:	080079d7 	.word	0x080079d7
 8007704:	08007a1d 	.word	0x08007a1d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007708:	2108      	movs	r1, #8
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 fa4c 	bl	8007ba8 <USBH_Get_DevDesc>
 8007710:	4603      	mov	r3, r0
 8007712:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007714:	7bbb      	ldrb	r3, [r7, #14]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d12e      	bne.n	8007778 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	7919      	ldrb	r1, [r3, #4]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800773e:	9202      	str	r2, [sp, #8]
 8007740:	2200      	movs	r2, #0
 8007742:	9201      	str	r2, [sp, #4]
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	4603      	mov	r3, r0
 8007748:	2280      	movs	r2, #128	@ 0x80
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f001 f8dc 	bl	8008908 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	7959      	ldrb	r1, [r3, #5]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007764:	9202      	str	r2, [sp, #8]
 8007766:	2200      	movs	r2, #0
 8007768:	9201      	str	r2, [sp, #4]
 800776a:	9300      	str	r3, [sp, #0]
 800776c:	4603      	mov	r3, r0
 800776e:	2200      	movs	r2, #0
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f001 f8c9 	bl	8008908 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007776:	e173      	b.n	8007a60 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007778:	7bbb      	ldrb	r3, [r7, #14]
 800777a:	2b03      	cmp	r3, #3
 800777c:	f040 8170 	bne.w	8007a60 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007786:	3301      	adds	r3, #1
 8007788:	b2da      	uxtb	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007796:	2b03      	cmp	r3, #3
 8007798:	d903      	bls.n	80077a2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	220d      	movs	r2, #13
 800779e:	701a      	strb	r2, [r3, #0]
      break;
 80077a0:	e15e      	b.n	8007a60 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	795b      	ldrb	r3, [r3, #5]
 80077a6:	4619      	mov	r1, r3
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f001 f8fd 	bl	80089a8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	791b      	ldrb	r3, [r3, #4]
 80077b2:	4619      	mov	r1, r3
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f001 f8f7 	bl	80089a8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	701a      	strb	r2, [r3, #0]
      break;
 80077c0:	e14e      	b.n	8007a60 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80077c2:	2112      	movs	r1, #18
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 f9ef 	bl	8007ba8 <USBH_Get_DevDesc>
 80077ca:	4603      	mov	r3, r0
 80077cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80077ce:	7bbb      	ldrb	r3, [r7, #14]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d103      	bne.n	80077dc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2202      	movs	r2, #2
 80077d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80077da:	e143      	b.n	8007a64 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80077dc:	7bbb      	ldrb	r3, [r7, #14]
 80077de:	2b03      	cmp	r3, #3
 80077e0:	f040 8140 	bne.w	8007a64 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80077ea:	3301      	adds	r3, #1
 80077ec:	b2da      	uxtb	r2, r3
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80077fa:	2b03      	cmp	r3, #3
 80077fc:	d903      	bls.n	8007806 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	220d      	movs	r2, #13
 8007802:	701a      	strb	r2, [r3, #0]
      break;
 8007804:	e12e      	b.n	8007a64 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	795b      	ldrb	r3, [r3, #5]
 800780a:	4619      	mov	r1, r3
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f001 f8cb 	bl	80089a8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	791b      	ldrb	r3, [r3, #4]
 8007816:	4619      	mov	r1, r3
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f001 f8c5 	bl	80089a8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	701a      	strb	r2, [r3, #0]
      break;
 800782a:	e11b      	b.n	8007a64 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800782c:	2101      	movs	r1, #1
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 fa79 	bl	8007d26 <USBH_SetAddress>
 8007834:	4603      	mov	r3, r0
 8007836:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007838:	7bbb      	ldrb	r3, [r7, #14]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d130      	bne.n	80078a0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800783e:	2002      	movs	r0, #2
 8007840:	f001 fbab 	bl	8008f9a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2203      	movs	r2, #3
 8007850:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	7919      	ldrb	r1, [r3, #4]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007866:	9202      	str	r2, [sp, #8]
 8007868:	2200      	movs	r2, #0
 800786a:	9201      	str	r2, [sp, #4]
 800786c:	9300      	str	r3, [sp, #0]
 800786e:	4603      	mov	r3, r0
 8007870:	2280      	movs	r2, #128	@ 0x80
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f001 f848 	bl	8008908 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	7959      	ldrb	r1, [r3, #5]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800788c:	9202      	str	r2, [sp, #8]
 800788e:	2200      	movs	r2, #0
 8007890:	9201      	str	r2, [sp, #4]
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	4603      	mov	r3, r0
 8007896:	2200      	movs	r2, #0
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f001 f835 	bl	8008908 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800789e:	e0e3      	b.n	8007a68 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078a0:	7bbb      	ldrb	r3, [r7, #14]
 80078a2:	2b03      	cmp	r3, #3
 80078a4:	f040 80e0 	bne.w	8007a68 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	220d      	movs	r2, #13
 80078ac:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	705a      	strb	r2, [r3, #1]
      break;
 80078b4:	e0d8      	b.n	8007a68 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80078b6:	2109      	movs	r1, #9
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f9a1 	bl	8007c00 <USBH_Get_CfgDesc>
 80078be:	4603      	mov	r3, r0
 80078c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d103      	bne.n	80078d0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2204      	movs	r2, #4
 80078cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80078ce:	e0cd      	b.n	8007a6c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078d0:	7bbb      	ldrb	r3, [r7, #14]
 80078d2:	2b03      	cmp	r3, #3
 80078d4:	f040 80ca 	bne.w	8007a6c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80078de:	3301      	adds	r3, #1
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	d903      	bls.n	80078fa <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	220d      	movs	r2, #13
 80078f6:	701a      	strb	r2, [r3, #0]
      break;
 80078f8:	e0b8      	b.n	8007a6c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	795b      	ldrb	r3, [r3, #5]
 80078fe:	4619      	mov	r1, r3
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f001 f851 	bl	80089a8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	791b      	ldrb	r3, [r3, #4]
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f001 f84b 	bl	80089a8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	701a      	strb	r2, [r3, #0]
      break;
 800791e:	e0a5      	b.n	8007a6c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007926:	4619      	mov	r1, r3
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f969 	bl	8007c00 <USBH_Get_CfgDesc>
 800792e:	4603      	mov	r3, r0
 8007930:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007932:	7bbb      	ldrb	r3, [r7, #14]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d103      	bne.n	8007940 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2205      	movs	r2, #5
 800793c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800793e:	e097      	b.n	8007a70 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007940:	7bbb      	ldrb	r3, [r7, #14]
 8007942:	2b03      	cmp	r3, #3
 8007944:	f040 8094 	bne.w	8007a70 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800794e:	3301      	adds	r3, #1
 8007950:	b2da      	uxtb	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800795e:	2b03      	cmp	r3, #3
 8007960:	d903      	bls.n	800796a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	220d      	movs	r2, #13
 8007966:	701a      	strb	r2, [r3, #0]
      break;
 8007968:	e082      	b.n	8007a70 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	795b      	ldrb	r3, [r3, #5]
 800796e:	4619      	mov	r1, r3
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f001 f819 	bl	80089a8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	791b      	ldrb	r3, [r3, #4]
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f001 f813 	bl	80089a8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	701a      	strb	r2, [r3, #0]
      break;
 800798e:	e06f      	b.n	8007a70 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007996:	2b00      	cmp	r3, #0
 8007998:	d019      	beq.n	80079ce <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80079a6:	23ff      	movs	r3, #255	@ 0xff
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f953 	bl	8007c54 <USBH_Get_StringDesc>
 80079ae:	4603      	mov	r3, r0
 80079b0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80079b2:	7bbb      	ldrb	r3, [r7, #14]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d103      	bne.n	80079c0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2206      	movs	r2, #6
 80079bc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80079be:	e059      	b.n	8007a74 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079c0:	7bbb      	ldrb	r3, [r7, #14]
 80079c2:	2b03      	cmp	r3, #3
 80079c4:	d156      	bne.n	8007a74 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2206      	movs	r2, #6
 80079ca:	705a      	strb	r2, [r3, #1]
      break;
 80079cc:	e052      	b.n	8007a74 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2206      	movs	r2, #6
 80079d2:	705a      	strb	r2, [r3, #1]
      break;
 80079d4:	e04e      	b.n	8007a74 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d019      	beq.n	8007a14 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80079ec:	23ff      	movs	r3, #255	@ 0xff
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f930 	bl	8007c54 <USBH_Get_StringDesc>
 80079f4:	4603      	mov	r3, r0
 80079f6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80079f8:	7bbb      	ldrb	r3, [r7, #14]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d103      	bne.n	8007a06 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2207      	movs	r2, #7
 8007a02:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007a04:	e038      	b.n	8007a78 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a06:	7bbb      	ldrb	r3, [r7, #14]
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d135      	bne.n	8007a78 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2207      	movs	r2, #7
 8007a10:	705a      	strb	r2, [r3, #1]
      break;
 8007a12:	e031      	b.n	8007a78 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2207      	movs	r2, #7
 8007a18:	705a      	strb	r2, [r3, #1]
      break;
 8007a1a:	e02d      	b.n	8007a78 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d017      	beq.n	8007a56 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007a32:	23ff      	movs	r3, #255	@ 0xff
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 f90d 	bl	8007c54 <USBH_Get_StringDesc>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007a3e:	7bbb      	ldrb	r3, [r7, #14]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d102      	bne.n	8007a4a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007a44:	2300      	movs	r3, #0
 8007a46:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007a48:	e018      	b.n	8007a7c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a4a:	7bbb      	ldrb	r3, [r7, #14]
 8007a4c:	2b03      	cmp	r3, #3
 8007a4e:	d115      	bne.n	8007a7c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8007a50:	2300      	movs	r3, #0
 8007a52:	73fb      	strb	r3, [r7, #15]
      break;
 8007a54:	e012      	b.n	8007a7c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8007a56:	2300      	movs	r3, #0
 8007a58:	73fb      	strb	r3, [r7, #15]
      break;
 8007a5a:	e00f      	b.n	8007a7c <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007a5c:	bf00      	nop
 8007a5e:	e00e      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a60:	bf00      	nop
 8007a62:	e00c      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a64:	bf00      	nop
 8007a66:	e00a      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a68:	bf00      	nop
 8007a6a:	e008      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a6c:	bf00      	nop
 8007a6e:	e006      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a70:	bf00      	nop
 8007a72:	e004      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a74:	bf00      	nop
 8007a76:	e002      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a78:	bf00      	nop
 8007a7a:	e000      	b.n	8007a7e <USBH_HandleEnum+0x3b6>
      break;
 8007a7c:	bf00      	nop
  }
  return Status;
 8007a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	683a      	ldr	r2, [r7, #0]
 8007a96:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007a9a:	bf00      	nop
 8007a9c:	370c      	adds	r7, #12
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr

08007aa6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b082      	sub	sp, #8
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007ab4:	1c5a      	adds	r2, r3, #1
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f804 	bl	8007aca <USBH_HandleSof>
}
 8007ac2:	bf00      	nop
 8007ac4:	3708      	adds	r7, #8
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b082      	sub	sp, #8
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	2b0b      	cmp	r3, #11
 8007ada:	d10a      	bne.n	8007af2 <USBH_HandleSof+0x28>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d005      	beq.n	8007af2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	4798      	blx	r3
  }
}
 8007af2:	bf00      	nop
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b083      	sub	sp, #12
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007b0a:	bf00      	nop
}
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr

08007b16 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b083      	sub	sp, #12
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8007b26:	bf00      	nop
}
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007b32:	b480      	push	{r7}
 8007b34:	b083      	sub	sp, #12
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f001 f8be 	bl	8008d02 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	791b      	ldrb	r3, [r3, #4]
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 ff0b 	bl	80089a8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	795b      	ldrb	r3, [r3, #5]
 8007b96:	4619      	mov	r1, r3
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 ff05 	bl	80089a8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3708      	adds	r7, #8
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af02      	add	r7, sp, #8
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007bb4:	887b      	ldrh	r3, [r7, #2]
 8007bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bba:	d901      	bls.n	8007bc0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007bbc:	2303      	movs	r3, #3
 8007bbe:	e01b      	b.n	8007bf8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007bc6:	887b      	ldrh	r3, [r7, #2]
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	4613      	mov	r3, r2
 8007bcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f872 	bl	8007cbc <USBH_GetDescriptor>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d109      	bne.n	8007bf6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007be8:	887a      	ldrh	r2, [r7, #2]
 8007bea:	4619      	mov	r1, r3
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 f929 	bl	8007e44 <USBH_ParseDevDesc>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af02      	add	r7, sp, #8
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	460b      	mov	r3, r1
 8007c0a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	331c      	adds	r3, #28
 8007c10:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007c12:	887b      	ldrh	r3, [r7, #2]
 8007c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c18:	d901      	bls.n	8007c1e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e016      	b.n	8007c4c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007c1e:	887b      	ldrh	r3, [r7, #2]
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c28:	2100      	movs	r1, #0
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f846 	bl	8007cbc <USBH_GetDescriptor>
 8007c30:	4603      	mov	r3, r0
 8007c32:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d107      	bne.n	8007c4a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007c3a:	887b      	ldrh	r3, [r7, #2]
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	68b9      	ldr	r1, [r7, #8]
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 f9af 	bl	8007fa4 <USBH_ParseCfgDesc>
 8007c46:	4603      	mov	r3, r0
 8007c48:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b088      	sub	sp, #32
 8007c58:	af02      	add	r7, sp, #8
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	607a      	str	r2, [r7, #4]
 8007c5e:	461a      	mov	r2, r3
 8007c60:	460b      	mov	r3, r1
 8007c62:	72fb      	strb	r3, [r7, #11]
 8007c64:	4613      	mov	r3, r2
 8007c66:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007c68:	893b      	ldrh	r3, [r7, #8]
 8007c6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c6e:	d802      	bhi.n	8007c76 <USBH_Get_StringDesc+0x22>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d101      	bne.n	8007c7a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e01c      	b.n	8007cb4 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007c7a:	7afb      	ldrb	r3, [r7, #11]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007c82:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007c8a:	893b      	ldrh	r3, [r7, #8]
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	460b      	mov	r3, r1
 8007c90:	2100      	movs	r1, #0
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 f812 	bl	8007cbc <USBH_GetDescriptor>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007c9c:	7dfb      	ldrb	r3, [r7, #23]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d107      	bne.n	8007cb2 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007ca8:	893a      	ldrh	r2, [r7, #8]
 8007caa:	6879      	ldr	r1, [r7, #4]
 8007cac:	4618      	mov	r0, r3
 8007cae:	f000 fb8d 	bl	80083cc <USBH_ParseStringDesc>
  }

  return status;
 8007cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3718      	adds	r7, #24
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	607b      	str	r3, [r7, #4]
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	72fb      	strb	r3, [r7, #11]
 8007cca:	4613      	mov	r3, r2
 8007ccc:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	789b      	ldrb	r3, [r3, #2]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d11c      	bne.n	8007d10 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007cd6:	7afb      	ldrb	r3, [r7, #11]
 8007cd8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007cdc:	b2da      	uxtb	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2206      	movs	r2, #6
 8007ce6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	893a      	ldrh	r2, [r7, #8]
 8007cec:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007cee:	893b      	ldrh	r3, [r7, #8]
 8007cf0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007cf4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cf8:	d104      	bne.n	8007d04 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f240 4209 	movw	r2, #1033	@ 0x409
 8007d00:	829a      	strh	r2, [r3, #20]
 8007d02:	e002      	b.n	8007d0a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8b3a      	ldrh	r2, [r7, #24]
 8007d0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007d10:	8b3b      	ldrh	r3, [r7, #24]
 8007d12:	461a      	mov	r2, r3
 8007d14:	6879      	ldr	r1, [r7, #4]
 8007d16:	68f8      	ldr	r0, [r7, #12]
 8007d18:	f000 fba5 	bl	8008466 <USBH_CtlReq>
 8007d1c:	4603      	mov	r3, r0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b082      	sub	sp, #8
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
 8007d2e:	460b      	mov	r3, r1
 8007d30:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	789b      	ldrb	r3, [r3, #2]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d10f      	bne.n	8007d5a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2205      	movs	r2, #5
 8007d44:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007d46:	78fb      	ldrb	r3, [r7, #3]
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 fb81 	bl	8008466 <USBH_CtlReq>
 8007d64:	4603      	mov	r3, r0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3708      	adds	r7, #8
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b082      	sub	sp, #8
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	460b      	mov	r3, r1
 8007d78:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	789b      	ldrb	r3, [r3, #2]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d10e      	bne.n	8007da0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2209      	movs	r2, #9
 8007d8c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	887a      	ldrh	r2, [r7, #2]
 8007d92:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007da0:	2200      	movs	r2, #0
 8007da2:	2100      	movs	r1, #0
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 fb5e 	bl	8008466 <USBH_CtlReq>
 8007daa:	4603      	mov	r3, r0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3708      	adds	r7, #8
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b082      	sub	sp, #8
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	789b      	ldrb	r3, [r3, #2]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d10f      	bne.n	8007de8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2203      	movs	r2, #3
 8007dd2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007dd4:	78fb      	ldrb	r3, [r7, #3]
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007de8:	2200      	movs	r2, #0
 8007dea:	2100      	movs	r1, #0
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f000 fb3a 	bl	8008466 <USBH_CtlReq>
 8007df2:	4603      	mov	r3, r0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3708      	adds	r7, #8
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	789b      	ldrb	r3, [r3, #2]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d10f      	bne.n	8007e30 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007e22:	78fb      	ldrb	r3, [r7, #3]
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007e30:	2200      	movs	r2, #0
 8007e32:	2100      	movs	r1, #0
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fb16 	bl	8008466 <USBH_CtlReq>
 8007e3a:	4603      	mov	r3, r0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3708      	adds	r7, #8
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b087      	sub	sp, #28
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	4613      	mov	r3, r2
 8007e50:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007e58:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d101      	bne.n	8007e68 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007e64:	2302      	movs	r3, #2
 8007e66:	e094      	b.n	8007f92 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	781a      	ldrb	r2, [r3, #0]
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	785a      	ldrb	r2, [r3, #1]
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	3302      	adds	r3, #2
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	3303      	adds	r3, #3
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	021b      	lsls	r3, r3, #8
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	791a      	ldrb	r2, [r3, #4]
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	795a      	ldrb	r2, [r3, #5]
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	799a      	ldrb	r2, [r3, #6]
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	79da      	ldrb	r2, [r3, #7]
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d004      	beq.n	8007ec6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d11b      	bne.n	8007efe <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	79db      	ldrb	r3, [r3, #7]
 8007eca:	2b20      	cmp	r3, #32
 8007ecc:	dc0f      	bgt.n	8007eee <USBH_ParseDevDesc+0xaa>
 8007ece:	2b08      	cmp	r3, #8
 8007ed0:	db0f      	blt.n	8007ef2 <USBH_ParseDevDesc+0xae>
 8007ed2:	3b08      	subs	r3, #8
 8007ed4:	4a32      	ldr	r2, [pc, #200]	@ (8007fa0 <USBH_ParseDevDesc+0x15c>)
 8007ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eda:	f003 0301 	and.w	r3, r3, #1
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	bf14      	ite	ne
 8007ee2:	2301      	movne	r3, #1
 8007ee4:	2300      	moveq	r3, #0
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d106      	bne.n	8007efa <USBH_ParseDevDesc+0xb6>
 8007eec:	e001      	b.n	8007ef2 <USBH_ParseDevDesc+0xae>
 8007eee:	2b40      	cmp	r3, #64	@ 0x40
 8007ef0:	d003      	beq.n	8007efa <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	2208      	movs	r2, #8
 8007ef6:	71da      	strb	r2, [r3, #7]
        break;
 8007ef8:	e000      	b.n	8007efc <USBH_ParseDevDesc+0xb8>
        break;
 8007efa:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8007efc:	e00e      	b.n	8007f1c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d107      	bne.n	8007f18 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	79db      	ldrb	r3, [r3, #7]
 8007f0c:	2b08      	cmp	r3, #8
 8007f0e:	d005      	beq.n	8007f1c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	2208      	movs	r2, #8
 8007f14:	71da      	strb	r2, [r3, #7]
 8007f16:	e001      	b.n	8007f1c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007f18:	2303      	movs	r3, #3
 8007f1a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007f1c:	88fb      	ldrh	r3, [r7, #6]
 8007f1e:	2b08      	cmp	r3, #8
 8007f20:	d936      	bls.n	8007f90 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	3308      	adds	r3, #8
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	461a      	mov	r2, r3
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	3309      	adds	r3, #9
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	021b      	lsls	r3, r3, #8
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	4313      	orrs	r3, r2
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	330a      	adds	r3, #10
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	461a      	mov	r2, r3
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	330b      	adds	r3, #11
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	021b      	lsls	r3, r3, #8
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	330c      	adds	r3, #12
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	330d      	adds	r3, #13
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	021b      	lsls	r3, r3, #8
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	7b9a      	ldrb	r2, [r3, #14]
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	7bda      	ldrb	r2, [r3, #15]
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	7c1a      	ldrb	r2, [r3, #16]
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	7c5a      	ldrb	r2, [r3, #17]
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007f90:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	01000101 	.word	0x01000101

08007fa4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b08c      	sub	sp, #48	@ 0x30
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	4613      	mov	r3, r2
 8007fb0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007fb8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d101      	bne.n	8007fd6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	e0da      	b.n	800818c <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	2b09      	cmp	r3, #9
 8007fe0:	d002      	beq.n	8007fe8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe4:	2209      	movs	r2, #9
 8007fe6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	781a      	ldrb	r2, [r3, #0]
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	785a      	ldrb	r2, [r3, #1]
 8007ff4:	6a3b      	ldr	r3, [r7, #32]
 8007ff6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	3302      	adds	r3, #2
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	461a      	mov	r2, r3
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	3303      	adds	r3, #3
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	021b      	lsls	r3, r3, #8
 8008008:	b29b      	uxth	r3, r3
 800800a:	4313      	orrs	r3, r2
 800800c:	b29b      	uxth	r3, r3
 800800e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008012:	bf28      	it	cs
 8008014:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008018:	b29a      	uxth	r2, r3
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	791a      	ldrb	r2, [r3, #4]
 8008022:	6a3b      	ldr	r3, [r7, #32]
 8008024:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	795a      	ldrb	r2, [r3, #5]
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	799a      	ldrb	r2, [r3, #6]
 8008032:	6a3b      	ldr	r3, [r7, #32]
 8008034:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	79da      	ldrb	r2, [r3, #7]
 800803a:	6a3b      	ldr	r3, [r7, #32]
 800803c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	7a1a      	ldrb	r2, [r3, #8]
 8008042:	6a3b      	ldr	r3, [r7, #32]
 8008044:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008046:	88fb      	ldrh	r3, [r7, #6]
 8008048:	2b09      	cmp	r3, #9
 800804a:	f240 809d 	bls.w	8008188 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800804e:	2309      	movs	r3, #9
 8008050:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008052:	2300      	movs	r3, #0
 8008054:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008056:	e081      	b.n	800815c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008058:	f107 0316 	add.w	r3, r7, #22
 800805c:	4619      	mov	r1, r3
 800805e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008060:	f000 f9e7 	bl	8008432 <USBH_GetNextDesc>
 8008064:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008068:	785b      	ldrb	r3, [r3, #1]
 800806a:	2b04      	cmp	r3, #4
 800806c:	d176      	bne.n	800815c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800806e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	2b09      	cmp	r3, #9
 8008074:	d002      	beq.n	800807c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008078:	2209      	movs	r2, #9
 800807a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800807c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008080:	221a      	movs	r2, #26
 8008082:	fb02 f303 	mul.w	r3, r2, r3
 8008086:	3308      	adds	r3, #8
 8008088:	6a3a      	ldr	r2, [r7, #32]
 800808a:	4413      	add	r3, r2
 800808c:	3302      	adds	r3, #2
 800808e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008090:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008092:	69f8      	ldr	r0, [r7, #28]
 8008094:	f000 f87e 	bl	8008194 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008098:	2300      	movs	r3, #0
 800809a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800809e:	2300      	movs	r3, #0
 80080a0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80080a2:	e043      	b.n	800812c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80080a4:	f107 0316 	add.w	r3, r7, #22
 80080a8:	4619      	mov	r1, r3
 80080aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080ac:	f000 f9c1 	bl	8008432 <USBH_GetNextDesc>
 80080b0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80080b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b4:	785b      	ldrb	r3, [r3, #1]
 80080b6:	2b05      	cmp	r3, #5
 80080b8:	d138      	bne.n	800812c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	795b      	ldrb	r3, [r3, #5]
 80080be:	2b01      	cmp	r3, #1
 80080c0:	d113      	bne.n	80080ea <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d003      	beq.n	80080d2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	799b      	ldrb	r3, [r3, #6]
 80080ce:	2b03      	cmp	r3, #3
 80080d0:	d10b      	bne.n	80080ea <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	79db      	ldrb	r3, [r3, #7]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d10b      	bne.n	80080f2 <USBH_ParseCfgDesc+0x14e>
 80080da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	2b09      	cmp	r3, #9
 80080e0:	d007      	beq.n	80080f2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80080e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e4:	2209      	movs	r2, #9
 80080e6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80080e8:	e003      	b.n	80080f2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80080ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ec:	2207      	movs	r2, #7
 80080ee:	701a      	strb	r2, [r3, #0]
 80080f0:	e000      	b.n	80080f4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80080f2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80080f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80080f8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80080fc:	3201      	adds	r2, #1
 80080fe:	00d2      	lsls	r2, r2, #3
 8008100:	211a      	movs	r1, #26
 8008102:	fb01 f303 	mul.w	r3, r1, r3
 8008106:	4413      	add	r3, r2
 8008108:	3308      	adds	r3, #8
 800810a:	6a3a      	ldr	r2, [r7, #32]
 800810c:	4413      	add	r3, r2
 800810e:	3304      	adds	r3, #4
 8008110:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008112:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008114:	69b9      	ldr	r1, [r7, #24]
 8008116:	68f8      	ldr	r0, [r7, #12]
 8008118:	f000 f870 	bl	80081fc <USBH_ParseEPDesc>
 800811c:	4603      	mov	r3, r0
 800811e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008122:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008126:	3301      	adds	r3, #1
 8008128:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	791b      	ldrb	r3, [r3, #4]
 8008130:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008134:	429a      	cmp	r2, r3
 8008136:	d204      	bcs.n	8008142 <USBH_ParseCfgDesc+0x19e>
 8008138:	6a3b      	ldr	r3, [r7, #32]
 800813a:	885a      	ldrh	r2, [r3, #2]
 800813c:	8afb      	ldrh	r3, [r7, #22]
 800813e:	429a      	cmp	r2, r3
 8008140:	d8b0      	bhi.n	80080a4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	791b      	ldrb	r3, [r3, #4]
 8008146:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800814a:	429a      	cmp	r2, r3
 800814c:	d201      	bcs.n	8008152 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800814e:	2303      	movs	r3, #3
 8008150:	e01c      	b.n	800818c <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8008152:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008156:	3301      	adds	r3, #1
 8008158:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800815c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008160:	2b01      	cmp	r3, #1
 8008162:	d805      	bhi.n	8008170 <USBH_ParseCfgDesc+0x1cc>
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	885a      	ldrh	r2, [r3, #2]
 8008168:	8afb      	ldrh	r3, [r7, #22]
 800816a:	429a      	cmp	r2, r3
 800816c:	f63f af74 	bhi.w	8008058 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008170:	6a3b      	ldr	r3, [r7, #32]
 8008172:	791b      	ldrb	r3, [r3, #4]
 8008174:	2b02      	cmp	r3, #2
 8008176:	bf28      	it	cs
 8008178:	2302      	movcs	r3, #2
 800817a:	b2db      	uxtb	r3, r3
 800817c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008180:	429a      	cmp	r2, r3
 8008182:	d201      	bcs.n	8008188 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008184:	2303      	movs	r3, #3
 8008186:	e001      	b.n	800818c <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008188:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800818c:	4618      	mov	r0, r3
 800818e:	3730      	adds	r7, #48	@ 0x30
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781a      	ldrb	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	785a      	ldrb	r2, [r3, #1]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	789a      	ldrb	r2, [r3, #2]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	78da      	ldrb	r2, [r3, #3]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	3304      	adds	r3, #4
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	bf28      	it	cs
 80081c8:	2302      	movcs	r3, #2
 80081ca:	b2da      	uxtb	r2, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	795a      	ldrb	r2, [r3, #5]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	799a      	ldrb	r2, [r3, #6]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	79da      	ldrb	r2, [r3, #7]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	7a1a      	ldrb	r2, [r3, #8]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	721a      	strb	r2, [r3, #8]
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b087      	sub	sp, #28
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008208:	2300      	movs	r3, #0
 800820a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	781a      	ldrb	r2, [r3, #0]
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	785a      	ldrb	r2, [r3, #1]
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	789a      	ldrb	r2, [r3, #2]
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	78da      	ldrb	r2, [r3, #3]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	3304      	adds	r3, #4
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	461a      	mov	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	3305      	adds	r3, #5
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	021b      	lsls	r3, r3, #8
 800823c:	b29b      	uxth	r3, r3
 800823e:	4313      	orrs	r3, r2
 8008240:	b29a      	uxth	r2, r3
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	799a      	ldrb	r2, [r3, #6]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	889b      	ldrh	r3, [r3, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d009      	beq.n	800826a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800825a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800825e:	d804      	bhi.n	800826a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008268:	d901      	bls.n	800826e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800826a:	2303      	movs	r3, #3
 800826c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008274:	2b00      	cmp	r3, #0
 8008276:	d136      	bne.n	80082e6 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	78db      	ldrb	r3, [r3, #3]
 800827c:	f003 0303 	and.w	r3, r3, #3
 8008280:	2b02      	cmp	r3, #2
 8008282:	d108      	bne.n	8008296 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	889b      	ldrh	r3, [r3, #4]
 8008288:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800828c:	f240 8097 	bls.w	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008290:	2303      	movs	r3, #3
 8008292:	75fb      	strb	r3, [r7, #23]
 8008294:	e093      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	78db      	ldrb	r3, [r3, #3]
 800829a:	f003 0303 	and.w	r3, r3, #3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d107      	bne.n	80082b2 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	889b      	ldrh	r3, [r3, #4]
 80082a6:	2b40      	cmp	r3, #64	@ 0x40
 80082a8:	f240 8089 	bls.w	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80082ac:	2303      	movs	r3, #3
 80082ae:	75fb      	strb	r3, [r7, #23]
 80082b0:	e085      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	78db      	ldrb	r3, [r3, #3]
 80082b6:	f003 0303 	and.w	r3, r3, #3
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d005      	beq.n	80082ca <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	78db      	ldrb	r3, [r3, #3]
 80082c2:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80082c6:	2b03      	cmp	r3, #3
 80082c8:	d10a      	bne.n	80082e0 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	799b      	ldrb	r3, [r3, #6]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d003      	beq.n	80082da <USBH_ParseEPDesc+0xde>
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	799b      	ldrb	r3, [r3, #6]
 80082d6:	2b10      	cmp	r3, #16
 80082d8:	d970      	bls.n	80083bc <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80082da:	2303      	movs	r3, #3
 80082dc:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80082de:	e06d      	b.n	80083bc <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80082e0:	2303      	movs	r3, #3
 80082e2:	75fb      	strb	r3, [r7, #23]
 80082e4:	e06b      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d13c      	bne.n	800836a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	78db      	ldrb	r3, [r3, #3]
 80082f4:	f003 0303 	and.w	r3, r3, #3
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d005      	beq.n	8008308 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	78db      	ldrb	r3, [r3, #3]
 8008300:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008304:	2b00      	cmp	r3, #0
 8008306:	d106      	bne.n	8008316 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	889b      	ldrh	r3, [r3, #4]
 800830c:	2b40      	cmp	r3, #64	@ 0x40
 800830e:	d956      	bls.n	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008310:	2303      	movs	r3, #3
 8008312:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008314:	e053      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	78db      	ldrb	r3, [r3, #3]
 800831a:	f003 0303 	and.w	r3, r3, #3
 800831e:	2b01      	cmp	r3, #1
 8008320:	d10e      	bne.n	8008340 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	799b      	ldrb	r3, [r3, #6]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d007      	beq.n	800833a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800832e:	2b10      	cmp	r3, #16
 8008330:	d803      	bhi.n	800833a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008336:	2b40      	cmp	r3, #64	@ 0x40
 8008338:	d941      	bls.n	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800833a:	2303      	movs	r3, #3
 800833c:	75fb      	strb	r3, [r7, #23]
 800833e:	e03e      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	78db      	ldrb	r3, [r3, #3]
 8008344:	f003 0303 	and.w	r3, r3, #3
 8008348:	2b03      	cmp	r3, #3
 800834a:	d10b      	bne.n	8008364 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	799b      	ldrb	r3, [r3, #6]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d004      	beq.n	800835e <USBH_ParseEPDesc+0x162>
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	889b      	ldrh	r3, [r3, #4]
 8008358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800835c:	d32f      	bcc.n	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800835e:	2303      	movs	r3, #3
 8008360:	75fb      	strb	r3, [r7, #23]
 8008362:	e02c      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008364:	2303      	movs	r3, #3
 8008366:	75fb      	strb	r3, [r7, #23]
 8008368:	e029      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008370:	2b02      	cmp	r3, #2
 8008372:	d120      	bne.n	80083b6 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	78db      	ldrb	r3, [r3, #3]
 8008378:	f003 0303 	and.w	r3, r3, #3
 800837c:	2b00      	cmp	r3, #0
 800837e:	d106      	bne.n	800838e <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	889b      	ldrh	r3, [r3, #4]
 8008384:	2b08      	cmp	r3, #8
 8008386:	d01a      	beq.n	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008388:	2303      	movs	r3, #3
 800838a:	75fb      	strb	r3, [r7, #23]
 800838c:	e017      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	78db      	ldrb	r3, [r3, #3]
 8008392:	f003 0303 	and.w	r3, r3, #3
 8008396:	2b03      	cmp	r3, #3
 8008398:	d10a      	bne.n	80083b0 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	799b      	ldrb	r3, [r3, #6]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <USBH_ParseEPDesc+0x1ae>
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	889b      	ldrh	r3, [r3, #4]
 80083a6:	2b08      	cmp	r3, #8
 80083a8:	d909      	bls.n	80083be <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80083aa:	2303      	movs	r3, #3
 80083ac:	75fb      	strb	r3, [r7, #23]
 80083ae:	e006      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80083b0:	2303      	movs	r3, #3
 80083b2:	75fb      	strb	r3, [r7, #23]
 80083b4:	e003      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80083b6:	2303      	movs	r3, #3
 80083b8:	75fb      	strb	r3, [r7, #23]
 80083ba:	e000      	b.n	80083be <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80083bc:	bf00      	nop
  }

  return status;
 80083be:	7dfb      	ldrb	r3, [r7, #23]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	371c      	adds	r7, #28
 80083c4:	46bd      	mov	sp, r7
 80083c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ca:	4770      	bx	lr

080083cc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b087      	sub	sp, #28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	4613      	mov	r3, r2
 80083d8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	3301      	adds	r3, #1
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	2b03      	cmp	r3, #3
 80083e2:	d120      	bne.n	8008426 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	1e9a      	subs	r2, r3, #2
 80083ea:	88fb      	ldrh	r3, [r7, #6]
 80083ec:	4293      	cmp	r3, r2
 80083ee:	bf28      	it	cs
 80083f0:	4613      	movcs	r3, r2
 80083f2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3302      	adds	r3, #2
 80083f8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80083fa:	2300      	movs	r3, #0
 80083fc:	82fb      	strh	r3, [r7, #22]
 80083fe:	e00b      	b.n	8008418 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008400:	8afb      	ldrh	r3, [r7, #22]
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	4413      	add	r3, r2
 8008406:	781a      	ldrb	r2, [r3, #0]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	3301      	adds	r3, #1
 8008410:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008412:	8afb      	ldrh	r3, [r7, #22]
 8008414:	3302      	adds	r3, #2
 8008416:	82fb      	strh	r3, [r7, #22]
 8008418:	8afa      	ldrh	r2, [r7, #22]
 800841a:	8abb      	ldrh	r3, [r7, #20]
 800841c:	429a      	cmp	r2, r3
 800841e:	d3ef      	bcc.n	8008400 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	2200      	movs	r2, #0
 8008424:	701a      	strb	r2, [r3, #0]
  }
}
 8008426:	bf00      	nop
 8008428:	371c      	adds	r7, #28
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr

08008432 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008432:	b480      	push	{r7}
 8008434:	b085      	sub	sp, #20
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
 800843a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	881b      	ldrh	r3, [r3, #0]
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	7812      	ldrb	r2, [r2, #0]
 8008444:	4413      	add	r3, r2
 8008446:	b29a      	uxth	r2, r3
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	781b      	ldrb	r3, [r3, #0]
 8008450:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4413      	add	r3, r2
 8008456:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008458:	68fb      	ldr	r3, [r7, #12]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008466:	b580      	push	{r7, lr}
 8008468:	b086      	sub	sp, #24
 800846a:	af00      	add	r7, sp, #0
 800846c:	60f8      	str	r0, [r7, #12]
 800846e:	60b9      	str	r1, [r7, #8]
 8008470:	4613      	mov	r3, r2
 8008472:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008474:	2301      	movs	r3, #1
 8008476:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	789b      	ldrb	r3, [r3, #2]
 800847c:	2b01      	cmp	r3, #1
 800847e:	d002      	beq.n	8008486 <USBH_CtlReq+0x20>
 8008480:	2b02      	cmp	r3, #2
 8008482:	d00f      	beq.n	80084a4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008484:	e027      	b.n	80084d6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	88fa      	ldrh	r2, [r7, #6]
 8008490:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2201      	movs	r2, #1
 8008496:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2202      	movs	r2, #2
 800849c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800849e:	2301      	movs	r3, #1
 80084a0:	75fb      	strb	r3, [r7, #23]
      break;
 80084a2:	e018      	b.n	80084d6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80084a4:	68f8      	ldr	r0, [r7, #12]
 80084a6:	f000 f81b 	bl	80084e0 <USBH_HandleControl>
 80084aa:	4603      	mov	r3, r0
 80084ac:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80084ae:	7dfb      	ldrb	r3, [r7, #23]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d002      	beq.n	80084ba <USBH_CtlReq+0x54>
 80084b4:	7dfb      	ldrb	r3, [r7, #23]
 80084b6:	2b03      	cmp	r3, #3
 80084b8:	d106      	bne.n	80084c8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	2201      	movs	r2, #1
 80084be:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	761a      	strb	r2, [r3, #24]
      break;
 80084c6:	e005      	b.n	80084d4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80084c8:	7dfb      	ldrb	r3, [r7, #23]
 80084ca:	2b02      	cmp	r3, #2
 80084cc:	d102      	bne.n	80084d4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2201      	movs	r2, #1
 80084d2:	709a      	strb	r2, [r3, #2]
      break;
 80084d4:	bf00      	nop
  }
  return status;
 80084d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3718      	adds	r7, #24
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b086      	sub	sp, #24
 80084e4:	af02      	add	r7, sp, #8
 80084e6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80084e8:	2301      	movs	r3, #1
 80084ea:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80084ec:	2300      	movs	r3, #0
 80084ee:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	7e1b      	ldrb	r3, [r3, #24]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	2b0a      	cmp	r3, #10
 80084f8:	f200 8156 	bhi.w	80087a8 <USBH_HandleControl+0x2c8>
 80084fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008504 <USBH_HandleControl+0x24>)
 80084fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008502:	bf00      	nop
 8008504:	08008531 	.word	0x08008531
 8008508:	0800854b 	.word	0x0800854b
 800850c:	080085b5 	.word	0x080085b5
 8008510:	080085db 	.word	0x080085db
 8008514:	08008613 	.word	0x08008613
 8008518:	0800863d 	.word	0x0800863d
 800851c:	0800868f 	.word	0x0800868f
 8008520:	080086b1 	.word	0x080086b1
 8008524:	080086ed 	.word	0x080086ed
 8008528:	08008713 	.word	0x08008713
 800852c:	08008751 	.word	0x08008751
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f103 0110 	add.w	r1, r3, #16
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	795b      	ldrb	r3, [r3, #5]
 800853a:	461a      	mov	r2, r3
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 f943 	bl	80087c8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2202      	movs	r2, #2
 8008546:	761a      	strb	r2, [r3, #24]
      break;
 8008548:	e139      	b.n	80087be <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	795b      	ldrb	r3, [r3, #5]
 800854e:	4619      	mov	r1, r3
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fcc5 	bl	8008ee0 <USBH_LL_GetURBState>
 8008556:	4603      	mov	r3, r0
 8008558:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800855a:	7bbb      	ldrb	r3, [r7, #14]
 800855c:	2b01      	cmp	r3, #1
 800855e:	d11e      	bne.n	800859e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	7c1b      	ldrb	r3, [r3, #16]
 8008564:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008568:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	8adb      	ldrh	r3, [r3, #22]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00a      	beq.n	8008588 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008572:	7b7b      	ldrb	r3, [r7, #13]
 8008574:	2b80      	cmp	r3, #128	@ 0x80
 8008576:	d103      	bne.n	8008580 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2203      	movs	r2, #3
 800857c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800857e:	e115      	b.n	80087ac <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2205      	movs	r2, #5
 8008584:	761a      	strb	r2, [r3, #24]
      break;
 8008586:	e111      	b.n	80087ac <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008588:	7b7b      	ldrb	r3, [r7, #13]
 800858a:	2b80      	cmp	r3, #128	@ 0x80
 800858c:	d103      	bne.n	8008596 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2209      	movs	r2, #9
 8008592:	761a      	strb	r2, [r3, #24]
      break;
 8008594:	e10a      	b.n	80087ac <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2207      	movs	r2, #7
 800859a:	761a      	strb	r2, [r3, #24]
      break;
 800859c:	e106      	b.n	80087ac <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800859e:	7bbb      	ldrb	r3, [r7, #14]
 80085a0:	2b04      	cmp	r3, #4
 80085a2:	d003      	beq.n	80085ac <USBH_HandleControl+0xcc>
 80085a4:	7bbb      	ldrb	r3, [r7, #14]
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	f040 8100 	bne.w	80087ac <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	220b      	movs	r2, #11
 80085b0:	761a      	strb	r2, [r3, #24]
      break;
 80085b2:	e0fb      	b.n	80087ac <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6899      	ldr	r1, [r3, #8]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	899a      	ldrh	r2, [r3, #12]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	791b      	ldrb	r3, [r3, #4]
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f93a 	bl	8008846 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2204      	movs	r2, #4
 80085d6:	761a      	strb	r2, [r3, #24]
      break;
 80085d8:	e0f1      	b.n	80087be <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	791b      	ldrb	r3, [r3, #4]
 80085de:	4619      	mov	r1, r3
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 fc7d 	bl	8008ee0 <USBH_LL_GetURBState>
 80085e6:	4603      	mov	r3, r0
 80085e8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80085ea:	7bbb      	ldrb	r3, [r7, #14]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d102      	bne.n	80085f6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2209      	movs	r2, #9
 80085f4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80085f6:	7bbb      	ldrb	r3, [r7, #14]
 80085f8:	2b05      	cmp	r3, #5
 80085fa:	d102      	bne.n	8008602 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80085fc:	2303      	movs	r3, #3
 80085fe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008600:	e0d6      	b.n	80087b0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008602:	7bbb      	ldrb	r3, [r7, #14]
 8008604:	2b04      	cmp	r3, #4
 8008606:	f040 80d3 	bne.w	80087b0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	220b      	movs	r2, #11
 800860e:	761a      	strb	r2, [r3, #24]
      break;
 8008610:	e0ce      	b.n	80087b0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6899      	ldr	r1, [r3, #8]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	899a      	ldrh	r2, [r3, #12]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	795b      	ldrb	r3, [r3, #5]
 800861e:	2001      	movs	r0, #1
 8008620:	9000      	str	r0, [sp, #0]
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 f8ea 	bl	80087fc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800862e:	b29a      	uxth	r2, r3
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2206      	movs	r2, #6
 8008638:	761a      	strb	r2, [r3, #24]
      break;
 800863a:	e0c0      	b.n	80087be <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	795b      	ldrb	r3, [r3, #5]
 8008640:	4619      	mov	r1, r3
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 fc4c 	bl	8008ee0 <USBH_LL_GetURBState>
 8008648:	4603      	mov	r3, r0
 800864a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800864c:	7bbb      	ldrb	r3, [r7, #14]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d103      	bne.n	800865a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2207      	movs	r2, #7
 8008656:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008658:	e0ac      	b.n	80087b4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800865a:	7bbb      	ldrb	r3, [r7, #14]
 800865c:	2b05      	cmp	r3, #5
 800865e:	d105      	bne.n	800866c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	220c      	movs	r2, #12
 8008664:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008666:	2303      	movs	r3, #3
 8008668:	73fb      	strb	r3, [r7, #15]
      break;
 800866a:	e0a3      	b.n	80087b4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800866c:	7bbb      	ldrb	r3, [r7, #14]
 800866e:	2b02      	cmp	r3, #2
 8008670:	d103      	bne.n	800867a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2205      	movs	r2, #5
 8008676:	761a      	strb	r2, [r3, #24]
      break;
 8008678:	e09c      	b.n	80087b4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800867a:	7bbb      	ldrb	r3, [r7, #14]
 800867c:	2b04      	cmp	r3, #4
 800867e:	f040 8099 	bne.w	80087b4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	220b      	movs	r2, #11
 8008686:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008688:	2302      	movs	r3, #2
 800868a:	73fb      	strb	r3, [r7, #15]
      break;
 800868c:	e092      	b.n	80087b4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	791b      	ldrb	r3, [r3, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	2100      	movs	r1, #0
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f8d5 	bl	8008846 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80086a2:	b29a      	uxth	r2, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2208      	movs	r2, #8
 80086ac:	761a      	strb	r2, [r3, #24]

      break;
 80086ae:	e086      	b.n	80087be <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	791b      	ldrb	r3, [r3, #4]
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 fc12 	bl	8008ee0 <USBH_LL_GetURBState>
 80086bc:	4603      	mov	r3, r0
 80086be:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80086c0:	7bbb      	ldrb	r3, [r7, #14]
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d105      	bne.n	80086d2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	220d      	movs	r2, #13
 80086ca:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80086cc:	2300      	movs	r3, #0
 80086ce:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80086d0:	e072      	b.n	80087b8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80086d2:	7bbb      	ldrb	r3, [r7, #14]
 80086d4:	2b04      	cmp	r3, #4
 80086d6:	d103      	bne.n	80086e0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	220b      	movs	r2, #11
 80086dc:	761a      	strb	r2, [r3, #24]
      break;
 80086de:	e06b      	b.n	80087b8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80086e0:	7bbb      	ldrb	r3, [r7, #14]
 80086e2:	2b05      	cmp	r3, #5
 80086e4:	d168      	bne.n	80087b8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80086e6:	2303      	movs	r3, #3
 80086e8:	73fb      	strb	r3, [r7, #15]
      break;
 80086ea:	e065      	b.n	80087b8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	795b      	ldrb	r3, [r3, #5]
 80086f0:	2201      	movs	r2, #1
 80086f2:	9200      	str	r2, [sp, #0]
 80086f4:	2200      	movs	r2, #0
 80086f6:	2100      	movs	r1, #0
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 f87f 	bl	80087fc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008704:	b29a      	uxth	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	220a      	movs	r2, #10
 800870e:	761a      	strb	r2, [r3, #24]
      break;
 8008710:	e055      	b.n	80087be <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	795b      	ldrb	r3, [r3, #5]
 8008716:	4619      	mov	r1, r3
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 fbe1 	bl	8008ee0 <USBH_LL_GetURBState>
 800871e:	4603      	mov	r3, r0
 8008720:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008722:	7bbb      	ldrb	r3, [r7, #14]
 8008724:	2b01      	cmp	r3, #1
 8008726:	d105      	bne.n	8008734 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8008728:	2300      	movs	r3, #0
 800872a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	220d      	movs	r2, #13
 8008730:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008732:	e043      	b.n	80087bc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008734:	7bbb      	ldrb	r3, [r7, #14]
 8008736:	2b02      	cmp	r3, #2
 8008738:	d103      	bne.n	8008742 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2209      	movs	r2, #9
 800873e:	761a      	strb	r2, [r3, #24]
      break;
 8008740:	e03c      	b.n	80087bc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	2b04      	cmp	r3, #4
 8008746:	d139      	bne.n	80087bc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	220b      	movs	r2, #11
 800874c:	761a      	strb	r2, [r3, #24]
      break;
 800874e:	e035      	b.n	80087bc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	7e5b      	ldrb	r3, [r3, #25]
 8008754:	3301      	adds	r3, #1
 8008756:	b2da      	uxtb	r2, r3
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	765a      	strb	r2, [r3, #25]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	7e5b      	ldrb	r3, [r3, #25]
 8008760:	2b02      	cmp	r3, #2
 8008762:	d806      	bhi.n	8008772 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008770:	e025      	b.n	80087be <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008778:	2106      	movs	r1, #6
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	795b      	ldrb	r3, [r3, #5]
 8008788:	4619      	mov	r1, r3
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f90c 	bl	80089a8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	791b      	ldrb	r3, [r3, #4]
 8008794:	4619      	mov	r1, r3
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f906 	bl	80089a8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80087a2:	2302      	movs	r3, #2
 80087a4:	73fb      	strb	r3, [r7, #15]
      break;
 80087a6:	e00a      	b.n	80087be <USBH_HandleControl+0x2de>

    default:
      break;
 80087a8:	bf00      	nop
 80087aa:	e008      	b.n	80087be <USBH_HandleControl+0x2de>
      break;
 80087ac:	bf00      	nop
 80087ae:	e006      	b.n	80087be <USBH_HandleControl+0x2de>
      break;
 80087b0:	bf00      	nop
 80087b2:	e004      	b.n	80087be <USBH_HandleControl+0x2de>
      break;
 80087b4:	bf00      	nop
 80087b6:	e002      	b.n	80087be <USBH_HandleControl+0x2de>
      break;
 80087b8:	bf00      	nop
 80087ba:	e000      	b.n	80087be <USBH_HandleControl+0x2de>
      break;
 80087bc:	bf00      	nop
  }

  return status;
 80087be:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b088      	sub	sp, #32
 80087cc:	af04      	add	r7, sp, #16
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	4613      	mov	r3, r2
 80087d4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80087d6:	79f9      	ldrb	r1, [r7, #7]
 80087d8:	2300      	movs	r3, #0
 80087da:	9303      	str	r3, [sp, #12]
 80087dc:	2308      	movs	r3, #8
 80087de:	9302      	str	r3, [sp, #8]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	9301      	str	r3, [sp, #4]
 80087e4:	2300      	movs	r3, #0
 80087e6:	9300      	str	r3, [sp, #0]
 80087e8:	2300      	movs	r3, #0
 80087ea:	2200      	movs	r2, #0
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 fb46 	bl	8008e7e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b088      	sub	sp, #32
 8008800:	af04      	add	r7, sp, #16
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	4611      	mov	r1, r2
 8008808:	461a      	mov	r2, r3
 800880a:	460b      	mov	r3, r1
 800880c:	80fb      	strh	r3, [r7, #6]
 800880e:	4613      	mov	r3, r2
 8008810:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008818:	2b00      	cmp	r3, #0
 800881a:	d001      	beq.n	8008820 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008820:	7979      	ldrb	r1, [r7, #5]
 8008822:	7e3b      	ldrb	r3, [r7, #24]
 8008824:	9303      	str	r3, [sp, #12]
 8008826:	88fb      	ldrh	r3, [r7, #6]
 8008828:	9302      	str	r3, [sp, #8]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	9301      	str	r3, [sp, #4]
 800882e:	2301      	movs	r3, #1
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	2300      	movs	r3, #0
 8008834:	2200      	movs	r2, #0
 8008836:	68f8      	ldr	r0, [r7, #12]
 8008838:	f000 fb21 	bl	8008e7e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800883c:	2300      	movs	r3, #0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3710      	adds	r7, #16
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}

08008846 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b088      	sub	sp, #32
 800884a:	af04      	add	r7, sp, #16
 800884c:	60f8      	str	r0, [r7, #12]
 800884e:	60b9      	str	r1, [r7, #8]
 8008850:	4611      	mov	r1, r2
 8008852:	461a      	mov	r2, r3
 8008854:	460b      	mov	r3, r1
 8008856:	80fb      	strh	r3, [r7, #6]
 8008858:	4613      	mov	r3, r2
 800885a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800885c:	7979      	ldrb	r1, [r7, #5]
 800885e:	2300      	movs	r3, #0
 8008860:	9303      	str	r3, [sp, #12]
 8008862:	88fb      	ldrh	r3, [r7, #6]
 8008864:	9302      	str	r3, [sp, #8]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	9301      	str	r3, [sp, #4]
 800886a:	2301      	movs	r3, #1
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	2300      	movs	r3, #0
 8008870:	2201      	movs	r2, #1
 8008872:	68f8      	ldr	r0, [r7, #12]
 8008874:	f000 fb03 	bl	8008e7e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008878:	2300      	movs	r3, #0

}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b088      	sub	sp, #32
 8008886:	af04      	add	r7, sp, #16
 8008888:	60f8      	str	r0, [r7, #12]
 800888a:	60b9      	str	r1, [r7, #8]
 800888c:	4611      	mov	r1, r2
 800888e:	461a      	mov	r2, r3
 8008890:	460b      	mov	r3, r1
 8008892:	80fb      	strh	r3, [r7, #6]
 8008894:	4613      	mov	r3, r2
 8008896:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d001      	beq.n	80088a6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80088a2:	2300      	movs	r3, #0
 80088a4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80088a6:	7979      	ldrb	r1, [r7, #5]
 80088a8:	7e3b      	ldrb	r3, [r7, #24]
 80088aa:	9303      	str	r3, [sp, #12]
 80088ac:	88fb      	ldrh	r3, [r7, #6]
 80088ae:	9302      	str	r3, [sp, #8]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	9301      	str	r3, [sp, #4]
 80088b4:	2301      	movs	r3, #1
 80088b6:	9300      	str	r3, [sp, #0]
 80088b8:	2302      	movs	r3, #2
 80088ba:	2200      	movs	r2, #0
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f000 fade 	bl	8008e7e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3710      	adds	r7, #16
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b088      	sub	sp, #32
 80088d0:	af04      	add	r7, sp, #16
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	60b9      	str	r1, [r7, #8]
 80088d6:	4611      	mov	r1, r2
 80088d8:	461a      	mov	r2, r3
 80088da:	460b      	mov	r3, r1
 80088dc:	80fb      	strh	r3, [r7, #6]
 80088de:	4613      	mov	r3, r2
 80088e0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80088e2:	7979      	ldrb	r1, [r7, #5]
 80088e4:	2300      	movs	r3, #0
 80088e6:	9303      	str	r3, [sp, #12]
 80088e8:	88fb      	ldrh	r3, [r7, #6]
 80088ea:	9302      	str	r3, [sp, #8]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	9301      	str	r3, [sp, #4]
 80088f0:	2301      	movs	r3, #1
 80088f2:	9300      	str	r3, [sp, #0]
 80088f4:	2302      	movs	r3, #2
 80088f6:	2201      	movs	r2, #1
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f000 fac0 	bl	8008e7e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b086      	sub	sp, #24
 800890c:	af04      	add	r7, sp, #16
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	4608      	mov	r0, r1
 8008912:	4611      	mov	r1, r2
 8008914:	461a      	mov	r2, r3
 8008916:	4603      	mov	r3, r0
 8008918:	70fb      	strb	r3, [r7, #3]
 800891a:	460b      	mov	r3, r1
 800891c:	70bb      	strb	r3, [r7, #2]
 800891e:	4613      	mov	r3, r2
 8008920:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008922:	7878      	ldrb	r0, [r7, #1]
 8008924:	78ba      	ldrb	r2, [r7, #2]
 8008926:	78f9      	ldrb	r1, [r7, #3]
 8008928:	8b3b      	ldrh	r3, [r7, #24]
 800892a:	9302      	str	r3, [sp, #8]
 800892c:	7d3b      	ldrb	r3, [r7, #20]
 800892e:	9301      	str	r3, [sp, #4]
 8008930:	7c3b      	ldrb	r3, [r7, #16]
 8008932:	9300      	str	r3, [sp, #0]
 8008934:	4603      	mov	r3, r0
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 fa53 	bl	8008de2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3708      	adds	r7, #8
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b082      	sub	sp, #8
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	460b      	mov	r3, r1
 8008950:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008952:	78fb      	ldrb	r3, [r7, #3]
 8008954:	4619      	mov	r1, r3
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fa72 	bl	8008e40 <USBH_LL_ClosePipe>

  return USBH_OK;
 800895c:	2300      	movs	r3, #0
}
 800895e:	4618      	mov	r0, r3
 8008960:	3708      	adds	r7, #8
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008966:	b580      	push	{r7, lr}
 8008968:	b084      	sub	sp, #16
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
 800896e:	460b      	mov	r3, r1
 8008970:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 f836 	bl	80089e4 <USBH_GetFreePipe>
 8008978:	4603      	mov	r3, r0
 800897a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800897c:	89fb      	ldrh	r3, [r7, #14]
 800897e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008982:	4293      	cmp	r3, r2
 8008984:	d00a      	beq.n	800899c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008986:	78fa      	ldrb	r2, [r7, #3]
 8008988:	89fb      	ldrh	r3, [r7, #14]
 800898a:	f003 030f 	and.w	r3, r3, #15
 800898e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008992:	6879      	ldr	r1, [r7, #4]
 8008994:	33e0      	adds	r3, #224	@ 0xe0
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	440b      	add	r3, r1
 800899a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800899c:	89fb      	ldrh	r3, [r7, #14]
 800899e:	b2db      	uxtb	r3, r3
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	460b      	mov	r3, r1
 80089b2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80089b4:	78fb      	ldrb	r3, [r7, #3]
 80089b6:	2b0f      	cmp	r3, #15
 80089b8:	d80d      	bhi.n	80089d6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80089ba:	78fb      	ldrb	r3, [r7, #3]
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	33e0      	adds	r3, #224	@ 0xe0
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	4413      	add	r3, r2
 80089c4:	685a      	ldr	r2, [r3, #4]
 80089c6:	78fb      	ldrb	r3, [r7, #3]
 80089c8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80089cc:	6879      	ldr	r1, [r7, #4]
 80089ce:	33e0      	adds	r3, #224	@ 0xe0
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	440b      	add	r3, r1
 80089d4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80089d6:	2300      	movs	r3, #0
}
 80089d8:	4618      	mov	r0, r3
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b085      	sub	sp, #20
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80089ec:	2300      	movs	r3, #0
 80089ee:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80089f0:	2300      	movs	r3, #0
 80089f2:	73fb      	strb	r3, [r7, #15]
 80089f4:	e00f      	b.n	8008a16 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80089f6:	7bfb      	ldrb	r3, [r7, #15]
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	33e0      	adds	r3, #224	@ 0xe0
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	4413      	add	r3, r2
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d102      	bne.n	8008a10 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008a0a:	7bfb      	ldrb	r3, [r7, #15]
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	e007      	b.n	8008a20 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
 8008a12:	3301      	adds	r3, #1
 8008a14:	73fb      	strb	r3, [r7, #15]
 8008a16:	7bfb      	ldrb	r3, [r7, #15]
 8008a18:	2b0f      	cmp	r3, #15
 8008a1a:	d9ec      	bls.n	80089f6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008a1c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3714      	adds	r7, #20
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008a30:	2201      	movs	r2, #1
 8008a32:	490e      	ldr	r1, [pc, #56]	@ (8008a6c <MX_USB_HOST_Init+0x40>)
 8008a34:	480e      	ldr	r0, [pc, #56]	@ (8008a70 <MX_USB_HOST_Init+0x44>)
 8008a36:	f7fe fb15 	bl	8007064 <USBH_Init>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d001      	beq.n	8008a44 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008a40:	f7f7 ffdc 	bl	80009fc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008a44:	490b      	ldr	r1, [pc, #44]	@ (8008a74 <MX_USB_HOST_Init+0x48>)
 8008a46:	480a      	ldr	r0, [pc, #40]	@ (8008a70 <MX_USB_HOST_Init+0x44>)
 8008a48:	f7fe fbb9 	bl	80071be <USBH_RegisterClass>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008a52:	f7f7 ffd3 	bl	80009fc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008a56:	4806      	ldr	r0, [pc, #24]	@ (8008a70 <MX_USB_HOST_Init+0x44>)
 8008a58:	f7fe fc3d 	bl	80072d6 <USBH_Start>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d001      	beq.n	8008a66 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008a62:	f7f7 ffcb 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008a66:	bf00      	nop
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	08008a8d 	.word	0x08008a8d
 8008a70:	200001dc 	.word	0x200001dc
 8008a74:	2000000c 	.word	0x2000000c

08008a78 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008a7c:	4802      	ldr	r0, [pc, #8]	@ (8008a88 <MX_USB_HOST_Process+0x10>)
 8008a7e:	f7fe fc3b 	bl	80072f8 <USBH_Process>
}
 8008a82:	bf00      	nop
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	200001dc 	.word	0x200001dc

08008a8c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	2b04      	cmp	r3, #4
 8008a9e:	d819      	bhi.n	8008ad4 <USBH_UserProcess+0x48>
 8008aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa8 <USBH_UserProcess+0x1c>)
 8008aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa6:	bf00      	nop
 8008aa8:	08008ad5 	.word	0x08008ad5
 8008aac:	08008ac5 	.word	0x08008ac5
 8008ab0:	08008ad5 	.word	0x08008ad5
 8008ab4:	08008acd 	.word	0x08008acd
 8008ab8:	08008abd 	.word	0x08008abd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008abc:	4b09      	ldr	r3, [pc, #36]	@ (8008ae4 <USBH_UserProcess+0x58>)
 8008abe:	2203      	movs	r2, #3
 8008ac0:	701a      	strb	r2, [r3, #0]
  break;
 8008ac2:	e008      	b.n	8008ad6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008ac4:	4b07      	ldr	r3, [pc, #28]	@ (8008ae4 <USBH_UserProcess+0x58>)
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	701a      	strb	r2, [r3, #0]
  break;
 8008aca:	e004      	b.n	8008ad6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008acc:	4b05      	ldr	r3, [pc, #20]	@ (8008ae4 <USBH_UserProcess+0x58>)
 8008ace:	2201      	movs	r2, #1
 8008ad0:	701a      	strb	r2, [r3, #0]
  break;
 8008ad2:	e000      	b.n	8008ad6 <USBH_UserProcess+0x4a>

  default:
  break;
 8008ad4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008ad6:	bf00      	nop
 8008ad8:	370c      	adds	r7, #12
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr
 8008ae2:	bf00      	nop
 8008ae4:	200005b4 	.word	0x200005b4

08008ae8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b08a      	sub	sp, #40	@ 0x28
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008af0:	f107 0314 	add.w	r3, r7, #20
 8008af4:	2200      	movs	r2, #0
 8008af6:	601a      	str	r2, [r3, #0]
 8008af8:	605a      	str	r2, [r3, #4]
 8008afa:	609a      	str	r2, [r3, #8]
 8008afc:	60da      	str	r2, [r3, #12]
 8008afe:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b08:	d147      	bne.n	8008b9a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	613b      	str	r3, [r7, #16]
 8008b0e:	4b25      	ldr	r3, [pc, #148]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b12:	4a24      	ldr	r2, [pc, #144]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b14:	f043 0301 	orr.w	r3, r3, #1
 8008b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8008b1a:	4b22      	ldr	r3, [pc, #136]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b1e:	f003 0301 	and.w	r3, r3, #1
 8008b22:	613b      	str	r3, [r7, #16]
 8008b24:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008b26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b30:	2300      	movs	r3, #0
 8008b32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008b34:	f107 0314 	add.w	r3, r7, #20
 8008b38:	4619      	mov	r1, r3
 8008b3a:	481b      	ldr	r0, [pc, #108]	@ (8008ba8 <HAL_HCD_MspInit+0xc0>)
 8008b3c:	f7f8 fb10 	bl	8001160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008b40:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b46:	2302      	movs	r3, #2
 8008b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008b52:	230a      	movs	r3, #10
 8008b54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b56:	f107 0314 	add.w	r3, r7, #20
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	4812      	ldr	r0, [pc, #72]	@ (8008ba8 <HAL_HCD_MspInit+0xc0>)
 8008b5e:	f7f8 faff 	bl	8001160 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008b62:	4b10      	ldr	r3, [pc, #64]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b66:	4a0f      	ldr	r2, [pc, #60]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b6c:	6353      	str	r3, [r2, #52]	@ 0x34
 8008b6e:	2300      	movs	r3, #0
 8008b70:	60fb      	str	r3, [r7, #12]
 8008b72:	4b0c      	ldr	r3, [pc, #48]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b76:	4a0b      	ldr	r2, [pc, #44]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8008b7e:	4b09      	ldr	r3, [pc, #36]	@ (8008ba4 <HAL_HCD_MspInit+0xbc>)
 8008b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b86:	60fb      	str	r3, [r7, #12]
 8008b88:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2100      	movs	r1, #0
 8008b8e:	2043      	movs	r0, #67	@ 0x43
 8008b90:	f7f8 faaf 	bl	80010f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008b94:	2043      	movs	r0, #67	@ 0x43
 8008b96:	f7f8 fac8 	bl	800112a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008b9a:	bf00      	nop
 8008b9c:	3728      	adds	r7, #40	@ 0x28
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	40023800 	.word	0x40023800
 8008ba8:	40020000 	.word	0x40020000

08008bac <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b082      	sub	sp, #8
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fe ff73 	bl	8007aa6 <USBH_LL_IncTimer>
}
 8008bc0:	bf00      	nop
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7fe ffab 	bl	8007b32 <USBH_LL_Connect>
}
 8008bdc:	bf00      	nop
 8008bde:	3708      	adds	r7, #8
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7fe ffb4 	bl	8007b60 <USBH_LL_Disconnect>
}
 8008bf8:	bf00      	nop
 8008bfa:	3708      	adds	r7, #8
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	460b      	mov	r3, r1
 8008c0a:	70fb      	strb	r3, [r7, #3]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008c10:	bf00      	nop
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b082      	sub	sp, #8
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7fe ff65 	bl	8007afa <USBH_LL_PortEnabled>
}
 8008c30:	bf00      	nop
 8008c32:	3708      	adds	r7, #8
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b082      	sub	sp, #8
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7fe ff65 	bl	8007b16 <USBH_LL_PortDisabled>
}
 8008c4c:	bf00      	nop
 8008c4e:	3708      	adds	r7, #8
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b082      	sub	sp, #8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d12a      	bne.n	8008cbc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008c66:	4a18      	ldr	r2, [pc, #96]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4a15      	ldr	r2, [pc, #84]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c72:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c76:	4b14      	ldr	r3, [pc, #80]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c78:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008c7c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008c7e:	4b12      	ldr	r3, [pc, #72]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c80:	2208      	movs	r2, #8
 8008c82:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008c84:	4b10      	ldr	r3, [pc, #64]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008c90:	4b0d      	ldr	r3, [pc, #52]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c92:	2202      	movs	r2, #2
 8008c94:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008c96:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c98:	2200      	movs	r2, #0
 8008c9a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008c9c:	480a      	ldr	r0, [pc, #40]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008c9e:	f7f8 fc2e 	bl	80014fe <HAL_HCD_Init>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d001      	beq.n	8008cac <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008ca8:	f7f7 fea8 	bl	80009fc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008cac:	4806      	ldr	r0, [pc, #24]	@ (8008cc8 <USBH_LL_Init+0x74>)
 8008cae:	f7f9 f88f 	bl	8001dd0 <HAL_HCD_GetCurrentFrame>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7fe fee6 	bl	8007a88 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008cbc:	2300      	movs	r3, #0
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3708      	adds	r7, #8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	200005b8 	.word	0x200005b8

08008ccc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7f8 fffc 	bl	8001ce0 <HAL_HCD_Start>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008cec:	7bfb      	ldrb	r3, [r7, #15]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f000 f95e 	bl	8008fb0 <USBH_Get_USB_Status>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cf8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b084      	sub	sp, #16
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7f9 f804 	bl	8001d26 <HAL_HCD_Stop>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	4618      	mov	r0, r3
 8008d26:	f000 f943 	bl	8008fb0 <USBH_Get_USB_Status>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008d40:	2301      	movs	r3, #1
 8008d42:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7f9 f84e 	bl	8001dec <HAL_HCD_GetCurrentSpeed>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b02      	cmp	r3, #2
 8008d54:	d00c      	beq.n	8008d70 <USBH_LL_GetSpeed+0x38>
 8008d56:	2b02      	cmp	r3, #2
 8008d58:	d80d      	bhi.n	8008d76 <USBH_LL_GetSpeed+0x3e>
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d002      	beq.n	8008d64 <USBH_LL_GetSpeed+0x2c>
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d003      	beq.n	8008d6a <USBH_LL_GetSpeed+0x32>
 8008d62:	e008      	b.n	8008d76 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008d64:	2300      	movs	r3, #0
 8008d66:	73fb      	strb	r3, [r7, #15]
    break;
 8008d68:	e008      	b.n	8008d7c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	73fb      	strb	r3, [r7, #15]
    break;
 8008d6e:	e005      	b.n	8008d7c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008d70:	2302      	movs	r3, #2
 8008d72:	73fb      	strb	r3, [r7, #15]
    break;
 8008d74:	e002      	b.n	8008d7c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008d76:	2301      	movs	r3, #1
 8008d78:	73fb      	strb	r3, [r7, #15]
    break;
 8008d7a:	bf00      	nop
  }
  return  speed;
 8008d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}

08008d86 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b084      	sub	sp, #16
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d92:	2300      	movs	r3, #0
 8008d94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7f8 ffdf 	bl	8001d60 <HAL_HCD_ResetPort>
 8008da2:	4603      	mov	r3, r0
 8008da4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008da6:	7bfb      	ldrb	r3, [r7, #15]
 8008da8:	4618      	mov	r0, r3
 8008daa:	f000 f901 	bl	8008fb0 <USBH_Get_USB_Status>
 8008dae:	4603      	mov	r3, r0
 8008db0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008db2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008dce:	78fa      	ldrb	r2, [r7, #3]
 8008dd0:	4611      	mov	r1, r2
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7f8 ffe7 	bl	8001da6 <HAL_HCD_HC_GetXferCount>
 8008dd8:	4603      	mov	r3, r0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3708      	adds	r7, #8
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}

08008de2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008de2:	b590      	push	{r4, r7, lr}
 8008de4:	b089      	sub	sp, #36	@ 0x24
 8008de6:	af04      	add	r7, sp, #16
 8008de8:	6078      	str	r0, [r7, #4]
 8008dea:	4608      	mov	r0, r1
 8008dec:	4611      	mov	r1, r2
 8008dee:	461a      	mov	r2, r3
 8008df0:	4603      	mov	r3, r0
 8008df2:	70fb      	strb	r3, [r7, #3]
 8008df4:	460b      	mov	r3, r1
 8008df6:	70bb      	strb	r3, [r7, #2]
 8008df8:	4613      	mov	r3, r2
 8008dfa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008e00:	2300      	movs	r3, #0
 8008e02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008e0a:	787c      	ldrb	r4, [r7, #1]
 8008e0c:	78ba      	ldrb	r2, [r7, #2]
 8008e0e:	78f9      	ldrb	r1, [r7, #3]
 8008e10:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008e12:	9302      	str	r3, [sp, #8]
 8008e14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008e18:	9301      	str	r3, [sp, #4]
 8008e1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008e1e:	9300      	str	r3, [sp, #0]
 8008e20:	4623      	mov	r3, r4
 8008e22:	f7f8 fbd3 	bl	80015cc <HAL_HCD_HC_Init>
 8008e26:	4603      	mov	r3, r0
 8008e28:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008e2a:	7bfb      	ldrb	r3, [r7, #15]
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f000 f8bf 	bl	8008fb0 <USBH_Get_USB_Status>
 8008e32:	4603      	mov	r3, r0
 8008e34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e36:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3714      	adds	r7, #20
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd90      	pop	{r4, r7, pc}

08008e40 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	460b      	mov	r3, r1
 8008e4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008e5a:	78fa      	ldrb	r2, [r7, #3]
 8008e5c:	4611      	mov	r1, r2
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f7f8 fc6c 	bl	800173c <HAL_HCD_HC_Halt>
 8008e64:	4603      	mov	r3, r0
 8008e66:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008e68:	7bfb      	ldrb	r3, [r7, #15]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f000 f8a0 	bl	8008fb0 <USBH_Get_USB_Status>
 8008e70:	4603      	mov	r3, r0
 8008e72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e74:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3710      	adds	r7, #16
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008e7e:	b590      	push	{r4, r7, lr}
 8008e80:	b089      	sub	sp, #36	@ 0x24
 8008e82:	af04      	add	r7, sp, #16
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	4608      	mov	r0, r1
 8008e88:	4611      	mov	r1, r2
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	70fb      	strb	r3, [r7, #3]
 8008e90:	460b      	mov	r3, r1
 8008e92:	70bb      	strb	r3, [r7, #2]
 8008e94:	4613      	mov	r3, r2
 8008e96:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008ea6:	787c      	ldrb	r4, [r7, #1]
 8008ea8:	78ba      	ldrb	r2, [r7, #2]
 8008eaa:	78f9      	ldrb	r1, [r7, #3]
 8008eac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008eb0:	9303      	str	r3, [sp, #12]
 8008eb2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008eb4:	9302      	str	r3, [sp, #8]
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	9301      	str	r3, [sp, #4]
 8008eba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ebe:	9300      	str	r3, [sp, #0]
 8008ec0:	4623      	mov	r3, r4
 8008ec2:	f7f8 fc5f 	bl	8001784 <HAL_HCD_HC_SubmitRequest>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008eca:	7bfb      	ldrb	r3, [r7, #15]
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 f86f 	bl	8008fb0 <USBH_Get_USB_Status>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ed6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3714      	adds	r7, #20
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd90      	pop	{r4, r7, pc}

08008ee0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	4611      	mov	r1, r2
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f7f8 ff40 	bl	8001d7c <HAL_HCD_HC_GetURBState>
 8008efc:	4603      	mov	r3, r0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3708      	adds	r7, #8
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b082      	sub	sp, #8
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	460b      	mov	r3, r1
 8008f10:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d103      	bne.n	8008f24 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008f1c:	78fb      	ldrb	r3, [r7, #3]
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f000 f872 	bl	8009008 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008f24:	20c8      	movs	r0, #200	@ 0xc8
 8008f26:	f7f7 ffe5 	bl	8000ef4 <HAL_Delay>
  return USBH_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3708      	adds	r7, #8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	70fb      	strb	r3, [r7, #3]
 8008f40:	4613      	mov	r3, r2
 8008f42:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008f4a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008f4c:	78fa      	ldrb	r2, [r7, #3]
 8008f4e:	68f9      	ldr	r1, [r7, #12]
 8008f50:	4613      	mov	r3, r2
 8008f52:	011b      	lsls	r3, r3, #4
 8008f54:	1a9b      	subs	r3, r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	440b      	add	r3, r1
 8008f5a:	3317      	adds	r3, #23
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00a      	beq.n	8008f78 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008f62:	78fa      	ldrb	r2, [r7, #3]
 8008f64:	68f9      	ldr	r1, [r7, #12]
 8008f66:	4613      	mov	r3, r2
 8008f68:	011b      	lsls	r3, r3, #4
 8008f6a:	1a9b      	subs	r3, r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	440b      	add	r3, r1
 8008f70:	333c      	adds	r3, #60	@ 0x3c
 8008f72:	78ba      	ldrb	r2, [r7, #2]
 8008f74:	701a      	strb	r2, [r3, #0]
 8008f76:	e009      	b.n	8008f8c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008f78:	78fa      	ldrb	r2, [r7, #3]
 8008f7a:	68f9      	ldr	r1, [r7, #12]
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	011b      	lsls	r3, r3, #4
 8008f80:	1a9b      	subs	r3, r3, r2
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	440b      	add	r3, r1
 8008f86:	333d      	adds	r3, #61	@ 0x3d
 8008f88:	78ba      	ldrb	r2, [r7, #2]
 8008f8a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008f8c:	2300      	movs	r3, #0
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3714      	adds	r7, #20
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr

08008f9a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b082      	sub	sp, #8
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f7f7 ffa6 	bl	8000ef4 <HAL_Delay>
}
 8008fa8:	bf00      	nop
 8008faa:	3708      	adds	r7, #8
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008fbe:	79fb      	ldrb	r3, [r7, #7]
 8008fc0:	2b03      	cmp	r3, #3
 8008fc2:	d817      	bhi.n	8008ff4 <USBH_Get_USB_Status+0x44>
 8008fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fcc <USBH_Get_USB_Status+0x1c>)
 8008fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fca:	bf00      	nop
 8008fcc:	08008fdd 	.word	0x08008fdd
 8008fd0:	08008fe3 	.word	0x08008fe3
 8008fd4:	08008fe9 	.word	0x08008fe9
 8008fd8:	08008fef 	.word	0x08008fef
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	73fb      	strb	r3, [r7, #15]
    break;
 8008fe0:	e00b      	b.n	8008ffa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008fe2:	2302      	movs	r3, #2
 8008fe4:	73fb      	strb	r3, [r7, #15]
    break;
 8008fe6:	e008      	b.n	8008ffa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	73fb      	strb	r3, [r7, #15]
    break;
 8008fec:	e005      	b.n	8008ffa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008fee:	2302      	movs	r3, #2
 8008ff0:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff2:	e002      	b.n	8008ffa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff8:	bf00      	nop
  }
  return usb_status;
 8008ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3714      	adds	r7, #20
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	4603      	mov	r3, r0
 8009010:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009012:	79fb      	ldrb	r3, [r7, #7]
 8009014:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009016:	79fb      	ldrb	r3, [r7, #7]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d102      	bne.n	8009022 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800901c:	2300      	movs	r3, #0
 800901e:	73fb      	strb	r3, [r7, #15]
 8009020:	e001      	b.n	8009026 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009022:	2301      	movs	r3, #1
 8009024:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009026:	7bfb      	ldrb	r3, [r7, #15]
 8009028:	461a      	mov	r2, r3
 800902a:	2101      	movs	r1, #1
 800902c:	4803      	ldr	r0, [pc, #12]	@ (800903c <MX_DriverVbusFS+0x34>)
 800902e:	f7f8 fa33 	bl	8001498 <HAL_GPIO_WritePin>
}
 8009032:	bf00      	nop
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	40020800 	.word	0x40020800

08009040 <malloc>:
 8009040:	4b02      	ldr	r3, [pc, #8]	@ (800904c <malloc+0xc>)
 8009042:	4601      	mov	r1, r0
 8009044:	6818      	ldr	r0, [r3, #0]
 8009046:	f000 b82d 	b.w	80090a4 <_malloc_r>
 800904a:	bf00      	nop
 800904c:	2000002c 	.word	0x2000002c

08009050 <free>:
 8009050:	4b02      	ldr	r3, [pc, #8]	@ (800905c <free+0xc>)
 8009052:	4601      	mov	r1, r0
 8009054:	6818      	ldr	r0, [r3, #0]
 8009056:	f000 b8f5 	b.w	8009244 <_free_r>
 800905a:	bf00      	nop
 800905c:	2000002c 	.word	0x2000002c

08009060 <sbrk_aligned>:
 8009060:	b570      	push	{r4, r5, r6, lr}
 8009062:	4e0f      	ldr	r6, [pc, #60]	@ (80090a0 <sbrk_aligned+0x40>)
 8009064:	460c      	mov	r4, r1
 8009066:	6831      	ldr	r1, [r6, #0]
 8009068:	4605      	mov	r5, r0
 800906a:	b911      	cbnz	r1, 8009072 <sbrk_aligned+0x12>
 800906c:	f000 f8ae 	bl	80091cc <_sbrk_r>
 8009070:	6030      	str	r0, [r6, #0]
 8009072:	4621      	mov	r1, r4
 8009074:	4628      	mov	r0, r5
 8009076:	f000 f8a9 	bl	80091cc <_sbrk_r>
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	d103      	bne.n	8009086 <sbrk_aligned+0x26>
 800907e:	f04f 34ff 	mov.w	r4, #4294967295
 8009082:	4620      	mov	r0, r4
 8009084:	bd70      	pop	{r4, r5, r6, pc}
 8009086:	1cc4      	adds	r4, r0, #3
 8009088:	f024 0403 	bic.w	r4, r4, #3
 800908c:	42a0      	cmp	r0, r4
 800908e:	d0f8      	beq.n	8009082 <sbrk_aligned+0x22>
 8009090:	1a21      	subs	r1, r4, r0
 8009092:	4628      	mov	r0, r5
 8009094:	f000 f89a 	bl	80091cc <_sbrk_r>
 8009098:	3001      	adds	r0, #1
 800909a:	d1f2      	bne.n	8009082 <sbrk_aligned+0x22>
 800909c:	e7ef      	b.n	800907e <sbrk_aligned+0x1e>
 800909e:	bf00      	nop
 80090a0:	20000998 	.word	0x20000998

080090a4 <_malloc_r>:
 80090a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090a8:	1ccd      	adds	r5, r1, #3
 80090aa:	f025 0503 	bic.w	r5, r5, #3
 80090ae:	3508      	adds	r5, #8
 80090b0:	2d0c      	cmp	r5, #12
 80090b2:	bf38      	it	cc
 80090b4:	250c      	movcc	r5, #12
 80090b6:	2d00      	cmp	r5, #0
 80090b8:	4606      	mov	r6, r0
 80090ba:	db01      	blt.n	80090c0 <_malloc_r+0x1c>
 80090bc:	42a9      	cmp	r1, r5
 80090be:	d904      	bls.n	80090ca <_malloc_r+0x26>
 80090c0:	230c      	movs	r3, #12
 80090c2:	6033      	str	r3, [r6, #0]
 80090c4:	2000      	movs	r0, #0
 80090c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80091a0 <_malloc_r+0xfc>
 80090ce:	f000 f869 	bl	80091a4 <__malloc_lock>
 80090d2:	f8d8 3000 	ldr.w	r3, [r8]
 80090d6:	461c      	mov	r4, r3
 80090d8:	bb44      	cbnz	r4, 800912c <_malloc_r+0x88>
 80090da:	4629      	mov	r1, r5
 80090dc:	4630      	mov	r0, r6
 80090de:	f7ff ffbf 	bl	8009060 <sbrk_aligned>
 80090e2:	1c43      	adds	r3, r0, #1
 80090e4:	4604      	mov	r4, r0
 80090e6:	d158      	bne.n	800919a <_malloc_r+0xf6>
 80090e8:	f8d8 4000 	ldr.w	r4, [r8]
 80090ec:	4627      	mov	r7, r4
 80090ee:	2f00      	cmp	r7, #0
 80090f0:	d143      	bne.n	800917a <_malloc_r+0xd6>
 80090f2:	2c00      	cmp	r4, #0
 80090f4:	d04b      	beq.n	800918e <_malloc_r+0xea>
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	4639      	mov	r1, r7
 80090fa:	4630      	mov	r0, r6
 80090fc:	eb04 0903 	add.w	r9, r4, r3
 8009100:	f000 f864 	bl	80091cc <_sbrk_r>
 8009104:	4581      	cmp	r9, r0
 8009106:	d142      	bne.n	800918e <_malloc_r+0xea>
 8009108:	6821      	ldr	r1, [r4, #0]
 800910a:	1a6d      	subs	r5, r5, r1
 800910c:	4629      	mov	r1, r5
 800910e:	4630      	mov	r0, r6
 8009110:	f7ff ffa6 	bl	8009060 <sbrk_aligned>
 8009114:	3001      	adds	r0, #1
 8009116:	d03a      	beq.n	800918e <_malloc_r+0xea>
 8009118:	6823      	ldr	r3, [r4, #0]
 800911a:	442b      	add	r3, r5
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	f8d8 3000 	ldr.w	r3, [r8]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	bb62      	cbnz	r2, 8009180 <_malloc_r+0xdc>
 8009126:	f8c8 7000 	str.w	r7, [r8]
 800912a:	e00f      	b.n	800914c <_malloc_r+0xa8>
 800912c:	6822      	ldr	r2, [r4, #0]
 800912e:	1b52      	subs	r2, r2, r5
 8009130:	d420      	bmi.n	8009174 <_malloc_r+0xd0>
 8009132:	2a0b      	cmp	r2, #11
 8009134:	d917      	bls.n	8009166 <_malloc_r+0xc2>
 8009136:	1961      	adds	r1, r4, r5
 8009138:	42a3      	cmp	r3, r4
 800913a:	6025      	str	r5, [r4, #0]
 800913c:	bf18      	it	ne
 800913e:	6059      	strne	r1, [r3, #4]
 8009140:	6863      	ldr	r3, [r4, #4]
 8009142:	bf08      	it	eq
 8009144:	f8c8 1000 	streq.w	r1, [r8]
 8009148:	5162      	str	r2, [r4, r5]
 800914a:	604b      	str	r3, [r1, #4]
 800914c:	4630      	mov	r0, r6
 800914e:	f000 f82f 	bl	80091b0 <__malloc_unlock>
 8009152:	f104 000b 	add.w	r0, r4, #11
 8009156:	1d23      	adds	r3, r4, #4
 8009158:	f020 0007 	bic.w	r0, r0, #7
 800915c:	1ac2      	subs	r2, r0, r3
 800915e:	bf1c      	itt	ne
 8009160:	1a1b      	subne	r3, r3, r0
 8009162:	50a3      	strne	r3, [r4, r2]
 8009164:	e7af      	b.n	80090c6 <_malloc_r+0x22>
 8009166:	6862      	ldr	r2, [r4, #4]
 8009168:	42a3      	cmp	r3, r4
 800916a:	bf0c      	ite	eq
 800916c:	f8c8 2000 	streq.w	r2, [r8]
 8009170:	605a      	strne	r2, [r3, #4]
 8009172:	e7eb      	b.n	800914c <_malloc_r+0xa8>
 8009174:	4623      	mov	r3, r4
 8009176:	6864      	ldr	r4, [r4, #4]
 8009178:	e7ae      	b.n	80090d8 <_malloc_r+0x34>
 800917a:	463c      	mov	r4, r7
 800917c:	687f      	ldr	r7, [r7, #4]
 800917e:	e7b6      	b.n	80090ee <_malloc_r+0x4a>
 8009180:	461a      	mov	r2, r3
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	42a3      	cmp	r3, r4
 8009186:	d1fb      	bne.n	8009180 <_malloc_r+0xdc>
 8009188:	2300      	movs	r3, #0
 800918a:	6053      	str	r3, [r2, #4]
 800918c:	e7de      	b.n	800914c <_malloc_r+0xa8>
 800918e:	230c      	movs	r3, #12
 8009190:	6033      	str	r3, [r6, #0]
 8009192:	4630      	mov	r0, r6
 8009194:	f000 f80c 	bl	80091b0 <__malloc_unlock>
 8009198:	e794      	b.n	80090c4 <_malloc_r+0x20>
 800919a:	6005      	str	r5, [r0, #0]
 800919c:	e7d6      	b.n	800914c <_malloc_r+0xa8>
 800919e:	bf00      	nop
 80091a0:	2000099c 	.word	0x2000099c

080091a4 <__malloc_lock>:
 80091a4:	4801      	ldr	r0, [pc, #4]	@ (80091ac <__malloc_lock+0x8>)
 80091a6:	f000 b84b 	b.w	8009240 <__retarget_lock_acquire_recursive>
 80091aa:	bf00      	nop
 80091ac:	20000adc 	.word	0x20000adc

080091b0 <__malloc_unlock>:
 80091b0:	4801      	ldr	r0, [pc, #4]	@ (80091b8 <__malloc_unlock+0x8>)
 80091b2:	f000 b846 	b.w	8009242 <__retarget_lock_release_recursive>
 80091b6:	bf00      	nop
 80091b8:	20000adc 	.word	0x20000adc

080091bc <memset>:
 80091bc:	4402      	add	r2, r0
 80091be:	4603      	mov	r3, r0
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d100      	bne.n	80091c6 <memset+0xa>
 80091c4:	4770      	bx	lr
 80091c6:	f803 1b01 	strb.w	r1, [r3], #1
 80091ca:	e7f9      	b.n	80091c0 <memset+0x4>

080091cc <_sbrk_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	4d06      	ldr	r5, [pc, #24]	@ (80091e8 <_sbrk_r+0x1c>)
 80091d0:	2300      	movs	r3, #0
 80091d2:	4604      	mov	r4, r0
 80091d4:	4608      	mov	r0, r1
 80091d6:	602b      	str	r3, [r5, #0]
 80091d8:	f7f7 fda8 	bl	8000d2c <_sbrk>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_sbrk_r+0x1a>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_sbrk_r+0x1a>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	20000ad8 	.word	0x20000ad8

080091ec <__errno>:
 80091ec:	4b01      	ldr	r3, [pc, #4]	@ (80091f4 <__errno+0x8>)
 80091ee:	6818      	ldr	r0, [r3, #0]
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	2000002c 	.word	0x2000002c

080091f8 <__libc_init_array>:
 80091f8:	b570      	push	{r4, r5, r6, lr}
 80091fa:	4d0d      	ldr	r5, [pc, #52]	@ (8009230 <__libc_init_array+0x38>)
 80091fc:	4c0d      	ldr	r4, [pc, #52]	@ (8009234 <__libc_init_array+0x3c>)
 80091fe:	1b64      	subs	r4, r4, r5
 8009200:	10a4      	asrs	r4, r4, #2
 8009202:	2600      	movs	r6, #0
 8009204:	42a6      	cmp	r6, r4
 8009206:	d109      	bne.n	800921c <__libc_init_array+0x24>
 8009208:	4d0b      	ldr	r5, [pc, #44]	@ (8009238 <__libc_init_array+0x40>)
 800920a:	4c0c      	ldr	r4, [pc, #48]	@ (800923c <__libc_init_array+0x44>)
 800920c:	f000 f864 	bl	80092d8 <_init>
 8009210:	1b64      	subs	r4, r4, r5
 8009212:	10a4      	asrs	r4, r4, #2
 8009214:	2600      	movs	r6, #0
 8009216:	42a6      	cmp	r6, r4
 8009218:	d105      	bne.n	8009226 <__libc_init_array+0x2e>
 800921a:	bd70      	pop	{r4, r5, r6, pc}
 800921c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009220:	4798      	blx	r3
 8009222:	3601      	adds	r6, #1
 8009224:	e7ee      	b.n	8009204 <__libc_init_array+0xc>
 8009226:	f855 3b04 	ldr.w	r3, [r5], #4
 800922a:	4798      	blx	r3
 800922c:	3601      	adds	r6, #1
 800922e:	e7f2      	b.n	8009216 <__libc_init_array+0x1e>
 8009230:	08009314 	.word	0x08009314
 8009234:	08009314 	.word	0x08009314
 8009238:	08009314 	.word	0x08009314
 800923c:	08009318 	.word	0x08009318

08009240 <__retarget_lock_acquire_recursive>:
 8009240:	4770      	bx	lr

08009242 <__retarget_lock_release_recursive>:
 8009242:	4770      	bx	lr

08009244 <_free_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4605      	mov	r5, r0
 8009248:	2900      	cmp	r1, #0
 800924a:	d041      	beq.n	80092d0 <_free_r+0x8c>
 800924c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009250:	1f0c      	subs	r4, r1, #4
 8009252:	2b00      	cmp	r3, #0
 8009254:	bfb8      	it	lt
 8009256:	18e4      	addlt	r4, r4, r3
 8009258:	f7ff ffa4 	bl	80091a4 <__malloc_lock>
 800925c:	4a1d      	ldr	r2, [pc, #116]	@ (80092d4 <_free_r+0x90>)
 800925e:	6813      	ldr	r3, [r2, #0]
 8009260:	b933      	cbnz	r3, 8009270 <_free_r+0x2c>
 8009262:	6063      	str	r3, [r4, #4]
 8009264:	6014      	str	r4, [r2, #0]
 8009266:	4628      	mov	r0, r5
 8009268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800926c:	f7ff bfa0 	b.w	80091b0 <__malloc_unlock>
 8009270:	42a3      	cmp	r3, r4
 8009272:	d908      	bls.n	8009286 <_free_r+0x42>
 8009274:	6820      	ldr	r0, [r4, #0]
 8009276:	1821      	adds	r1, r4, r0
 8009278:	428b      	cmp	r3, r1
 800927a:	bf01      	itttt	eq
 800927c:	6819      	ldreq	r1, [r3, #0]
 800927e:	685b      	ldreq	r3, [r3, #4]
 8009280:	1809      	addeq	r1, r1, r0
 8009282:	6021      	streq	r1, [r4, #0]
 8009284:	e7ed      	b.n	8009262 <_free_r+0x1e>
 8009286:	461a      	mov	r2, r3
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	b10b      	cbz	r3, 8009290 <_free_r+0x4c>
 800928c:	42a3      	cmp	r3, r4
 800928e:	d9fa      	bls.n	8009286 <_free_r+0x42>
 8009290:	6811      	ldr	r1, [r2, #0]
 8009292:	1850      	adds	r0, r2, r1
 8009294:	42a0      	cmp	r0, r4
 8009296:	d10b      	bne.n	80092b0 <_free_r+0x6c>
 8009298:	6820      	ldr	r0, [r4, #0]
 800929a:	4401      	add	r1, r0
 800929c:	1850      	adds	r0, r2, r1
 800929e:	4283      	cmp	r3, r0
 80092a0:	6011      	str	r1, [r2, #0]
 80092a2:	d1e0      	bne.n	8009266 <_free_r+0x22>
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	6053      	str	r3, [r2, #4]
 80092aa:	4408      	add	r0, r1
 80092ac:	6010      	str	r0, [r2, #0]
 80092ae:	e7da      	b.n	8009266 <_free_r+0x22>
 80092b0:	d902      	bls.n	80092b8 <_free_r+0x74>
 80092b2:	230c      	movs	r3, #12
 80092b4:	602b      	str	r3, [r5, #0]
 80092b6:	e7d6      	b.n	8009266 <_free_r+0x22>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	1821      	adds	r1, r4, r0
 80092bc:	428b      	cmp	r3, r1
 80092be:	bf04      	itt	eq
 80092c0:	6819      	ldreq	r1, [r3, #0]
 80092c2:	685b      	ldreq	r3, [r3, #4]
 80092c4:	6063      	str	r3, [r4, #4]
 80092c6:	bf04      	itt	eq
 80092c8:	1809      	addeq	r1, r1, r0
 80092ca:	6021      	streq	r1, [r4, #0]
 80092cc:	6054      	str	r4, [r2, #4]
 80092ce:	e7ca      	b.n	8009266 <_free_r+0x22>
 80092d0:	bd38      	pop	{r3, r4, r5, pc}
 80092d2:	bf00      	nop
 80092d4:	2000099c 	.word	0x2000099c

080092d8 <_init>:
 80092d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092da:	bf00      	nop
 80092dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092de:	bc08      	pop	{r3}
 80092e0:	469e      	mov	lr, r3
 80092e2:	4770      	bx	lr

080092e4 <_fini>:
 80092e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092e6:	bf00      	nop
 80092e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ea:	bc08      	pop	{r3}
 80092ec:	469e      	mov	lr, r3
 80092ee:	4770      	bx	lr
