<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Register Descriptions</title></head>
<body>
<h1><a name="idp23619384"></a>Register Descriptions</h1>
<h2><a name="sectionStart"></a>DWC_otg_map/DWC_otg_intreg Registers</h2>
<p>Internal register map
Follow the link for the register to see a detailed description of the register.</p>
<a name="regtable"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Registers for Address Block: DWC_otg_map/DWC_otg_intreg</p>
<table summary="Registers for Address Block: DWC_otg_map/DWC_otg_intreg" width="100%"><colgroup></colgroup><thead><tr><th>Register</th><th>Offset</th><th>Description</th></tr></thead><tbody><tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL" class="olink">GOTGCTL</a></td>
<td>0x0</td>
<td><p>Control and Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT" class="olink">GOTGINT</a></td>
<td>0x4</td>
<td><p>Interrupt Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG" class="olink">GAHBCFG</a></td>
<td>0x8</td>
<td><p>AHB Configuration Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG" class="olink">GUSBCFG</a></td>
<td>0xc</td>
<td><p>USB Configuration Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL" class="olink">GRSTCTL</a></td>
<td>0x10</td>
<td><p>Reset Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS" class="olink">GINTSTS</a></td>
<td>0x14</td>
<td><p>Interrupt STATUS Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK" class="olink">GINTMSK</a></td>
<td>0x18</td>
<td><p>Interrupt Mask Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR" class="olink">GRXSTSR</a></td>
<td>0x1c</td>
<td><p>Receive Status Debug Read Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP" class="olink">GRXSTSP</a></td>
<td>0x20</td>
<td><p>Receive Status Read/Pop Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXFSIZ" class="olink">GRXFSIZ</a></td>
<td>0x24</td>
<td><p>Receive FIFO Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ" class="olink">GNPTXFSIZ</a></td>
<td>0x28</td>
<td><p>Non-periodic Transmit FIFO Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS" class="olink">GNPTXSTS</a></td>
<td>0x2c</td>
<td><p>Non-periodic Transmit FIFO/Queue Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GSNPSID" class="olink">GSNPSID</a></td>
<td>0x40</td>
<td><p>Synopsys ID Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG1" class="olink">GHWCFG1</a></td>
<td>0x44</td>
<td><p>User Hardware Configuration 1 Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2" class="olink">GHWCFG2</a></td>
<td>0x48</td>
<td><p>User Hardware Configuration 2 Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3" class="olink">GHWCFG3</a></td>
<td>0x4c</td>
<td><p>User Hardware Configuration 3 Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4" class="olink">GHWCFG4</a></td>
<td>0x50</td>
<td><p>User Hardware Configuration 4 Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG" class="olink">GLPMCFG</a></td>
<td>0x54</td>
<td><p>LPM Config Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG" class="olink">GDFIFOCFG</a></td>
<td>0x5c</td>
<td><p>Global DFIFO Configuration Register</p>
</td>
</tr>
<tr><td>GINTMSK2</td>
<td>0x68</td>
<td><p>Interrupt Mask Register 2</p>
</td>
</tr>
<tr><td>GINTSTS2</td>
<td>0x6c</td>
<td><p>Interrupt Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ" class="olink">HPTXFSIZ</a></td>
<td>0x100</td>
<td><p>Host Periodic Transmit FIFO Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1" class="olink">DIEPTXF1</a></td>
<td>0x104</td>
<td><p>Device IN Endpoint Transmit FIFO 1 Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2" class="olink">DIEPTXF2</a></td>
<td>0x108</td>
<td><p>Device IN Endpoint Transmit FIFO 2 Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3" class="olink">DIEPTXF3</a></td>
<td>0x10c</td>
<td><p>Device IN Endpoint Transmit FIFO 3 Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4" class="olink">DIEPTXF4</a></td>
<td>0x110</td>
<td><p>Device IN Endpoint Transmit FIFO 4 Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG" class="olink">HCFG</a></td>
<td>0x400</td>
<td><p>Host Configuration Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR" class="olink">HFIR</a></td>
<td>0x404</td>
<td><p>Host Frame Interval Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HFNUM" class="olink">HFNUM</a></td>
<td>0x408</td>
<td><p>Host Frame Number/Frame Time Remaining Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS" class="olink">HPTXSTS</a></td>
<td>0x410</td>
<td><p>Host Periodic Transmit FIFO/Queue Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HAINT" class="olink">HAINT</a></td>
<td>0x414</td>
<td><p>Host All Channels Interrupt Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HAINTMSK" class="olink">HAINTMSK</a></td>
<td>0x418</td>
<td><p>Host All Channels Interrupt Mask Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HFLBAddr" class="olink">HFLBAddr</a></td>
<td>0x41c</td>
<td><p>Host Frame List Base Address Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT" class="olink">HPRT</a></td>
<td>0x440</td>
<td><p>Host Port Control and Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0" class="olink">HCCHAR0</a></td>
<td>0x500</td>
<td><p>Host Channel Characteristics Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0" class="olink">HCSPLT0</a></td>
<td>0x504</td>
<td><p>Host Channel Split Control Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0" class="olink">HCINT0</a></td>
<td>0x508</td>
<td><p>Host Channel Interrupt Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0" class="olink">HCINTMSK0</a></td>
<td>0x50c</td>
<td><p>Host Channel Interrupt Mask Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0" class="olink">HCTSIZ0</a></td>
<td>0x510</td>
<td><p>Host Channel Transfer Size Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA0" class="olink">HCDMA0</a></td>
<td>0x514</td>
<td><p>Host Channel DMA Address Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB0" class="olink">HCDMAB0</a></td>
<td>0x51c</td>
<td><p>Host Channel DMA Buffer Address Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1" class="olink">HCCHAR1</a></td>
<td>0x520</td>
<td><p>Host Channel Characteristics Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1" class="olink">HCSPLT1</a></td>
<td>0x524</td>
<td><p>Host Channel Split Control Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1" class="olink">HCINT1</a></td>
<td>0x528</td>
<td><p>Host Channel Interrupt Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1" class="olink">HCINTMSK1</a></td>
<td>0x52c</td>
<td><p>Host Channel Interrupt Mask Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1" class="olink">HCTSIZ1</a></td>
<td>0x530</td>
<td><p>Host Channel Transfer Size Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA1" class="olink">HCDMA1</a></td>
<td>0x534</td>
<td><p>Host Channel DMA Address Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB1" class="olink">HCDMAB1</a></td>
<td>0x53c</td>
<td><p>Host Channel DMA Buffer Address Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2" class="olink">HCCHAR2</a></td>
<td>0x540</td>
<td><p>Host Channel Characteristics Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2" class="olink">HCSPLT2</a></td>
<td>0x544</td>
<td><p>Host Channel Split Control Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2" class="olink">HCINT2</a></td>
<td>0x548</td>
<td><p>Host Channel Interrupt Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2" class="olink">HCINTMSK2</a></td>
<td>0x54c</td>
<td><p>Host Channel Interrupt Mask Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2" class="olink">HCTSIZ2</a></td>
<td>0x550</td>
<td><p>Host Channel Transfer Size Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA2" class="olink">HCDMA2</a></td>
<td>0x554</td>
<td><p>Host Channel DMA Address Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB2" class="olink">HCDMAB2</a></td>
<td>0x55c</td>
<td><p>Host Channel DMA Buffer Address Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3" class="olink">HCCHAR3</a></td>
<td>0x560</td>
<td><p>Host Channel Characteristics Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3" class="olink">HCSPLT3</a></td>
<td>0x564</td>
<td><p>Host Channel Split Control Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3" class="olink">HCINT3</a></td>
<td>0x568</td>
<td><p>Host Channel Interrupt Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3" class="olink">HCINTMSK3</a></td>
<td>0x56c</td>
<td><p>Host Channel Interrupt Mask Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3" class="olink">HCTSIZ3</a></td>
<td>0x570</td>
<td><p>Host Channel Transfer Size Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA3" class="olink">HCDMA3</a></td>
<td>0x574</td>
<td><p>Host Channel DMA Address Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB3" class="olink">HCDMAB3</a></td>
<td>0x57c</td>
<td><p>Host Channel DMA Buffer Address Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4" class="olink">HCCHAR4</a></td>
<td>0x580</td>
<td><p>Host Channel Characteristics Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4" class="olink">HCSPLT4</a></td>
<td>0x584</td>
<td><p>Host Channel Split Control Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4" class="olink">HCINT4</a></td>
<td>0x588</td>
<td><p>Host Channel Interrupt Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4" class="olink">HCINTMSK4</a></td>
<td>0x58c</td>
<td><p>Host Channel Interrupt Mask Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4" class="olink">HCTSIZ4</a></td>
<td>0x590</td>
<td><p>Host Channel Transfer Size Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA4" class="olink">HCDMA4</a></td>
<td>0x594</td>
<td><p>Host Channel DMA Address Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB4" class="olink">HCDMAB4</a></td>
<td>0x59c</td>
<td><p>Host Channel DMA Buffer Address Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5" class="olink">HCCHAR5</a></td>
<td>0x5a0</td>
<td><p>Host Channel Characteristics Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5" class="olink">HCSPLT5</a></td>
<td>0x5a4</td>
<td><p>Host Channel Split Control Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5" class="olink">HCINT5</a></td>
<td>0x5a8</td>
<td><p>Host Channel Interrupt Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5" class="olink">HCINTMSK5</a></td>
<td>0x5ac</td>
<td><p>Host Channel Interrupt Mask Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5" class="olink">HCTSIZ5</a></td>
<td>0x5b0</td>
<td><p>Host Channel Transfer Size Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA5" class="olink">HCDMA5</a></td>
<td>0x5b4</td>
<td><p>Host Channel DMA Address Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB5" class="olink">HCDMAB5</a></td>
<td>0x5bc</td>
<td><p>Host Channel DMA Buffer Address Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6" class="olink">HCCHAR6</a></td>
<td>0x5c0</td>
<td><p>Host Channel Characteristics Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6" class="olink">HCSPLT6</a></td>
<td>0x5c4</td>
<td><p>Host Channel Split Control Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6" class="olink">HCINT6</a></td>
<td>0x5c8</td>
<td><p>Host Channel Interrupt Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6" class="olink">HCINTMSK6</a></td>
<td>0x5cc</td>
<td><p>Host Channel Interrupt Mask Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6" class="olink">HCTSIZ6</a></td>
<td>0x5d0</td>
<td><p>Host Channel Transfer Size Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA6" class="olink">HCDMA6</a></td>
<td>0x5d4</td>
<td><p>Host Channel DMA Address Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB6" class="olink">HCDMAB6</a></td>
<td>0x5dc</td>
<td><p>Host Channel DMA Buffer Address Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7" class="olink">HCCHAR7</a></td>
<td>0x5e0</td>
<td><p>Host Channel Characteristics Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7" class="olink">HCSPLT7</a></td>
<td>0x5e4</td>
<td><p>Host Channel Split Control Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7" class="olink">HCINT7</a></td>
<td>0x5e8</td>
<td><p>Host Channel Interrupt Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7" class="olink">HCINTMSK7</a></td>
<td>0x5ec</td>
<td><p>Host Channel Interrupt Mask Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7" class="olink">HCTSIZ7</a></td>
<td>0x5f0</td>
<td><p>Host Channel Transfer Size Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA7" class="olink">HCDMA7</a></td>
<td>0x5f4</td>
<td><p>Host Channel DMA Address Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB7" class="olink">HCDMAB7</a></td>
<td>0x5fc</td>
<td><p>Host Channel DMA Buffer Address Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG" class="olink">DCFG</a></td>
<td>0x800</td>
<td><p>Device Configuration Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL" class="olink">DCTL</a></td>
<td>0x804</td>
<td><p>Device Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS" class="olink">DSTS</a></td>
<td>0x808</td>
<td><p>Device Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK" class="olink">DIEPMSK</a></td>
<td>0x810</td>
<td><p>Device IN Endpoint Common Interrupt Mask Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK" class="olink">DOEPMSK</a></td>
<td>0x814</td>
<td><p>Device OUT Endpoint Common Interrupt Mask Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT" class="olink">DAINT</a></td>
<td>0x818</td>
<td><p>Device All Endpoints Interrupt Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK" class="olink">DAINTMSK</a></td>
<td>0x81c</td>
<td><p>Device All Endpoints Interrupt Mask Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSDIS" class="olink">DVBUSDIS</a></td>
<td>0x828</td>
<td><p>Device VBUS Discharge Time Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE" class="olink">DVBUSPULSE</a></td>
<td>0x82c</td>
<td><p>Device VBUS Pulsing Time Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL" class="olink">DTHRCTL</a></td>
<td>0x830</td>
<td><p>Device Threshold Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK" class="olink">DIEPEMPMSK</a></td>
<td>0x834</td>
<td><p>Device IN Endpoint FIFO Empty Interrupt Mask Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0" class="olink">DIEPCTL0</a></td>
<td>0x900</td>
<td><p>Device Control IN Endpoint 0 Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0" class="olink">DIEPINT0</a></td>
<td>0x908</td>
<td><p>Device IN Endpoint 0 Interrupt Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0" class="olink">DIEPTSIZ0</a></td>
<td>0x910</td>
<td><p>Device IN Endpoint 0 Transfer Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA0" class="olink">DIEPDMA0</a></td>
<td>0x914</td>
<td><p>Device IN Endpoint 0 DMA Address Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS0" class="olink">DTXFSTS0</a></td>
<td>0x918</td>
<td><p>Device IN Endpoint Transmit FIFO Status Register 0</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB0" class="olink">DIEPDMAB0</a></td>
<td>0x91c</td>
<td><p>Device IN Endpoint 0 Buffer Address Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1" class="olink">DIEPCTL1</a></td>
<td>0x920</td>
<td><p>Device Control IN Endpoint Control Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1" class="olink">DIEPINT1</a></td>
<td>0x928</td>
<td><p>Device IN Endpoint Interrupt Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1" class="olink">DIEPTSIZ1</a></td>
<td>0x930</td>
<td><p>Device IN Endpoint Transfer Size Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA1" class="olink">DIEPDMA1</a></td>
<td>0x934</td>
<td><p>Device IN Endpoint DMA Address Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS1" class="olink">DTXFSTS1</a></td>
<td>0x938</td>
<td><p>Device IN Endpoint Transmit FIFO Status Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB1" class="olink">DIEPDMAB1</a></td>
<td>0x93c</td>
<td><p>Device IN Endpoint Buffer Address Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2" class="olink">DIEPCTL2</a></td>
<td>0x940</td>
<td><p>Device Control IN Endpoint Control Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2" class="olink">DIEPINT2</a></td>
<td>0x948</td>
<td><p>Device IN Endpoint Interrupt Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2" class="olink">DIEPTSIZ2</a></td>
<td>0x950</td>
<td><p>Device IN Endpoint Transfer Size Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA2" class="olink">DIEPDMA2</a></td>
<td>0x954</td>
<td><p>Device IN Endpoint DMA Address Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS2" class="olink">DTXFSTS2</a></td>
<td>0x958</td>
<td><p>Device IN Endpoint Transmit FIFO Status Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB2" class="olink">DIEPDMAB2</a></td>
<td>0x95c</td>
<td><p>Device IN Endpoint Buffer Address Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3" class="olink">DIEPCTL3</a></td>
<td>0x960</td>
<td><p>Device Control IN Endpoint Control Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3" class="olink">DIEPINT3</a></td>
<td>0x968</td>
<td><p>Device IN Endpoint Interrupt Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3" class="olink">DIEPTSIZ3</a></td>
<td>0x970</td>
<td><p>Device IN Endpoint Transfer Size Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA3" class="olink">DIEPDMA3</a></td>
<td>0x974</td>
<td><p>Device IN Endpoint DMA Address Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS3" class="olink">DTXFSTS3</a></td>
<td>0x978</td>
<td><p>Device IN Endpoint Transmit FIFO Status Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB3" class="olink">DIEPDMAB3</a></td>
<td>0x97c</td>
<td><p>Device IN Endpoint Buffer Address Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4" class="olink">DIEPCTL4</a></td>
<td>0x980</td>
<td><p>Device Control IN Endpoint Control Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4" class="olink">DIEPINT4</a></td>
<td>0x988</td>
<td><p>Device IN Endpoint Interrupt Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4" class="olink">DIEPTSIZ4</a></td>
<td>0x990</td>
<td><p>Device IN Endpoint Transfer Size Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA4" class="olink">DIEPDMA4</a></td>
<td>0x994</td>
<td><p>Device IN Endpoint DMA Address Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS4" class="olink">DTXFSTS4</a></td>
<td>0x998</td>
<td><p>Device IN Endpoint Transmit FIFO Status Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB4" class="olink">DIEPDMAB4</a></td>
<td>0x99c</td>
<td><p>Device IN Endpoint Buffer Address Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0" class="olink">DOEPCTL0</a></td>
<td>0xb00</td>
<td><p>Device Control OUT Endpoint 0 Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0" class="olink">DOEPINT0</a></td>
<td>0xb08</td>
<td><p>Device OUT Endpoint 0 Interrupt Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0" class="olink">DOEPTSIZ0</a></td>
<td>0xb10</td>
<td><p>Device OUT Endpoint 0 Transfer Size Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA0" class="olink">DOEPDMA0</a></td>
<td>0xb14</td>
<td><p>Device OUT Endpoint 0 DMA Address Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB0" class="olink">DOEPDMAB0</a></td>
<td>0xb1c</td>
<td><p>Device OUT Endpoint 0 DMA Buffer Address Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1" class="olink">DOEPCTL1</a></td>
<td>0xb20</td>
<td><p>Device Control OUT Endpoint Control Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1" class="olink">DOEPINT1</a></td>
<td>0xb28</td>
<td><p>Device OUT Endpoint Interrupt Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1" class="olink">DOEPTSIZ1</a></td>
<td>0xb30</td>
<td><p>Device OUT Endpoint Transfer Size Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA1" class="olink">DOEPDMA1</a></td>
<td>0xb34</td>
<td><p>Device OUT Endpoint DMA Address Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB1" class="olink">DOEPDMAB1</a></td>
<td>0xb3c</td>
<td><p>Device OUT Endpoint Buffer Address Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2" class="olink">DOEPCTL2</a></td>
<td>0xb40</td>
<td><p>Device Control OUT Endpoint Control Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2" class="olink">DOEPINT2</a></td>
<td>0xb48</td>
<td><p>Device OUT Endpoint Interrupt Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2" class="olink">DOEPTSIZ2</a></td>
<td>0xb50</td>
<td><p>Device OUT Endpoint Transfer Size Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA2" class="olink">DOEPDMA2</a></td>
<td>0xb54</td>
<td><p>Device OUT Endpoint DMA Address Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB2" class="olink">DOEPDMAB2</a></td>
<td>0xb5c</td>
<td><p>Device OUT Endpoint Buffer Address Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3" class="olink">DOEPCTL3</a></td>
<td>0xb60</td>
<td><p>Device Control OUT Endpoint Control Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3" class="olink">DOEPINT3</a></td>
<td>0xb68</td>
<td><p>Device OUT Endpoint Interrupt Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3" class="olink">DOEPTSIZ3</a></td>
<td>0xb70</td>
<td><p>Device OUT Endpoint Transfer Size Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA3" class="olink">DOEPDMA3</a></td>
<td>0xb74</td>
<td><p>Device OUT Endpoint DMA Address Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB3" class="olink">DOEPDMAB3</a></td>
<td>0xb7c</td>
<td><p>Device OUT Endpoint Buffer Address Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4" class="olink">DOEPCTL4</a></td>
<td>0xb80</td>
<td><p>Device Control OUT Endpoint Control Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4" class="olink">DOEPINT4</a></td>
<td>0xb88</td>
<td><p>Device OUT Endpoint Interrupt Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4" class="olink">DOEPTSIZ4</a></td>
<td>0xb90</td>
<td><p>Device OUT Endpoint Transfer Size Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA4" class="olink">DOEPDMA4</a></td>
<td>0xb94</td>
<td><p>Device OUT Endpoint DMA Address Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB4" class="olink">DOEPDMAB4</a></td>
<td>0xb9c</td>
<td><p>Device OUT Endpoint Buffer Address Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL" class="olink">PCGCCTL</a></td>
<td>0xe00</td>
<td><p>Power and Clock Gating Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1" class="olink">PCGCCTL1</a></td>
<td>0xe04</td>
<td><p>Power and Clock Gating Control Register1</p>
</td>
</tr>
</tbody></table></body></html>

