

================================================================
== Vitis HLS Report for 'axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Thu Jun 12 12:56:13 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axis_gemv_fixed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        2|      514|  20.000 ns|  5.140 us|    1|  513|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_25_1  |        0|      512|         1|          1|          1|  0 ~ 512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %strm_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %strm_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 0, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 10 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 11 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i10 %i_3" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 13 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln25 = icmp_eq  i10 %i_3, i10 512" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 14 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln25 = add i10 %i_3, i10 1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 15 'add' 'add_ln25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body.split, void %for.end.loopexit.exitStub" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %i_3" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 17 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 18 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 512, i64 256" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 20 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26]   --->   Operation 21 'read' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast9 = extractvalue i41 %empty" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26]   --->   Operation 22 'extractvalue' 'p_cast9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmpi_last = extractvalue i41 %empty" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26]   --->   Operation 23 'extractvalue' 'tmpi_last' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmpi_data = trunc i32 %p_cast9" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26]   --->   Operation 24 'trunc' 'tmpi_data' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%localmem_addr = getelementptr i25 %localmem, i64 0, i64 %zext_ln25" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:27]   --->   Operation 25 'getelementptr' 'localmem_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln27 = store i25 %tmpi_data, i9 %localmem_addr" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 512> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmpi_last, void %for.inc, void %for.end.split.loop.exit.exitStub" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:28]   --->   Operation 27 'br' 'br_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 %add_ln25, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 28 'store' 'store_ln23' <Predicate = (!icmp_ln25 & !tmpi_last)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 29 'br' 'br_ln25' <Predicate = (!icmp_ln25 & !tmpi_last)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %i_out, i9 %trunc_ln25" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 30 'write' 'write_ln25' <Predicate = (!icmp_ln25 & tmpi_last)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln25 & tmpi_last)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %i_out, i9 %trunc_ln25" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25]   --->   Operation 32 'write' 'write_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%UnifiedRetVal = phi i1 1, void %for.end.loopexit.exitStub, i1 0, void %for.end.split.loop.exit.exitStub"   --->   Operation 34 'phi' 'UnifiedRetVal' <Predicate = (tmpi_last) | (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (tmpi_last) | (icmp_ln25)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln23', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23) of constant 0 on local variable 'i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23 [13]  (1.588 ns)
	'load' operation 10 bit ('i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25) on local variable 'i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:25) [18]  (1.731 ns)
	axis read operation ('empty', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26) on port 'strm_in_V_data_V' (../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26) [26]  (0.518 ns)
	'store' operation 0 bit ('store_ln27', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:27) of variable 'tmpi.data', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:26 on array 'localmem' [31]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
