# Thu Sep  3 19:13:45 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@A: MF827 |No constraint file specified.
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std_scck.rpt 
See clock summary report "J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)

Encoding state machine module_state[10:0] (in view: work.ao_top_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 243MB peak: 243MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)

@W: BN117 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v":155:12:155:21|Instance u_icon_top of partition view:work.gw_con_top(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v":155:12:155:21|Instance u_icon_top of partition view:work.gw_con_top(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                248.0 MHz     4.032         system       system_clkgroup           0    
                                                                                                                        
0 -       gw_gao|control0_inferred_clock[0]     186.5 MHz     5.362         inferred     Autoconstr_clkgroup_1     297  
                                                                                                                        
0 -       gw_gao|cmos_pclk                      237.7 MHz     4.207         inferred     Autoconstr_clkgroup_0     101  
========================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                       Clock Pin                                          Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                          Seq Example                                        Seq Example       Comb Example                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                0         -                            -                                                  -                 -                             
                                                                                                                                                                                
gw_gao|control0_inferred_clock[0]     297       u_gw_jtag.tck_o(GW_JTAG)     u_la0_top.data_register[47:0].C                    -                 u_icon_top.un1_tck_i.I[0](inv)
                                                                                                                                                                                
gw_gao|cmos_pclk                      101       cmos_pclk(port)              u_la0_top.internal_reg_force_triger_syn[1:0].C     -                 u_la0_top.clk_ao.I[0](keepbuf)
================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 372 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           port                   75         ENCRYPTED      
@KP:ckid0_1       u_gw_jtag.tck_o     GW_JTAG                297        ENCRYPTED      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 244MB peak: 244MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 244MB peak: 245MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 245MB peak: 245MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 245MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Sep  3 19:13:48 2020

###########################################################]
