$date
	Tue Nov 18 12:22:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pc_rv32i $end
$var wire 32 ! pc_tb [31:0] $end
$var reg 1 " clk_tb $end
$var reg 32 # next_pc_tb [31:0] $end
$var reg 1 $ reset_tb $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % next_pc [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1000000000000 %
1$
b1000000000000 #
0"
b0 !
$end
#5000
1"
#10000
0"
0$
#15000
b1000000000000 !
b1000000000000 &
1"
#20000
0"
b1000000000100 #
b1000000000100 %
#25000
b1000000000100 !
b1000000000100 &
1"
#30000
0"
b1000000001000 #
b1000000001000 %
#35000
b1000000001000 !
b1000000001000 &
1"
#40000
0"
b1100000000000000 #
b1100000000000000 %
#45000
b1100000000000000 !
b1100000000000000 &
1"
#50000
0"
b1100000000000100 #
b1100000000000100 %
#55000
b1100000000000100 !
b1100000000000100 &
1"
#60000
b0 !
b0 &
0"
1$
#65000
1"
#70000
0"
