
LEDOn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000564  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800070c  0800071c  0001071c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800070c  0800070c  0001071c  2**0
                  CONTENTS
  4 .ARM          00000008  0800070c  0800070c  0001070c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000714  0800071c  0001071c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000714  08000714  00010714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000718  08000718  00010718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001071c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800071c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800071c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001071c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000116  00000000  00000000  0001074c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000a0  00000000  00000000  00010862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00010908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000030  00000000  00000000  00010950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000166b  00000000  00000000  00010980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005e0  00000000  00000000  00011feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000582d  00000000  00000000  000125cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00017df8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000dc  00000000  00000000  00017e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080006f4 	.word	0x080006f4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080006f4 	.word	0x080006f4

080001e8 <__aeabi_ldivmod>:
 80001e8:	b97b      	cbnz	r3, 800020a <__aeabi_ldivmod+0x22>
 80001ea:	b972      	cbnz	r2, 800020a <__aeabi_ldivmod+0x22>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bfbe      	ittt	lt
 80001f0:	2000      	movlt	r0, #0
 80001f2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001f6:	e006      	blt.n	8000206 <__aeabi_ldivmod+0x1e>
 80001f8:	bf08      	it	eq
 80001fa:	2800      	cmpeq	r0, #0
 80001fc:	bf1c      	itt	ne
 80001fe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000202:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000206:	f000 b9a1 	b.w	800054c <__aeabi_idiv0>
 800020a:	f1ad 0c08 	sub.w	ip, sp, #8
 800020e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000212:	2900      	cmp	r1, #0
 8000214:	db09      	blt.n	800022a <__aeabi_ldivmod+0x42>
 8000216:	2b00      	cmp	r3, #0
 8000218:	db1a      	blt.n	8000250 <__aeabi_ldivmod+0x68>
 800021a:	f000 f835 	bl	8000288 <__udivmoddi4>
 800021e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000222:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000226:	b004      	add	sp, #16
 8000228:	4770      	bx	lr
 800022a:	4240      	negs	r0, r0
 800022c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000230:	2b00      	cmp	r3, #0
 8000232:	db1b      	blt.n	800026c <__aeabi_ldivmod+0x84>
 8000234:	f000 f828 	bl	8000288 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4240      	negs	r0, r0
 8000244:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000248:	4252      	negs	r2, r2
 800024a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800024e:	4770      	bx	lr
 8000250:	4252      	negs	r2, r2
 8000252:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000256:	f000 f817 	bl	8000288 <__udivmoddi4>
 800025a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000262:	b004      	add	sp, #16
 8000264:	4240      	negs	r0, r0
 8000266:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026a:	4770      	bx	lr
 800026c:	4252      	negs	r2, r2
 800026e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000272:	f000 f809 	bl	8000288 <__udivmoddi4>
 8000276:	f8dd e004 	ldr.w	lr, [sp, #4]
 800027a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800027e:	b004      	add	sp, #16
 8000280:	4252      	negs	r2, r2
 8000282:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000286:	4770      	bx	lr

08000288 <__udivmoddi4>:
 8000288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800028c:	9d08      	ldr	r5, [sp, #32]
 800028e:	4604      	mov	r4, r0
 8000290:	468c      	mov	ip, r1
 8000292:	2b00      	cmp	r3, #0
 8000294:	f040 8083 	bne.w	800039e <__udivmoddi4+0x116>
 8000298:	428a      	cmp	r2, r1
 800029a:	4617      	mov	r7, r2
 800029c:	d947      	bls.n	800032e <__udivmoddi4+0xa6>
 800029e:	fab2 f282 	clz	r2, r2
 80002a2:	b142      	cbz	r2, 80002b6 <__udivmoddi4+0x2e>
 80002a4:	f1c2 0020 	rsb	r0, r2, #32
 80002a8:	fa24 f000 	lsr.w	r0, r4, r0
 80002ac:	4091      	lsls	r1, r2
 80002ae:	4097      	lsls	r7, r2
 80002b0:	ea40 0c01 	orr.w	ip, r0, r1
 80002b4:	4094      	lsls	r4, r2
 80002b6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002ba:	0c23      	lsrs	r3, r4, #16
 80002bc:	fbbc f6f8 	udiv	r6, ip, r8
 80002c0:	fa1f fe87 	uxth.w	lr, r7
 80002c4:	fb08 c116 	mls	r1, r8, r6, ip
 80002c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002cc:	fb06 f10e 	mul.w	r1, r6, lr
 80002d0:	4299      	cmp	r1, r3
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x60>
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002da:	f080 8119 	bcs.w	8000510 <__udivmoddi4+0x288>
 80002de:	4299      	cmp	r1, r3
 80002e0:	f240 8116 	bls.w	8000510 <__udivmoddi4+0x288>
 80002e4:	3e02      	subs	r6, #2
 80002e6:	443b      	add	r3, r7
 80002e8:	1a5b      	subs	r3, r3, r1
 80002ea:	b2a4      	uxth	r4, r4
 80002ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80002f0:	fb08 3310 	mls	r3, r8, r0, r3
 80002f4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002f8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002fc:	45a6      	cmp	lr, r4
 80002fe:	d909      	bls.n	8000314 <__udivmoddi4+0x8c>
 8000300:	193c      	adds	r4, r7, r4
 8000302:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000306:	f080 8105 	bcs.w	8000514 <__udivmoddi4+0x28c>
 800030a:	45a6      	cmp	lr, r4
 800030c:	f240 8102 	bls.w	8000514 <__udivmoddi4+0x28c>
 8000310:	3802      	subs	r0, #2
 8000312:	443c      	add	r4, r7
 8000314:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000318:	eba4 040e 	sub.w	r4, r4, lr
 800031c:	2600      	movs	r6, #0
 800031e:	b11d      	cbz	r5, 8000328 <__udivmoddi4+0xa0>
 8000320:	40d4      	lsrs	r4, r2
 8000322:	2300      	movs	r3, #0
 8000324:	e9c5 4300 	strd	r4, r3, [r5]
 8000328:	4631      	mov	r1, r6
 800032a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032e:	b902      	cbnz	r2, 8000332 <__udivmoddi4+0xaa>
 8000330:	deff      	udf	#255	; 0xff
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	2a00      	cmp	r2, #0
 8000338:	d150      	bne.n	80003dc <__udivmoddi4+0x154>
 800033a:	1bcb      	subs	r3, r1, r7
 800033c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000340:	fa1f f887 	uxth.w	r8, r7
 8000344:	2601      	movs	r6, #1
 8000346:	fbb3 fcfe 	udiv	ip, r3, lr
 800034a:	0c21      	lsrs	r1, r4, #16
 800034c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000350:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000354:	fb08 f30c 	mul.w	r3, r8, ip
 8000358:	428b      	cmp	r3, r1
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0xe4>
 800035c:	1879      	adds	r1, r7, r1
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0xe2>
 8000364:	428b      	cmp	r3, r1
 8000366:	f200 80e9 	bhi.w	800053c <__udivmoddi4+0x2b4>
 800036a:	4684      	mov	ip, r0
 800036c:	1ac9      	subs	r1, r1, r3
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1110 	mls	r1, lr, r0, r1
 8000378:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x10c>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x10a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80d9 	bhi.w	8000544 <__udivmoddi4+0x2bc>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e7bf      	b.n	800031e <__udivmoddi4+0x96>
 800039e:	428b      	cmp	r3, r1
 80003a0:	d909      	bls.n	80003b6 <__udivmoddi4+0x12e>
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	f000 80b1 	beq.w	800050a <__udivmoddi4+0x282>
 80003a8:	2600      	movs	r6, #0
 80003aa:	e9c5 0100 	strd	r0, r1, [r5]
 80003ae:	4630      	mov	r0, r6
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	fab3 f683 	clz	r6, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d14a      	bne.n	8000454 <__udivmoddi4+0x1cc>
 80003be:	428b      	cmp	r3, r1
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0x140>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 80b8 	bhi.w	8000538 <__udivmoddi4+0x2b0>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb61 0103 	sbc.w	r1, r1, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	468c      	mov	ip, r1
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0a8      	beq.n	8000328 <__udivmoddi4+0xa0>
 80003d6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003da:	e7a5      	b.n	8000328 <__udivmoddi4+0xa0>
 80003dc:	f1c2 0320 	rsb	r3, r2, #32
 80003e0:	fa20 f603 	lsr.w	r6, r0, r3
 80003e4:	4097      	lsls	r7, r2
 80003e6:	fa01 f002 	lsl.w	r0, r1, r2
 80003ea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ee:	40d9      	lsrs	r1, r3
 80003f0:	4330      	orrs	r0, r6
 80003f2:	0c03      	lsrs	r3, r0, #16
 80003f4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f108 	mul.w	r1, r6, r8
 8000408:	4299      	cmp	r1, r3
 800040a:	fa04 f402 	lsl.w	r4, r4, r2
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x19c>
 8000410:	18fb      	adds	r3, r7, r3
 8000412:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000416:	f080 808d 	bcs.w	8000534 <__udivmoddi4+0x2ac>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 808a 	bls.w	8000534 <__udivmoddi4+0x2ac>
 8000420:	3e02      	subs	r6, #2
 8000422:	443b      	add	r3, r7
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b281      	uxth	r1, r0
 8000428:	fbb3 f0fe 	udiv	r0, r3, lr
 800042c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000430:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000434:	fb00 f308 	mul.w	r3, r0, r8
 8000438:	428b      	cmp	r3, r1
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x1c4>
 800043c:	1879      	adds	r1, r7, r1
 800043e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000442:	d273      	bcs.n	800052c <__udivmoddi4+0x2a4>
 8000444:	428b      	cmp	r3, r1
 8000446:	d971      	bls.n	800052c <__udivmoddi4+0x2a4>
 8000448:	3802      	subs	r0, #2
 800044a:	4439      	add	r1, r7
 800044c:	1acb      	subs	r3, r1, r3
 800044e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000452:	e778      	b.n	8000346 <__udivmoddi4+0xbe>
 8000454:	f1c6 0c20 	rsb	ip, r6, #32
 8000458:	fa03 f406 	lsl.w	r4, r3, r6
 800045c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000460:	431c      	orrs	r4, r3
 8000462:	fa20 f70c 	lsr.w	r7, r0, ip
 8000466:	fa01 f306 	lsl.w	r3, r1, r6
 800046a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800046e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000472:	431f      	orrs	r7, r3
 8000474:	0c3b      	lsrs	r3, r7, #16
 8000476:	fbb1 f9fe 	udiv	r9, r1, lr
 800047a:	fa1f f884 	uxth.w	r8, r4
 800047e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000482:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000486:	fb09 fa08 	mul.w	sl, r9, r8
 800048a:	458a      	cmp	sl, r1
 800048c:	fa02 f206 	lsl.w	r2, r2, r6
 8000490:	fa00 f306 	lsl.w	r3, r0, r6
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x220>
 8000496:	1861      	adds	r1, r4, r1
 8000498:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800049c:	d248      	bcs.n	8000530 <__udivmoddi4+0x2a8>
 800049e:	458a      	cmp	sl, r1
 80004a0:	d946      	bls.n	8000530 <__udivmoddi4+0x2a8>
 80004a2:	f1a9 0902 	sub.w	r9, r9, #2
 80004a6:	4421      	add	r1, r4
 80004a8:	eba1 010a 	sub.w	r1, r1, sl
 80004ac:	b2bf      	uxth	r7, r7
 80004ae:	fbb1 f0fe 	udiv	r0, r1, lr
 80004b2:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004ba:	fb00 f808 	mul.w	r8, r0, r8
 80004be:	45b8      	cmp	r8, r7
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x24a>
 80004c2:	19e7      	adds	r7, r4, r7
 80004c4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004c8:	d22e      	bcs.n	8000528 <__udivmoddi4+0x2a0>
 80004ca:	45b8      	cmp	r8, r7
 80004cc:	d92c      	bls.n	8000528 <__udivmoddi4+0x2a0>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4427      	add	r7, r4
 80004d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004d6:	eba7 0708 	sub.w	r7, r7, r8
 80004da:	fba0 8902 	umull	r8, r9, r0, r2
 80004de:	454f      	cmp	r7, r9
 80004e0:	46c6      	mov	lr, r8
 80004e2:	4649      	mov	r1, r9
 80004e4:	d31a      	bcc.n	800051c <__udivmoddi4+0x294>
 80004e6:	d017      	beq.n	8000518 <__udivmoddi4+0x290>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x27a>
 80004ea:	ebb3 020e 	subs.w	r2, r3, lr
 80004ee:	eb67 0701 	sbc.w	r7, r7, r1
 80004f2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004f6:	40f2      	lsrs	r2, r6
 80004f8:	ea4c 0202 	orr.w	r2, ip, r2
 80004fc:	40f7      	lsrs	r7, r6
 80004fe:	e9c5 2700 	strd	r2, r7, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	462e      	mov	r6, r5
 800050c:	4628      	mov	r0, r5
 800050e:	e70b      	b.n	8000328 <__udivmoddi4+0xa0>
 8000510:	4606      	mov	r6, r0
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0x60>
 8000514:	4618      	mov	r0, r3
 8000516:	e6fd      	b.n	8000314 <__udivmoddi4+0x8c>
 8000518:	4543      	cmp	r3, r8
 800051a:	d2e5      	bcs.n	80004e8 <__udivmoddi4+0x260>
 800051c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000520:	eb69 0104 	sbc.w	r1, r9, r4
 8000524:	3801      	subs	r0, #1
 8000526:	e7df      	b.n	80004e8 <__udivmoddi4+0x260>
 8000528:	4608      	mov	r0, r1
 800052a:	e7d2      	b.n	80004d2 <__udivmoddi4+0x24a>
 800052c:	4660      	mov	r0, ip
 800052e:	e78d      	b.n	800044c <__udivmoddi4+0x1c4>
 8000530:	4681      	mov	r9, r0
 8000532:	e7b9      	b.n	80004a8 <__udivmoddi4+0x220>
 8000534:	4666      	mov	r6, ip
 8000536:	e775      	b.n	8000424 <__udivmoddi4+0x19c>
 8000538:	4630      	mov	r0, r6
 800053a:	e74a      	b.n	80003d2 <__udivmoddi4+0x14a>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	4439      	add	r1, r7
 8000542:	e713      	b.n	800036c <__udivmoddi4+0xe4>
 8000544:	3802      	subs	r0, #2
 8000546:	443c      	add	r4, r7
 8000548:	e724      	b.n	8000394 <__udivmoddi4+0x10c>
 800054a:	bf00      	nop

0800054c <__aeabi_idiv0>:
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000550:	b5b0      	push	{r4, r5, r7, lr}
 8000552:	b086      	sub	sp, #24
 8000554:	af00      	add	r7, sp, #0
	uint32_t *pClockControRegister = (uint32_t*)0x40023830;
 8000556:	4b3d      	ldr	r3, [pc, #244]	; (800064c <main+0xfc>)
 8000558:	60fb      	str	r3, [r7, #12]
	uint32_t *pPortDModeTypeRegister = (uint32_t*)0x40020C00;
 800055a:	4b3d      	ldr	r3, [pc, #244]	; (8000650 <main+0x100>)
 800055c:	60bb      	str	r3, [r7, #8]
	uint32_t *pPortDOudRegister = (uint32_t*)0x40020C14;
 800055e:	4b3d      	ldr	r3, [pc, #244]	; (8000654 <main+0x104>)
 8000560:	607b      	str	r3, [r7, #4]

	// Enable the clock for GPIOD peripheral in the AHB1ENR (Set the 3rd bit position)
	*pClockControRegister |= (1 << 3);
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f043 0208 	orr.w	r2, r3, #8
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	601a      	str	r2, [r3, #0]


	// Configure the mode to output.
	// Clear the 24th and 25th bit positions.
	*pPortDModeTypeRegister &= ~(3 << 24);
 800056e:	68bb      	ldr	r3, [r7, #8]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8000576:	68bb      	ldr	r3, [r7, #8]
 8000578:	601a      	str	r2, [r3, #0]

	// Set the 24th bit to 1
	*pPortDModeTypeRegister |= (1 << 24);
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	601a      	str	r2, [r3, #0]

	*pPortDModeTypeRegister |= (1 << 26);
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800058e:	68bb      	ldr	r3, [r7, #8]
 8000590:	601a      	str	r2, [r3, #0]
	*pPortDModeTypeRegister |= (1 << 28);
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	601a      	str	r2, [r3, #0]
	*pPortDModeTypeRegister |= (1 << 30);
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	601a      	str	r2, [r3, #0]


	// Set the 12th bit of the output data register to make I/O pin 12 high.
	*pPortDOudRegister |= (1 << 12);
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	601a      	str	r2, [r3, #0]
	*pPortDOudRegister |= (1 << 13);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	601a      	str	r2, [r3, #0]
	*pPortDOudRegister |= (1 << 14);
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	601a      	str	r2, [r3, #0]
	*pPortDOudRegister |= (1 << 15);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	601a      	str	r2, [r3, #0]


    /* Loop forever */
	for(long long i = 0; i > -1; ++i)
 80005da:	f04f 0200 	mov.w	r2, #0
 80005de:	f04f 0300 	mov.w	r3, #0
 80005e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80005e6:	e026      	b.n	8000636 <main+0xe6>
	{
		// Add a very basic software LED toggle.
	   if ((i % 10000) == 0)
 80005e8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80005ec:	f242 7210 	movw	r2, #10000	; 0x2710
 80005f0:	f04f 0300 	mov.w	r3, #0
 80005f4:	f7ff fdf8 	bl	80001e8 <__aeabi_ldivmod>
 80005f8:	4313      	orrs	r3, r2
 80005fa:	d105      	bne.n	8000608 <main+0xb8>
	     *pPortDOudRegister ^= 0x1000;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f483 5280 	eor.w	r2, r3, #4096	; 0x1000
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	601a      	str	r2, [r3, #0]

	   if (i == LLONG_MAX)
 8000608:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800060c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000610:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000614:	428b      	cmp	r3, r1
 8000616:	bf08      	it	eq
 8000618:	4282      	cmpeq	r2, r0
 800061a:	d105      	bne.n	8000628 <main+0xd8>
		   i = 0;
 800061c:	f04f 0200 	mov.w	r2, #0
 8000620:	f04f 0300 	mov.w	r3, #0
 8000624:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for(long long i = 0; i > -1; ++i)
 8000628:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800062c:	1c54      	adds	r4, r2, #1
 800062e:	f143 0500 	adc.w	r5, r3, #0
 8000632:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8000636:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800063a:	2a00      	cmp	r2, #0
 800063c:	f173 0300 	sbcs.w	r3, r3, #0
 8000640:	dad2      	bge.n	80005e8 <main+0x98>
 8000642:	2300      	movs	r3, #0
	}
}
 8000644:	4618      	mov	r0, r3
 8000646:	3718      	adds	r7, #24
 8000648:	46bd      	mov	sp, r7
 800064a:	bdb0      	pop	{r4, r5, r7, pc}
 800064c:	40023830 	.word	0x40023830
 8000650:	40020c00 	.word	0x40020c00
 8000654:	40020c14 	.word	0x40020c14

08000658 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000658:	480d      	ldr	r0, [pc, #52]	; (8000690 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800065a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800065c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000660:	480c      	ldr	r0, [pc, #48]	; (8000694 <LoopForever+0x6>)
  ldr r1, =_edata
 8000662:	490d      	ldr	r1, [pc, #52]	; (8000698 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000664:	4a0d      	ldr	r2, [pc, #52]	; (800069c <LoopForever+0xe>)
  movs r3, #0
 8000666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000668:	e002      	b.n	8000670 <LoopCopyDataInit>

0800066a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800066a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800066c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800066e:	3304      	adds	r3, #4

08000670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000674:	d3f9      	bcc.n	800066a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000676:	4a0a      	ldr	r2, [pc, #40]	; (80006a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000678:	4c0a      	ldr	r4, [pc, #40]	; (80006a4 <LoopForever+0x16>)
  movs r3, #0
 800067a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800067c:	e001      	b.n	8000682 <LoopFillZerobss>

0800067e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800067e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000680:	3204      	adds	r2, #4

08000682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000684:	d3fb      	bcc.n	800067e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000686:	f000 f811 	bl	80006ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800068a:	f7ff ff61 	bl	8000550 <main>

0800068e <LoopForever>:

LoopForever:
    b LoopForever
 800068e:	e7fe      	b.n	800068e <LoopForever>
  ldr   r0, =_estack
 8000690:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000698:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800069c:	0800071c 	.word	0x0800071c
  ldr r2, =_sbss
 80006a0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80006a4:	2000001c 	.word	0x2000001c

080006a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a8:	e7fe      	b.n	80006a8 <ADC_IRQHandler>
	...

080006ac <__libc_init_array>:
 80006ac:	b570      	push	{r4, r5, r6, lr}
 80006ae:	4d0d      	ldr	r5, [pc, #52]	; (80006e4 <__libc_init_array+0x38>)
 80006b0:	4c0d      	ldr	r4, [pc, #52]	; (80006e8 <__libc_init_array+0x3c>)
 80006b2:	1b64      	subs	r4, r4, r5
 80006b4:	10a4      	asrs	r4, r4, #2
 80006b6:	2600      	movs	r6, #0
 80006b8:	42a6      	cmp	r6, r4
 80006ba:	d109      	bne.n	80006d0 <__libc_init_array+0x24>
 80006bc:	4d0b      	ldr	r5, [pc, #44]	; (80006ec <__libc_init_array+0x40>)
 80006be:	4c0c      	ldr	r4, [pc, #48]	; (80006f0 <__libc_init_array+0x44>)
 80006c0:	f000 f818 	bl	80006f4 <_init>
 80006c4:	1b64      	subs	r4, r4, r5
 80006c6:	10a4      	asrs	r4, r4, #2
 80006c8:	2600      	movs	r6, #0
 80006ca:	42a6      	cmp	r6, r4
 80006cc:	d105      	bne.n	80006da <__libc_init_array+0x2e>
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80006d4:	4798      	blx	r3
 80006d6:	3601      	adds	r6, #1
 80006d8:	e7ee      	b.n	80006b8 <__libc_init_array+0xc>
 80006da:	f855 3b04 	ldr.w	r3, [r5], #4
 80006de:	4798      	blx	r3
 80006e0:	3601      	adds	r6, #1
 80006e2:	e7f2      	b.n	80006ca <__libc_init_array+0x1e>
 80006e4:	08000714 	.word	0x08000714
 80006e8:	08000714 	.word	0x08000714
 80006ec:	08000714 	.word	0x08000714
 80006f0:	08000718 	.word	0x08000718

080006f4 <_init>:
 80006f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006f6:	bf00      	nop
 80006f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006fa:	bc08      	pop	{r3}
 80006fc:	469e      	mov	lr, r3
 80006fe:	4770      	bx	lr

08000700 <_fini>:
 8000700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000702:	bf00      	nop
 8000704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000706:	bc08      	pop	{r3}
 8000708:	469e      	mov	lr, r3
 800070a:	4770      	bx	lr
