<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_type.h source code [dpdk_1805/kernel/linux/kni/ethtool/ixgbe/ixgbe_type.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ixgbe_addr_filter_info,ixgbe_adv_rx_desc,ixgbe_adv_tx_context_desc,ixgbe_adv_tx_desc,ixgbe_atr_flow_type,ixgbe_atr_hash_dword,ixgbe_atr_input,ixgbe_bus_info,ixgbe_bus_speed,ixgbe_bus_type,ixgbe_bus_width,ixgbe_eeprom_info,ixgbe_eeprom_operations,ixgbe_eeprom_type,ixgbe_fc_info,ixgbe_fc_mode,ixgbe_fcoe_boot_status,ixgbe_fdir_pballoc_type,ixgbe_hic_drv_info,ixgbe_hic_hdr,ixgbe_hw,ixgbe_hw_stats,ixgbe_legacy_rx_desc,ixgbe_legacy_tx_desc,ixgbe_mac_info,ixgbe_mac_operations,ixgbe_mac_type,ixgbe_mbx_info,ixgbe_mbx_operations,ixgbe_mbx_stats,ixgbe_media_type,ixgbe_phy_info,ixgbe_phy_operations,ixgbe_phy_type,ixgbe_sfp_type,ixgbe_smart_speed,ixgbe_thermal_diode_data,ixgbe_thermal_sensor_data "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/kernel/linux/kni/ethtool/ixgbe/ixgbe_type.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>dpdk_1805</a>/<a href='../../../..'>kernel</a>/<a href='../../..'>linux</a>/<a href='../..'>kni</a>/<a href='..'>ethtool</a>/<a href='./'>ixgbe</a>/<a href='ixgbe_type.h.html'>ixgbe_type.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>  Intel 10 Gigabit PCI Express Linux driver</i></td></tr>
<tr><th id="5">5</th><td><i>  Copyright(c) 1999 - 2012 Intel Corporation.</i></td></tr>
<tr><th id="6">6</th><td><i></i></td></tr>
<tr><th id="7">7</th><td><i>  Contact Information:</i></td></tr>
<tr><th id="8">8</th><td><i>  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="9">9</th><td><i>  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="10">10</th><td><i></i></td></tr>
<tr><th id="11">11</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/_IXGBE_TYPE_H_">_IXGBE_TYPE_H_</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/_IXGBE_TYPE_H_" data-ref="_M/_IXGBE_TYPE_H_">_IXGBE_TYPE_H_</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ixgbe_osdep.h.html">"ixgbe_osdep.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>/* Vendor ID */</i></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/IXGBE_INTEL_VENDOR_ID" data-ref="_M/IXGBE_INTEL_VENDOR_ID">IXGBE_INTEL_VENDOR_ID</dfn>			0x8086</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/* Device IDs */</i></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598" data-ref="_M/IXGBE_DEV_ID_82598">IXGBE_DEV_ID_82598</dfn>			0x10B6</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598_BX" data-ref="_M/IXGBE_DEV_ID_82598_BX">IXGBE_DEV_ID_82598_BX</dfn>			0x1508</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598AF_DUAL_PORT" data-ref="_M/IXGBE_DEV_ID_82598AF_DUAL_PORT">IXGBE_DEV_ID_82598AF_DUAL_PORT</dfn>		0x10C6</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598AF_SINGLE_PORT" data-ref="_M/IXGBE_DEV_ID_82598AF_SINGLE_PORT">IXGBE_DEV_ID_82598AF_SINGLE_PORT</dfn>	0x10C7</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598AT" data-ref="_M/IXGBE_DEV_ID_82598AT">IXGBE_DEV_ID_82598AT</dfn>			0x10C8</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598AT2" data-ref="_M/IXGBE_DEV_ID_82598AT2">IXGBE_DEV_ID_82598AT2</dfn>			0x150B</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598EB_SFP_LOM" data-ref="_M/IXGBE_DEV_ID_82598EB_SFP_LOM">IXGBE_DEV_ID_82598EB_SFP_LOM</dfn>		0x10DB</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598EB_CX4" data-ref="_M/IXGBE_DEV_ID_82598EB_CX4">IXGBE_DEV_ID_82598EB_CX4</dfn>		0x10DD</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598_CX4_DUAL_PORT" data-ref="_M/IXGBE_DEV_ID_82598_CX4_DUAL_PORT">IXGBE_DEV_ID_82598_CX4_DUAL_PORT</dfn>	0x10EC</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598_DA_DUAL_PORT" data-ref="_M/IXGBE_DEV_ID_82598_DA_DUAL_PORT">IXGBE_DEV_ID_82598_DA_DUAL_PORT</dfn>		0x10F1</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM" data-ref="_M/IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM">IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM</dfn>	0x10E1</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82598EB_XF_LR" data-ref="_M/IXGBE_DEV_ID_82598EB_XF_LR">IXGBE_DEV_ID_82598EB_XF_LR</dfn>		0x10F4</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_KX4" data-ref="_M/IXGBE_DEV_ID_82599_KX4">IXGBE_DEV_ID_82599_KX4</dfn>			0x10F7</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_KX4_MEZZ" data-ref="_M/IXGBE_DEV_ID_82599_KX4_MEZZ">IXGBE_DEV_ID_82599_KX4_MEZZ</dfn>		0x1514</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_KR" data-ref="_M/IXGBE_DEV_ID_82599_KR">IXGBE_DEV_ID_82599_KR</dfn>			0x1517</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_COMBO_BACKPLANE" data-ref="_M/IXGBE_DEV_ID_82599_COMBO_BACKPLANE">IXGBE_DEV_ID_82599_COMBO_BACKPLANE</dfn>	0x10F8</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ" data-ref="_M/IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ">IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ</dfn>	0x000C</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_CX4" data-ref="_M/IXGBE_DEV_ID_82599_CX4">IXGBE_DEV_ID_82599_CX4</dfn>			0x10F9</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_SFP" data-ref="_M/IXGBE_DEV_ID_82599_SFP">IXGBE_DEV_ID_82599_SFP</dfn>			0x10FB</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SUBDEV_ID_82599_SFP" data-ref="_M/IXGBE_SUBDEV_ID_82599_SFP">IXGBE_SUBDEV_ID_82599_SFP</dfn>		0x11A9</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SUBDEV_ID_82599_560FLR" data-ref="_M/IXGBE_SUBDEV_ID_82599_560FLR">IXGBE_SUBDEV_ID_82599_560FLR</dfn>		0x17D0</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_BACKPLANE_FCOE" data-ref="_M/IXGBE_DEV_ID_82599_BACKPLANE_FCOE">IXGBE_DEV_ID_82599_BACKPLANE_FCOE</dfn>	0x152A</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_SFP_FCOE" data-ref="_M/IXGBE_DEV_ID_82599_SFP_FCOE">IXGBE_DEV_ID_82599_SFP_FCOE</dfn>		0x1529</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_SFP_EM" data-ref="_M/IXGBE_DEV_ID_82599_SFP_EM">IXGBE_DEV_ID_82599_SFP_EM</dfn>		0x1507</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_SFP_SF2" data-ref="_M/IXGBE_DEV_ID_82599_SFP_SF2">IXGBE_DEV_ID_82599_SFP_SF2</dfn>		0x154D</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_QSFP_SF_QP" data-ref="_M/IXGBE_DEV_ID_82599_QSFP_SF_QP">IXGBE_DEV_ID_82599_QSFP_SF_QP</dfn>		0x1558</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599EN_SFP" data-ref="_M/IXGBE_DEV_ID_82599EN_SFP">IXGBE_DEV_ID_82599EN_SFP</dfn>		0x1557</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_XAUI_LOM" data-ref="_M/IXGBE_DEV_ID_82599_XAUI_LOM">IXGBE_DEV_ID_82599_XAUI_LOM</dfn>		0x10FC</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_T3_LOM" data-ref="_M/IXGBE_DEV_ID_82599_T3_LOM">IXGBE_DEV_ID_82599_T3_LOM</dfn>		0x151C</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_82599_LS" data-ref="_M/IXGBE_DEV_ID_82599_LS">IXGBE_DEV_ID_82599_LS</dfn>			0x154F</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEV_ID_X540T" data-ref="_M/IXGBE_DEV_ID_X540T">IXGBE_DEV_ID_X540T</dfn>			0x1528</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* General Registers */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL" data-ref="_M/IXGBE_CTRL">IXGBE_CTRL</dfn>		0x00000</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS" data-ref="_M/IXGBE_STATUS">IXGBE_STATUS</dfn>		0x00008</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_EXT" data-ref="_M/IXGBE_CTRL_EXT">IXGBE_CTRL_EXT</dfn>		0x00018</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP" data-ref="_M/IXGBE_ESDP">IXGBE_ESDP</dfn>		0x00020</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EODSDP" data-ref="_M/IXGBE_EODSDP">IXGBE_EODSDP</dfn>		0x00028</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2CCTL" data-ref="_M/IXGBE_I2CCTL">IXGBE_I2CCTL</dfn>		0x00028</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_GPIO" data-ref="_M/IXGBE_PHY_GPIO">IXGBE_PHY_GPIO</dfn>		0x00028</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAC_GPIO" data-ref="_M/IXGBE_MAC_GPIO">IXGBE_MAC_GPIO</dfn>		0x00030</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYINT_STATUS0" data-ref="_M/IXGBE_PHYINT_STATUS0">IXGBE_PHYINT_STATUS0</dfn>	0x00100</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYINT_STATUS1" data-ref="_M/IXGBE_PHYINT_STATUS1">IXGBE_PHYINT_STATUS1</dfn>	0x00104</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYINT_STATUS2" data-ref="_M/IXGBE_PHYINT_STATUS2">IXGBE_PHYINT_STATUS2</dfn>	0x00108</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LEDCTL" data-ref="_M/IXGBE_LEDCTL">IXGBE_LEDCTL</dfn>		0x00200</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FRTIMER" data-ref="_M/IXGBE_FRTIMER">IXGBE_FRTIMER</dfn>		0x00048</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TCPTIMER" data-ref="_M/IXGBE_TCPTIMER">IXGBE_TCPTIMER</dfn>		0x0004C</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CORESPARE" data-ref="_M/IXGBE_CORESPARE">IXGBE_CORESPARE</dfn>		0x00600</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EXVET" data-ref="_M/IXGBE_EXVET">IXGBE_EXVET</dfn>		0x05078</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* NVM Registers */</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC" data-ref="_M/IXGBE_EEC">IXGBE_EEC</dfn>	0x10010</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EERD" data-ref="_M/IXGBE_EERD">IXGBE_EERD</dfn>	0x10014</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEWR" data-ref="_M/IXGBE_EEWR">IXGBE_EEWR</dfn>	0x10018</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLA" data-ref="_M/IXGBE_FLA">IXGBE_FLA</dfn>	0x1001C</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEMNGCTL" data-ref="_M/IXGBE_EEMNGCTL">IXGBE_EEMNGCTL</dfn>	0x10110</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEMNGDATA" data-ref="_M/IXGBE_EEMNGDATA">IXGBE_EEMNGDATA</dfn>	0x10114</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLMNGCTL" data-ref="_M/IXGBE_FLMNGCTL">IXGBE_FLMNGCTL</dfn>	0x10118</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLMNGDATA" data-ref="_M/IXGBE_FLMNGDATA">IXGBE_FLMNGDATA</dfn>	0x1011C</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLMNGCNT" data-ref="_M/IXGBE_FLMNGCNT">IXGBE_FLMNGCNT</dfn>	0x10120</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLOP" data-ref="_M/IXGBE_FLOP">IXGBE_FLOP</dfn>	0x1013C</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GRC" data-ref="_M/IXGBE_GRC">IXGBE_GRC</dfn>	0x10200</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRAMREL" data-ref="_M/IXGBE_SRAMREL">IXGBE_SRAMREL</dfn>	0x10210</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYDBG" data-ref="_M/IXGBE_PHYDBG">IXGBE_PHYDBG</dfn>	0x10218</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* General Receive Control */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GRC_MNG" data-ref="_M/IXGBE_GRC_MNG">IXGBE_GRC_MNG</dfn>	0x00000001 /* Manageability Enable */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GRC_APME" data-ref="_M/IXGBE_GRC_APME">IXGBE_GRC_APME</dfn>	0x00000002 /* APM enabled in EEPROM */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VPDDIAG0" data-ref="_M/IXGBE_VPDDIAG0">IXGBE_VPDDIAG0</dfn>	0x10204</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VPDDIAG1" data-ref="_M/IXGBE_VPDDIAG1">IXGBE_VPDDIAG1</dfn>	0x10208</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* I2CCTL Bit Masks */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2C_CLK_IN" data-ref="_M/IXGBE_I2C_CLK_IN">IXGBE_I2C_CLK_IN</dfn>	0x00000001</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2C_CLK_OUT" data-ref="_M/IXGBE_I2C_CLK_OUT">IXGBE_I2C_CLK_OUT</dfn>	0x00000002</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2C_DATA_IN" data-ref="_M/IXGBE_I2C_DATA_IN">IXGBE_I2C_DATA_IN</dfn>	0x00000004</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2C_DATA_OUT" data-ref="_M/IXGBE_I2C_DATA_OUT">IXGBE_I2C_DATA_OUT</dfn>	0x00000008</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT" data-ref="_M/IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT">IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT</dfn>	500</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IXGBE_I2C_THERMAL_SENSOR_ADDR" data-ref="_M/IXGBE_I2C_THERMAL_SENSOR_ADDR">IXGBE_I2C_THERMAL_SENSOR_ADDR</dfn>	0xF8</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EMC_INTERNAL_DATA" data-ref="_M/IXGBE_EMC_INTERNAL_DATA">IXGBE_EMC_INTERNAL_DATA</dfn>		0x00</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EMC_INTERNAL_THERM_LIMIT" data-ref="_M/IXGBE_EMC_INTERNAL_THERM_LIMIT">IXGBE_EMC_INTERNAL_THERM_LIMIT</dfn>	0x20</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EMC_DIODE1_DATA" data-ref="_M/IXGBE_EMC_DIODE1_DATA">IXGBE_EMC_DIODE1_DATA</dfn>		0x01</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EMC_DIODE1_THERM_LIMIT" data-ref="_M/IXGBE_EMC_DIODE1_THERM_LIMIT">IXGBE_EMC_DIODE1_THERM_LIMIT</dfn>	0x19</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EMC_DIODE2_DATA" data-ref="_M/IXGBE_EMC_DIODE2_DATA">IXGBE_EMC_DIODE2_DATA</dfn>		0x23</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EMC_DIODE2_THERM_LIMIT" data-ref="_M/IXGBE_EMC_DIODE2_THERM_LIMIT">IXGBE_EMC_DIODE2_THERM_LIMIT</dfn>	0x1A</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_SENSORS" data-ref="_M/IXGBE_MAX_SENSORS">IXGBE_MAX_SENSORS</dfn>		3</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><b>struct</b> <dfn class="type def" id="ixgbe_thermal_diode_data" title='ixgbe_thermal_diode_data' data-ref="ixgbe_thermal_diode_data">ixgbe_thermal_diode_data</dfn> {</td></tr>
<tr><th id="113">113</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_thermal_diode_data::location" title='ixgbe_thermal_diode_data::location' data-ref="ixgbe_thermal_diode_data::location">location</dfn>;</td></tr>
<tr><th id="114">114</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_thermal_diode_data::temp" title='ixgbe_thermal_diode_data::temp' data-ref="ixgbe_thermal_diode_data::temp">temp</dfn>;</td></tr>
<tr><th id="115">115</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_thermal_diode_data::caution_thresh" title='ixgbe_thermal_diode_data::caution_thresh' data-ref="ixgbe_thermal_diode_data::caution_thresh">caution_thresh</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_thermal_diode_data::max_op_thresh" title='ixgbe_thermal_diode_data::max_op_thresh' data-ref="ixgbe_thermal_diode_data::max_op_thresh">max_op_thresh</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>struct</b> <dfn class="type def" id="ixgbe_thermal_sensor_data" title='ixgbe_thermal_sensor_data' data-ref="ixgbe_thermal_sensor_data">ixgbe_thermal_sensor_data</dfn> {</td></tr>
<tr><th id="120">120</th><td>	<b>struct</b> <a class="type" href="#ixgbe_thermal_diode_data" title='ixgbe_thermal_diode_data' data-ref="ixgbe_thermal_diode_data">ixgbe_thermal_diode_data</a> <dfn class="decl field" id="ixgbe_thermal_sensor_data::sensor" title='ixgbe_thermal_sensor_data::sensor' data-ref="ixgbe_thermal_sensor_data::sensor">sensor</dfn>[<a class="macro" href="#110" title="3" data-ref="_M/IXGBE_MAX_SENSORS">IXGBE_MAX_SENSORS</a>];</td></tr>
<tr><th id="121">121</th><td>};</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* Interrupt Registers */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR" data-ref="_M/IXGBE_EICR">IXGBE_EICR</dfn>		0x00800</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS" data-ref="_M/IXGBE_EICS">IXGBE_EICS</dfn>		0x00808</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS" data-ref="_M/IXGBE_EIMS">IXGBE_EIMS</dfn>		0x00880</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC" data-ref="_M/IXGBE_EIMC">IXGBE_EIMC</dfn>		0x00888</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIAC" data-ref="_M/IXGBE_EIAC">IXGBE_EIAC</dfn>		0x00810</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIAM" data-ref="_M/IXGBE_EIAM">IXGBE_EIAM</dfn>		0x00890</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_EX" data-ref="_M/IXGBE_EICS_EX">IXGBE_EICS_EX</dfn>(_i)	(0x00A90 + (_i) * 4)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_EX" data-ref="_M/IXGBE_EIMS_EX">IXGBE_EIMS_EX</dfn>(_i)	(0x00AA0 + (_i) * 4)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_EX" data-ref="_M/IXGBE_EIMC_EX">IXGBE_EIMC_EX</dfn>(_i)	(0x00AB0 + (_i) * 4)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIAM_EX" data-ref="_M/IXGBE_EIAM_EX">IXGBE_EIAM_EX</dfn>(_i)	(0x00AD0 + (_i) * 4)</u></td></tr>
<tr><th id="134">134</th><td><i>/* 82599 EITR is only 12 bits, with the lower 3 always zero */</i></td></tr>
<tr><th id="135">135</th><td><i>/*</i></td></tr>
<tr><th id="136">136</th><td><i> * 82598 EITR is 16 bits but set the limits based on the max</i></td></tr>
<tr><th id="137">137</th><td><i> * supported by all ixgbe hardware</i></td></tr>
<tr><th id="138">138</th><td><i> */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_INT_RATE" data-ref="_M/IXGBE_MAX_INT_RATE">IXGBE_MAX_INT_RATE</dfn>	488281</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MIN_INT_RATE" data-ref="_M/IXGBE_MIN_INT_RATE">IXGBE_MIN_INT_RATE</dfn>	956</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_EITR" data-ref="_M/IXGBE_MAX_EITR">IXGBE_MAX_EITR</dfn>		0x00000FF8</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MIN_EITR" data-ref="_M/IXGBE_MIN_EITR">IXGBE_MIN_EITR</dfn>		8</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EITR" data-ref="_M/IXGBE_EITR">IXGBE_EITR</dfn>(_i)		(((_i) &lt;= 23) ? (0x00820 + ((_i) * 4)) : \</u></td></tr>
<tr><th id="144">144</th><td><u>				 (0x012300 + (((_i) - 24) * 4)))</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EITR_ITR_INT_MASK" data-ref="_M/IXGBE_EITR_ITR_INT_MASK">IXGBE_EITR_ITR_INT_MASK</dfn>	0x00000FF8</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EITR_LLI_MOD" data-ref="_M/IXGBE_EITR_LLI_MOD">IXGBE_EITR_LLI_MOD</dfn>	0x00008000</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EITR_CNT_WDIS" data-ref="_M/IXGBE_EITR_CNT_WDIS">IXGBE_EITR_CNT_WDIS</dfn>	0x80000000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR" data-ref="_M/IXGBE_IVAR">IXGBE_IVAR</dfn>(_i)		(0x00900 + ((_i) * 4)) /* 24 at 0x900-0x960 */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_MISC" data-ref="_M/IXGBE_IVAR_MISC">IXGBE_IVAR_MISC</dfn>		0x00A00 /* misc MSI-X interrupt causes */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EITRSEL" data-ref="_M/IXGBE_EITRSEL">IXGBE_EITRSEL</dfn>		0x00894</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSIXT" data-ref="_M/IXGBE_MSIXT">IXGBE_MSIXT</dfn>		0x00000 /* MSI-X Table. 0x0000 - 0x01C */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSIXPBA" data-ref="_M/IXGBE_MSIXPBA">IXGBE_MSIXPBA</dfn>		0x02000 /* MSI-X Pending bit array */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBACL" data-ref="_M/IXGBE_PBACL">IXGBE_PBACL</dfn>(_i)	(((_i) == 0) ? (0x11068) : (0x110C0 + ((_i) * 4)))</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE" data-ref="_M/IXGBE_GPIE">IXGBE_GPIE</dfn>		0x00898</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/* Flow Control Registers */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCADBUL" data-ref="_M/IXGBE_FCADBUL">IXGBE_FCADBUL</dfn>		0x03210</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCADBUH" data-ref="_M/IXGBE_FCADBUH">IXGBE_FCADBUH</dfn>		0x03214</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCAMACL" data-ref="_M/IXGBE_FCAMACL">IXGBE_FCAMACL</dfn>		0x04328</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCAMACH" data-ref="_M/IXGBE_FCAMACH">IXGBE_FCAMACH</dfn>		0x0432C</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTH_82599" data-ref="_M/IXGBE_FCRTH_82599">IXGBE_FCRTH_82599</dfn>(_i)	(0x03260 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTL_82599" data-ref="_M/IXGBE_FCRTL_82599">IXGBE_FCRTL_82599</dfn>(_i)	(0x03220 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFCTOP" data-ref="_M/IXGBE_PFCTOP">IXGBE_PFCTOP</dfn>		0x03008</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTTV" data-ref="_M/IXGBE_FCTTV">IXGBE_FCTTV</dfn>(_i)		(0x03200 + ((_i) * 4)) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTL" data-ref="_M/IXGBE_FCRTL">IXGBE_FCRTL</dfn>(_i)		(0x03220 + ((_i) * 8)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTH" data-ref="_M/IXGBE_FCRTH">IXGBE_FCRTH</dfn>(_i)		(0x03260 + ((_i) * 8)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTV" data-ref="_M/IXGBE_FCRTV">IXGBE_FCRTV</dfn>		0x032A0</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCCFG" data-ref="_M/IXGBE_FCCFG">IXGBE_FCCFG</dfn>		0x03D00</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS" data-ref="_M/IXGBE_TFCS">IXGBE_TFCS</dfn>		0x0CE00</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/* Receive DMA Registers */</i></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDBAL" data-ref="_M/IXGBE_RDBAL">IXGBE_RDBAL</dfn>(_i)	(((_i) &lt; 64) ? (0x01000 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="173">173</th><td><u>			 (0x0D000 + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDBAH" data-ref="_M/IXGBE_RDBAH">IXGBE_RDBAH</dfn>(_i)	(((_i) &lt; 64) ? (0x01004 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="175">175</th><td><u>			 (0x0D004 + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDLEN" data-ref="_M/IXGBE_RDLEN">IXGBE_RDLEN</dfn>(_i)	(((_i) &lt; 64) ? (0x01008 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="177">177</th><td><u>			 (0x0D008 + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDH" data-ref="_M/IXGBE_RDH">IXGBE_RDH</dfn>(_i)	(((_i) &lt; 64) ? (0x01010 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="179">179</th><td><u>			 (0x0D010 + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDT" data-ref="_M/IXGBE_RDT">IXGBE_RDT</dfn>(_i)	(((_i) &lt; 64) ? (0x01018 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="181">181</th><td><u>			 (0x0D018 + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL" data-ref="_M/IXGBE_RXDCTL">IXGBE_RXDCTL</dfn>(_i)	(((_i) &lt; 64) ? (0x01028 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="183">183</th><td><u>				 (0x0D028 + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCCTL" data-ref="_M/IXGBE_RSCCTL">IXGBE_RSCCTL</dfn>(_i)	(((_i) &lt; 64) ? (0x0102C + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="185">185</th><td><u>				 (0x0D02C + (((_i) - 64) * 0x40)))</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCDBU" data-ref="_M/IXGBE_RSCDBU">IXGBE_RSCDBU</dfn>	0x03028</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDDCC" data-ref="_M/IXGBE_RDDCC">IXGBE_RDDCC</dfn>	0x02F20</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMEMWRAP" data-ref="_M/IXGBE_RXMEMWRAP">IXGBE_RXMEMWRAP</dfn>	0x03190</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STARCTRL" data-ref="_M/IXGBE_STARCTRL">IXGBE_STARCTRL</dfn>	0x03024</u></td></tr>
<tr><th id="190">190</th><td><i>/*</i></td></tr>
<tr><th id="191">191</th><td><i> * Split and Replication Receive Control Registers</i></td></tr>
<tr><th id="192">192</th><td><i> * 00-15 : 0x02100 + n*4</i></td></tr>
<tr><th id="193">193</th><td><i> * 16-64 : 0x01014 + n*0x40</i></td></tr>
<tr><th id="194">194</th><td><i> * 64-127: 0x0D014 + (n-64)*0x40</i></td></tr>
<tr><th id="195">195</th><td><i> */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL" data-ref="_M/IXGBE_SRRCTL">IXGBE_SRRCTL</dfn>(_i)	(((_i) &lt;= 15) ? (0x02100 + ((_i) * 4)) : \</u></td></tr>
<tr><th id="197">197</th><td><u>				 (((_i) &lt; 64) ? (0x01014 + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="198">198</th><td><u>				 (0x0D014 + (((_i) - 64) * 0x40))))</u></td></tr>
<tr><th id="199">199</th><td><i>/*</i></td></tr>
<tr><th id="200">200</th><td><i> * Rx DCA Control Register:</i></td></tr>
<tr><th id="201">201</th><td><i> * 00-15 : 0x02200 + n*4</i></td></tr>
<tr><th id="202">202</th><td><i> * 16-64 : 0x0100C + n*0x40</i></td></tr>
<tr><th id="203">203</th><td><i> * 64-127: 0x0D00C + (n-64)*0x40</i></td></tr>
<tr><th id="204">204</th><td><i> */</i></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL" data-ref="_M/IXGBE_DCA_RXCTRL">IXGBE_DCA_RXCTRL</dfn>(_i)	(((_i) &lt;= 15) ? (0x02200 + ((_i) * 4)) : \</u></td></tr>
<tr><th id="206">206</th><td><u>				 (((_i) &lt; 64) ? (0x0100C + ((_i) * 0x40)) : \</u></td></tr>
<tr><th id="207">207</th><td><u>				 (0x0D00C + (((_i) - 64) * 0x40))))</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL" data-ref="_M/IXGBE_RDRXCTL">IXGBE_RDRXCTL</dfn>		0x02F00</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_RSC_PUSH" data-ref="_M/IXGBE_RDRXCTL_RSC_PUSH">IXGBE_RDRXCTL_RSC_PUSH</dfn>	0x80</u></td></tr>
<tr><th id="210">210</th><td><i>/* 8 of these 0x03C00 - 0x03C1C */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE" data-ref="_M/IXGBE_RXPBSIZE">IXGBE_RXPBSIZE</dfn>(_i)	(0x03C00 + ((_i) * 4))</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCTRL" data-ref="_M/IXGBE_RXCTRL">IXGBE_RXCTRL</dfn>		0x03000</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DROPEN" data-ref="_M/IXGBE_DROPEN">IXGBE_DROPEN</dfn>		0x03D04</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE_SHIFT" data-ref="_M/IXGBE_RXPBSIZE_SHIFT">IXGBE_RXPBSIZE_SHIFT</dfn>	10</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/* Receive Registers */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCSUM" data-ref="_M/IXGBE_RXCSUM">IXGBE_RXCSUM</dfn>		0x05000</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL" data-ref="_M/IXGBE_RFCTL">IXGBE_RFCTL</dfn>		0x05008</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DRECCCTL" data-ref="_M/IXGBE_DRECCCTL">IXGBE_DRECCCTL</dfn>		0x02F08</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DRECCCTL_DISABLE" data-ref="_M/IXGBE_DRECCCTL_DISABLE">IXGBE_DRECCCTL_DISABLE</dfn>	0</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DRECCCTL2" data-ref="_M/IXGBE_DRECCCTL2">IXGBE_DRECCCTL2</dfn>		0x02F8C</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Multicast Table Array - 128 entries */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTA" data-ref="_M/IXGBE_MTA">IXGBE_MTA</dfn>(_i)		(0x05200 + ((_i) * 4))</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RAL" data-ref="_M/IXGBE_RAL">IXGBE_RAL</dfn>(_i)		(((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="226">226</th><td><u>				 (0x0A200 + ((_i) * 8)))</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RAH" data-ref="_M/IXGBE_RAH">IXGBE_RAH</dfn>(_i)		(((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</u></td></tr>
<tr><th id="228">228</th><td><u>				 (0x0A204 + ((_i) * 8)))</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MPSAR_LO" data-ref="_M/IXGBE_MPSAR_LO">IXGBE_MPSAR_LO</dfn>(_i)	(0x0A600 + ((_i) * 8))</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MPSAR_HI" data-ref="_M/IXGBE_MPSAR_HI">IXGBE_MPSAR_HI</dfn>(_i)	(0x0A604 + ((_i) * 8))</u></td></tr>
<tr><th id="231">231</th><td><i>/* Packet split receive type */</i></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE" data-ref="_M/IXGBE_PSRTYPE">IXGBE_PSRTYPE</dfn>(_i)	(((_i) &lt;= 15) ? (0x05480 + ((_i) * 4)) : \</u></td></tr>
<tr><th id="233">233</th><td><u>				 (0x0EA00 + ((_i) * 4)))</u></td></tr>
<tr><th id="234">234</th><td><i>/* array of 4096 1-bit vlan filters */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFTA" data-ref="_M/IXGBE_VFTA">IXGBE_VFTA</dfn>(_i)		(0x0A000 + ((_i) * 4))</u></td></tr>
<tr><th id="236">236</th><td><i>/*array of 4096 4-bit vlan vmdq indices */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFTAVIND" data-ref="_M/IXGBE_VFTAVIND">IXGBE_VFTAVIND</dfn>(_j, _i)	(0x0A200 + ((_j) * 0x200) + ((_i) * 4))</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL" data-ref="_M/IXGBE_FCTRL">IXGBE_FCTRL</dfn>		0x05080</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLNCTRL" data-ref="_M/IXGBE_VLNCTRL">IXGBE_VLNCTRL</dfn>		0x05088</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MCSTCTRL" data-ref="_M/IXGBE_MCSTCTRL">IXGBE_MCSTCTRL</dfn>		0x05090</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC" data-ref="_M/IXGBE_MRQC">IXGBE_MRQC</dfn>		0x05818</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SAQF" data-ref="_M/IXGBE_SAQF">IXGBE_SAQF</dfn>(_i)	(0x0E000 + ((_i) * 4)) /* Source Address Queue Filter */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DAQF" data-ref="_M/IXGBE_DAQF">IXGBE_DAQF</dfn>(_i)	(0x0E200 + ((_i) * 4)) /* Dest. Address Queue Filter */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SDPQF" data-ref="_M/IXGBE_SDPQF">IXGBE_SDPQF</dfn>(_i)	(0x0E400 + ((_i) * 4)) /* Src Dest. Addr Queue Filter */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF" data-ref="_M/IXGBE_FTQF">IXGBE_FTQF</dfn>(_i)	(0x0E600 + ((_i) * 4)) /* Five Tuple Queue Filter */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF" data-ref="_M/IXGBE_ETQF">IXGBE_ETQF</dfn>(_i)	(0x05128 + ((_i) * 4)) /* EType Queue Filter */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQS" data-ref="_M/IXGBE_ETQS">IXGBE_ETQS</dfn>(_i)	(0x0EC00 + ((_i) * 4)) /* EType Queue Select */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SYNQF" data-ref="_M/IXGBE_SYNQF">IXGBE_SYNQF</dfn>	0x0EC30 /* SYN Packet Queue Filter */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC" data-ref="_M/IXGBE_RQTC">IXGBE_RQTC</dfn>	0x0EC70</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC" data-ref="_M/IXGBE_MTQC">IXGBE_MTQC</dfn>	0x08120</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLVF" data-ref="_M/IXGBE_VLVF">IXGBE_VLVF</dfn>(_i)	(0x0F100 + ((_i) * 4))  /* 64 of these (0-63) */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLVFB" data-ref="_M/IXGBE_VLVFB">IXGBE_VLVFB</dfn>(_i)	(0x0F200 + ((_i) * 4))  /* 128 of these (0-127) */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMVIR" data-ref="_M/IXGBE_VMVIR">IXGBE_VMVIR</dfn>(_i)	(0x08000 + ((_i) * 4))  /* 64 of these (0-63) */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VT_CTL" data-ref="_M/IXGBE_VT_CTL">IXGBE_VT_CTL</dfn>		0x051B0</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFMAILBOX" data-ref="_M/IXGBE_PFMAILBOX">IXGBE_PFMAILBOX</dfn>(_i)	(0x04B00 + (4 * (_i))) /* 64 total */</u></td></tr>
<tr><th id="256">256</th><td><i>/* 64 Mailboxes, 16 DW each */</i></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFMBMEM" data-ref="_M/IXGBE_PFMBMEM">IXGBE_PFMBMEM</dfn>(_i)	(0x13000 + (64 * (_i)))</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFMBICR" data-ref="_M/IXGBE_PFMBICR">IXGBE_PFMBICR</dfn>(_i)	(0x00710 + (4 * (_i))) /* 4 total */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFMBIMR" data-ref="_M/IXGBE_PFMBIMR">IXGBE_PFMBIMR</dfn>(_i)	(0x00720 + (4 * (_i))) /* 4 total */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFRE" data-ref="_M/IXGBE_VFRE">IXGBE_VFRE</dfn>(_i)		(0x051E0 + ((_i) * 4))</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFTE" data-ref="_M/IXGBE_VFTE">IXGBE_VFTE</dfn>(_i)		(0x08110 + ((_i) * 4))</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMECM" data-ref="_M/IXGBE_VMECM">IXGBE_VMECM</dfn>(_i)		(0x08790 + ((_i) * 4))</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QDE" data-ref="_M/IXGBE_QDE">IXGBE_QDE</dfn>		0x2F04</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMTXSW" data-ref="_M/IXGBE_VMTXSW">IXGBE_VMTXSW</dfn>(_i)	(0x05180 + ((_i) * 4)) /* 2 total */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMOLR" data-ref="_M/IXGBE_VMOLR">IXGBE_VMOLR</dfn>(_i)		(0x0F000 + ((_i) * 4)) /* 64 total */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/IXGBE_UTA" data-ref="_M/IXGBE_UTA">IXGBE_UTA</dfn>(_i)		(0x0F400 + ((_i) * 4))</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRCTL" data-ref="_M/IXGBE_MRCTL">IXGBE_MRCTL</dfn>(_i)		(0x0F600 + ((_i) * 4))</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMRVLAN" data-ref="_M/IXGBE_VMRVLAN">IXGBE_VMRVLAN</dfn>(_i)	(0x0F610 + ((_i) * 4))</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMRVM" data-ref="_M/IXGBE_VMRVM">IXGBE_VMRVM</dfn>(_i)		(0x0F630 + ((_i) * 4))</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/IXGBE_L34T_IMIR" data-ref="_M/IXGBE_L34T_IMIR">IXGBE_L34T_IMIR</dfn>(_i)	(0x0E800 + ((_i) * 4)) /*128 of these (0-127)*/</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXFECCERR0" data-ref="_M/IXGBE_RXFECCERR0">IXGBE_RXFECCERR0</dfn>	0x051B8</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LLITHRESH" data-ref="_M/IXGBE_LLITHRESH">IXGBE_LLITHRESH</dfn>		0x0EC90</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR" data-ref="_M/IXGBE_IMIR">IXGBE_IMIR</dfn>(_i)		(0x05A80 + ((_i) * 4))  /* 8 of these (0-7) */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT" data-ref="_M/IXGBE_IMIREXT">IXGBE_IMIREXT</dfn>(_i)	(0x05AA0 + ((_i) * 4))  /* 8 of these (0-7) */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIRVP" data-ref="_M/IXGBE_IMIRVP">IXGBE_IMIRVP</dfn>		0x05AC0</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMD_CTL" data-ref="_M/IXGBE_VMD_CTL">IXGBE_VMD_CTL</dfn>		0x0581C</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RETA" data-ref="_M/IXGBE_RETA">IXGBE_RETA</dfn>(_i)		(0x05C00 + ((_i) * 4))  /* 32 of these (0-31) */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSSRK" data-ref="_M/IXGBE_RSSRK">IXGBE_RSSRK</dfn>(_i)		(0x05C80 + ((_i) * 4))  /* 10 of these (0-9) */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* Flow Director registers */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL" data-ref="_M/IXGBE_FDIRCTRL">IXGBE_FDIRCTRL</dfn>	0x0EE00</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRHKEY" data-ref="_M/IXGBE_FDIRHKEY">IXGBE_FDIRHKEY</dfn>	0x0EE68</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRSKEY" data-ref="_M/IXGBE_FDIRSKEY">IXGBE_FDIRSKEY</dfn>	0x0EE6C</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRDIP4M" data-ref="_M/IXGBE_FDIRDIP4M">IXGBE_FDIRDIP4M</dfn>	0x0EE3C</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRSIP4M" data-ref="_M/IXGBE_FDIRSIP4M">IXGBE_FDIRSIP4M</dfn>	0x0EE40</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRTCPM" data-ref="_M/IXGBE_FDIRTCPM">IXGBE_FDIRTCPM</dfn>	0x0EE44</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUDPM" data-ref="_M/IXGBE_FDIRUDPM">IXGBE_FDIRUDPM</dfn>	0x0EE48</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRIP6M" data-ref="_M/IXGBE_FDIRIP6M">IXGBE_FDIRIP6M</dfn>	0x0EE74</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM" data-ref="_M/IXGBE_FDIRM">IXGBE_FDIRM</dfn>	0x0EE70</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/* Flow Director Stats registers */</i></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFREE" data-ref="_M/IXGBE_FDIRFREE">IXGBE_FDIRFREE</dfn>	0x0EE38</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRLEN" data-ref="_M/IXGBE_FDIRLEN">IXGBE_FDIRLEN</dfn>	0x0EE4C</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUSTAT" data-ref="_M/IXGBE_FDIRUSTAT">IXGBE_FDIRUSTAT</dfn>	0x0EE50</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFSTAT" data-ref="_M/IXGBE_FDIRFSTAT">IXGBE_FDIRFSTAT</dfn>	0x0EE54</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRMATCH" data-ref="_M/IXGBE_FDIRMATCH">IXGBE_FDIRMATCH</dfn>	0x0EE58</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRMISS" data-ref="_M/IXGBE_FDIRMISS">IXGBE_FDIRMISS</dfn>	0x0EE5C</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* Flow Director Programming registers */</i></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRSIPv6" data-ref="_M/IXGBE_FDIRSIPv6">IXGBE_FDIRSIPv6</dfn>(_i) (0x0EE0C + ((_i) * 4)) /* 3 of these (0-2) */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRIPSA" data-ref="_M/IXGBE_FDIRIPSA">IXGBE_FDIRIPSA</dfn>	0x0EE18</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRIPDA" data-ref="_M/IXGBE_FDIRIPDA">IXGBE_FDIRIPDA</dfn>	0x0EE1C</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRPORT" data-ref="_M/IXGBE_FDIRPORT">IXGBE_FDIRPORT</dfn>	0x0EE20</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRVLAN" data-ref="_M/IXGBE_FDIRVLAN">IXGBE_FDIRVLAN</dfn>	0x0EE24</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRHASH" data-ref="_M/IXGBE_FDIRHASH">IXGBE_FDIRHASH</dfn>	0x0EE28</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD" data-ref="_M/IXGBE_FDIRCMD">IXGBE_FDIRCMD</dfn>	0x0EE2C</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* Transmit DMA registers */</i></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDBAL" data-ref="_M/IXGBE_TDBAL">IXGBE_TDBAL</dfn>(_i)		(0x06000 + ((_i) * 0x40)) /* 32 of them (0-31)*/</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDBAH" data-ref="_M/IXGBE_TDBAH">IXGBE_TDBAH</dfn>(_i)		(0x06004 + ((_i) * 0x40))</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDLEN" data-ref="_M/IXGBE_TDLEN">IXGBE_TDLEN</dfn>(_i)		(0x06008 + ((_i) * 0x40))</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDH" data-ref="_M/IXGBE_TDH">IXGBE_TDH</dfn>(_i)		(0x06010 + ((_i) * 0x40))</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDT" data-ref="_M/IXGBE_TDT">IXGBE_TDT</dfn>(_i)		(0x06018 + ((_i) * 0x40))</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL" data-ref="_M/IXGBE_TXDCTL">IXGBE_TXDCTL</dfn>(_i)	(0x06028 + ((_i) * 0x40))</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDWBAL" data-ref="_M/IXGBE_TDWBAL">IXGBE_TDWBAL</dfn>(_i)	(0x06038 + ((_i) * 0x40))</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDWBAH" data-ref="_M/IXGBE_TDWBAH">IXGBE_TDWBAH</dfn>(_i)	(0x0603C + ((_i) * 0x40))</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DTXCTL" data-ref="_M/IXGBE_DTXCTL">IXGBE_DTXCTL</dfn>		0x07E00</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DMATXCTL" data-ref="_M/IXGBE_DMATXCTL">IXGBE_DMATXCTL</dfn>		0x04A80</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFVFSPOOF" data-ref="_M/IXGBE_PFVFSPOOF">IXGBE_PFVFSPOOF</dfn>(_i)	(0x08200 + ((_i) * 4)) /* 8 of these 0 - 7 */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFDTXGSWC" data-ref="_M/IXGBE_PFDTXGSWC">IXGBE_PFDTXGSWC</dfn>		0x08220</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DTXMXSZRQ" data-ref="_M/IXGBE_DTXMXSZRQ">IXGBE_DTXMXSZRQ</dfn>		0x08100</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DTXTCPFLGL" data-ref="_M/IXGBE_DTXTCPFLGL">IXGBE_DTXTCPFLGL</dfn>	0x04A88</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DTXTCPFLGH" data-ref="_M/IXGBE_DTXTCPFLGH">IXGBE_DTXTCPFLGH</dfn>	0x04A8C</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LBDRPEN" data-ref="_M/IXGBE_LBDRPEN">IXGBE_LBDRPEN</dfn>		0x0CA00</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBTHRESH" data-ref="_M/IXGBE_TXPBTHRESH">IXGBE_TXPBTHRESH</dfn>(_i)	(0x04950 + ((_i) * 4)) /* 8 of these 0 - 7 */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DMATXCTL_TE" data-ref="_M/IXGBE_DMATXCTL_TE">IXGBE_DMATXCTL_TE</dfn>	0x1 /* Transmit Enable */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DMATXCTL_NS" data-ref="_M/IXGBE_DMATXCTL_NS">IXGBE_DMATXCTL_NS</dfn>	0x2 /* No Snoop LSO hdr buffer */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DMATXCTL_GDV" data-ref="_M/IXGBE_DMATXCTL_GDV">IXGBE_DMATXCTL_GDV</dfn>	0x8 /* Global Double VLAN */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DMATXCTL_VT_SHIFT" data-ref="_M/IXGBE_DMATXCTL_VT_SHIFT">IXGBE_DMATXCTL_VT_SHIFT</dfn>	16  /* VLAN EtherType */</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFDTXGSWC_VT_LBEN" data-ref="_M/IXGBE_PFDTXGSWC_VT_LBEN">IXGBE_PFDTXGSWC_VT_LBEN</dfn>	0x1 /* Local L2 VT switch enable */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* Anti-spoofing defines */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SPOOF_MACAS_MASK" data-ref="_M/IXGBE_SPOOF_MACAS_MASK">IXGBE_SPOOF_MACAS_MASK</dfn>		0xFF</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SPOOF_VLANAS_MASK" data-ref="_M/IXGBE_SPOOF_VLANAS_MASK">IXGBE_SPOOF_VLANAS_MASK</dfn>		0xFF00</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SPOOF_VLANAS_SHIFT" data-ref="_M/IXGBE_SPOOF_VLANAS_SHIFT">IXGBE_SPOOF_VLANAS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFVFSPOOF_REG_COUNT" data-ref="_M/IXGBE_PFVFSPOOF_REG_COUNT">IXGBE_PFVFSPOOF_REG_COUNT</dfn>	8</u></td></tr>
<tr><th id="340">340</th><td><i>/* 16 of these (0-15) */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL" data-ref="_M/IXGBE_DCA_TXCTRL">IXGBE_DCA_TXCTRL</dfn>(_i)		(0x07200 + ((_i) * 4))</u></td></tr>
<tr><th id="342">342</th><td><i>/* Tx DCA Control register : 128 of these (0-127) */</i></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_82599" data-ref="_M/IXGBE_DCA_TXCTRL_82599">IXGBE_DCA_TXCTRL_82599</dfn>(_i)	(0x0600C + ((_i) * 0x40))</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIPG" data-ref="_M/IXGBE_TIPG">IXGBE_TIPG</dfn>			0x0CB00</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBSIZE" data-ref="_M/IXGBE_TXPBSIZE">IXGBE_TXPBSIZE</dfn>(_i)		(0x0CC00 + ((_i) * 4)) /* 8 of these */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MNGTXMAP" data-ref="_M/IXGBE_MNGTXMAP">IXGBE_MNGTXMAP</dfn>			0x0CD10</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIPG_FIBER_DEFAULT" data-ref="_M/IXGBE_TIPG_FIBER_DEFAULT">IXGBE_TIPG_FIBER_DEFAULT</dfn>	3</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBSIZE_SHIFT" data-ref="_M/IXGBE_TXPBSIZE_SHIFT">IXGBE_TXPBSIZE_SHIFT</dfn>		10</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/* Wake up registers */</i></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUC" data-ref="_M/IXGBE_WUC">IXGBE_WUC</dfn>	0x05800</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC" data-ref="_M/IXGBE_WUFC">IXGBE_WUFC</dfn>	0x05808</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS" data-ref="_M/IXGBE_WUS">IXGBE_WUS</dfn>	0x05810</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPAV" data-ref="_M/IXGBE_IPAV">IXGBE_IPAV</dfn>	0x05838</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IP4AT" data-ref="_M/IXGBE_IP4AT">IXGBE_IP4AT</dfn>	0x05840 /* IPv4 table 0x5840-0x5858 */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IP6AT" data-ref="_M/IXGBE_IP6AT">IXGBE_IP6AT</dfn>	0x05880 /* IPv6 table 0x5880-0x588F */</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUPL" data-ref="_M/IXGBE_WUPL">IXGBE_WUPL</dfn>	0x05900</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUPM" data-ref="_M/IXGBE_WUPM">IXGBE_WUPM</dfn>	0x05A00 /* wake up pkt memory 0x5A00-0x5A7C */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FHFT" data-ref="_M/IXGBE_FHFT">IXGBE_FHFT</dfn>(_n)	(0x09000 + (_n * 0x100)) /* Flex host filter table */</u></td></tr>
<tr><th id="361">361</th><td><i>/* Ext Flexible Host Filter Table */</i></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FHFT_EXT" data-ref="_M/IXGBE_FHFT_EXT">IXGBE_FHFT_EXT</dfn>(_n)	(0x09800 + (_n * 0x100))</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLEXIBLE_FILTER_COUNT_MAX" data-ref="_M/IXGBE_FLEXIBLE_FILTER_COUNT_MAX">IXGBE_FLEXIBLE_FILTER_COUNT_MAX</dfn>		4</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX" data-ref="_M/IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX">IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX</dfn>	2</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>/* Each Flexible Filter is at most 128 (0x80) bytes in length */</i></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLEXIBLE_FILTER_SIZE_MAX" data-ref="_M/IXGBE_FLEXIBLE_FILTER_SIZE_MAX">IXGBE_FLEXIBLE_FILTER_SIZE_MAX</dfn>		128</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FHFT_LENGTH_OFFSET" data-ref="_M/IXGBE_FHFT_LENGTH_OFFSET">IXGBE_FHFT_LENGTH_OFFSET</dfn>		0xFC  /* Length byte in FHFT */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FHFT_LENGTH_MASK" data-ref="_M/IXGBE_FHFT_LENGTH_MASK">IXGBE_FHFT_LENGTH_MASK</dfn>			0x0FF /* Length in lower byte */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* Definitions for power management and wakeup registers */</i></td></tr>
<tr><th id="373">373</th><td><i>/* Wake Up Control */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUC_PME_EN" data-ref="_M/IXGBE_WUC_PME_EN">IXGBE_WUC_PME_EN</dfn>	0x00000002 /* PME Enable */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUC_PME_STATUS" data-ref="_M/IXGBE_WUC_PME_STATUS">IXGBE_WUC_PME_STATUS</dfn>	0x00000004 /* PME Status */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUC_WKEN" data-ref="_M/IXGBE_WUC_WKEN">IXGBE_WUC_WKEN</dfn>		0x00000010 /* Enable PE_WAKE_N pin assertion  */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/* Wake Up Filter Control */</i></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_LNKC" data-ref="_M/IXGBE_WUFC_LNKC">IXGBE_WUFC_LNKC</dfn>	0x00000001 /* Link Status Change Wakeup Enable */</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_MAG" data-ref="_M/IXGBE_WUFC_MAG">IXGBE_WUFC_MAG</dfn>	0x00000002 /* Magic Packet Wakeup Enable */</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_EX" data-ref="_M/IXGBE_WUFC_EX">IXGBE_WUFC_EX</dfn>	0x00000004 /* Directed Exact Wakeup Enable */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_MC" data-ref="_M/IXGBE_WUFC_MC">IXGBE_WUFC_MC</dfn>	0x00000008 /* Directed Multicast Wakeup Enable */</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_BC" data-ref="_M/IXGBE_WUFC_BC">IXGBE_WUFC_BC</dfn>	0x00000010 /* Broadcast Wakeup Enable */</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_ARP" data-ref="_M/IXGBE_WUFC_ARP">IXGBE_WUFC_ARP</dfn>	0x00000020 /* ARP Request Packet Wakeup Enable */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_IPV4" data-ref="_M/IXGBE_WUFC_IPV4">IXGBE_WUFC_IPV4</dfn>	0x00000040 /* Directed IPv4 Packet Wakeup Enable */</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_IPV6" data-ref="_M/IXGBE_WUFC_IPV6">IXGBE_WUFC_IPV6</dfn>	0x00000080 /* Directed IPv6 Packet Wakeup Enable */</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_MNG" data-ref="_M/IXGBE_WUFC_MNG">IXGBE_WUFC_MNG</dfn>	0x00000100 /* Directed Mgmt Packet Wakeup Enable */</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_IGNORE_TCO" data-ref="_M/IXGBE_WUFC_IGNORE_TCO">IXGBE_WUFC_IGNORE_TCO</dfn>	0x00008000 /* Ignore WakeOn TCO packets */</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX0" data-ref="_M/IXGBE_WUFC_FLX0">IXGBE_WUFC_FLX0</dfn>	0x00010000 /* Flexible Filter 0 Enable */</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX1" data-ref="_M/IXGBE_WUFC_FLX1">IXGBE_WUFC_FLX1</dfn>	0x00020000 /* Flexible Filter 1 Enable */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX2" data-ref="_M/IXGBE_WUFC_FLX2">IXGBE_WUFC_FLX2</dfn>	0x00040000 /* Flexible Filter 2 Enable */</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX3" data-ref="_M/IXGBE_WUFC_FLX3">IXGBE_WUFC_FLX3</dfn>	0x00080000 /* Flexible Filter 3 Enable */</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX4" data-ref="_M/IXGBE_WUFC_FLX4">IXGBE_WUFC_FLX4</dfn>	0x00100000 /* Flexible Filter 4 Enable */</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX5" data-ref="_M/IXGBE_WUFC_FLX5">IXGBE_WUFC_FLX5</dfn>	0x00200000 /* Flexible Filter 5 Enable */</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX_FILTERS" data-ref="_M/IXGBE_WUFC_FLX_FILTERS">IXGBE_WUFC_FLX_FILTERS</dfn>	0x000F0000 /* Mask for 4 flex filters */</u></td></tr>
<tr><th id="397">397</th><td><i>/* Mask for Ext. flex filters */</i></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_EXT_FLX_FILTERS" data-ref="_M/IXGBE_WUFC_EXT_FLX_FILTERS">IXGBE_WUFC_EXT_FLX_FILTERS</dfn>	0x00300000</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_ALL_FILTERS" data-ref="_M/IXGBE_WUFC_ALL_FILTERS">IXGBE_WUFC_ALL_FILTERS</dfn>	0x003F00FF /* Mask for all wakeup filters */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUFC_FLX_OFFSET" data-ref="_M/IXGBE_WUFC_FLX_OFFSET">IXGBE_WUFC_FLX_OFFSET</dfn>	16 /* Offset to the Flexible Filters bits */</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><i>/* Wake Up Status */</i></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_LNKC" data-ref="_M/IXGBE_WUS_LNKC">IXGBE_WUS_LNKC</dfn>		IXGBE_WUFC_LNKC</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_MAG" data-ref="_M/IXGBE_WUS_MAG">IXGBE_WUS_MAG</dfn>		IXGBE_WUFC_MAG</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_EX" data-ref="_M/IXGBE_WUS_EX">IXGBE_WUS_EX</dfn>		IXGBE_WUFC_EX</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_MC" data-ref="_M/IXGBE_WUS_MC">IXGBE_WUS_MC</dfn>		IXGBE_WUFC_MC</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_BC" data-ref="_M/IXGBE_WUS_BC">IXGBE_WUS_BC</dfn>		IXGBE_WUFC_BC</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_ARP" data-ref="_M/IXGBE_WUS_ARP">IXGBE_WUS_ARP</dfn>		IXGBE_WUFC_ARP</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_IPV4" data-ref="_M/IXGBE_WUS_IPV4">IXGBE_WUS_IPV4</dfn>		IXGBE_WUFC_IPV4</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_IPV6" data-ref="_M/IXGBE_WUS_IPV6">IXGBE_WUS_IPV6</dfn>		IXGBE_WUFC_IPV6</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_MNG" data-ref="_M/IXGBE_WUS_MNG">IXGBE_WUS_MNG</dfn>		IXGBE_WUFC_MNG</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX0" data-ref="_M/IXGBE_WUS_FLX0">IXGBE_WUS_FLX0</dfn>		IXGBE_WUFC_FLX0</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX1" data-ref="_M/IXGBE_WUS_FLX1">IXGBE_WUS_FLX1</dfn>		IXGBE_WUFC_FLX1</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX2" data-ref="_M/IXGBE_WUS_FLX2">IXGBE_WUS_FLX2</dfn>		IXGBE_WUFC_FLX2</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX3" data-ref="_M/IXGBE_WUS_FLX3">IXGBE_WUS_FLX3</dfn>		IXGBE_WUFC_FLX3</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX4" data-ref="_M/IXGBE_WUS_FLX4">IXGBE_WUS_FLX4</dfn>		IXGBE_WUFC_FLX4</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX5" data-ref="_M/IXGBE_WUS_FLX5">IXGBE_WUS_FLX5</dfn>		IXGBE_WUFC_FLX5</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUS_FLX_FILTERS" data-ref="_M/IXGBE_WUS_FLX_FILTERS">IXGBE_WUS_FLX_FILTERS</dfn>	IXGBE_WUFC_FLX_FILTERS</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><i>/* Wake Up Packet Length */</i></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WUPL_LENGTH_MASK" data-ref="_M/IXGBE_WUPL_LENGTH_MASK">IXGBE_WUPL_LENGTH_MASK</dfn>	0xFFFF</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><i>/* DCB registers */</i></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</dfn>	8</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS" data-ref="_M/IXGBE_RMCS">IXGBE_RMCS</dfn>		0x03D00</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DPMCS" data-ref="_M/IXGBE_DPMCS">IXGBE_DPMCS</dfn>		0x07F40</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PDPMCS" data-ref="_M/IXGBE_PDPMCS">IXGBE_PDPMCS</dfn>		0x0CD00</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RUPPBMR" data-ref="_M/IXGBE_RUPPBMR">IXGBE_RUPPBMR</dfn>		0x050A0</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RT2CR" data-ref="_M/IXGBE_RT2CR">IXGBE_RT2CR</dfn>(_i)		(0x03C20 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RT2SR" data-ref="_M/IXGBE_RT2SR">IXGBE_RT2SR</dfn>(_i)		(0x03C40 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDTQ2TCCR" data-ref="_M/IXGBE_TDTQ2TCCR">IXGBE_TDTQ2TCCR</dfn>(_i)	(0x0602C + ((_i) * 0x40)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDTQ2TCSR" data-ref="_M/IXGBE_TDTQ2TCSR">IXGBE_TDTQ2TCSR</dfn>(_i)	(0x0622C + ((_i) * 0x40)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDPT2TCCR" data-ref="_M/IXGBE_TDPT2TCCR">IXGBE_TDPT2TCCR</dfn>(_i)	(0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDPT2TCSR" data-ref="_M/IXGBE_TDPT2TCSR">IXGBE_TDPT2TCSR</dfn>(_i)	(0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i>/* Security Control Registers */</i></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXCTRL" data-ref="_M/IXGBE_SECTXCTRL">IXGBE_SECTXCTRL</dfn>		0x08800</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXSTAT" data-ref="_M/IXGBE_SECTXSTAT">IXGBE_SECTXSTAT</dfn>		0x08804</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXBUFFAF" data-ref="_M/IXGBE_SECTXBUFFAF">IXGBE_SECTXBUFFAF</dfn>	0x08808</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXMINIFG" data-ref="_M/IXGBE_SECTXMINIFG">IXGBE_SECTXMINIFG</dfn>	0x08810</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECRXCTRL" data-ref="_M/IXGBE_SECRXCTRL">IXGBE_SECRXCTRL</dfn>		0x08D00</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECRXSTAT" data-ref="_M/IXGBE_SECRXSTAT">IXGBE_SECRXSTAT</dfn>		0x08D04</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i>/* Security Bit Fields and Masks */</i></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXCTRL_SECTX_DIS" data-ref="_M/IXGBE_SECTXCTRL_SECTX_DIS">IXGBE_SECTXCTRL_SECTX_DIS</dfn>	0x00000001</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXCTRL_TX_DIS" data-ref="_M/IXGBE_SECTXCTRL_TX_DIS">IXGBE_SECTXCTRL_TX_DIS</dfn>		0x00000002</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXCTRL_STORE_FORWARD" data-ref="_M/IXGBE_SECTXCTRL_STORE_FORWARD">IXGBE_SECTXCTRL_STORE_FORWARD</dfn>	0x00000004</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXSTAT_SECTX_RDY" data-ref="_M/IXGBE_SECTXSTAT_SECTX_RDY">IXGBE_SECTXSTAT_SECTX_RDY</dfn>	0x00000001</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXSTAT_ECC_TXERR" data-ref="_M/IXGBE_SECTXSTAT_ECC_TXERR">IXGBE_SECTXSTAT_ECC_TXERR</dfn>	0x00000002</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECRXCTRL_SECRX_DIS" data-ref="_M/IXGBE_SECRXCTRL_SECRX_DIS">IXGBE_SECRXCTRL_SECRX_DIS</dfn>	0x00000001</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECRXCTRL_RX_DIS" data-ref="_M/IXGBE_SECRXCTRL_RX_DIS">IXGBE_SECRXCTRL_RX_DIS</dfn>		0x00000002</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECRXSTAT_SECRX_RDY" data-ref="_M/IXGBE_SECRXSTAT_SECRX_RDY">IXGBE_SECRXSTAT_SECRX_RDY</dfn>	0x00000001</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECRXSTAT_ECC_RXERR" data-ref="_M/IXGBE_SECRXSTAT_ECC_RXERR">IXGBE_SECRXSTAT_ECC_RXERR</dfn>	0x00000002</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/* LinkSec (MacSec) Registers */</i></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCAP" data-ref="_M/IXGBE_LSECTXCAP">IXGBE_LSECTXCAP</dfn>		0x08A00</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCAP" data-ref="_M/IXGBE_LSECRXCAP">IXGBE_LSECRXCAP</dfn>		0x08F00</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL" data-ref="_M/IXGBE_LSECTXCTRL">IXGBE_LSECTXCTRL</dfn>	0x08A04</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXSCL" data-ref="_M/IXGBE_LSECTXSCL">IXGBE_LSECTXSCL</dfn>		0x08A08 /* SCI Low */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXSCH" data-ref="_M/IXGBE_LSECTXSCH">IXGBE_LSECTXSCH</dfn>		0x08A0C /* SCI High */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXSA" data-ref="_M/IXGBE_LSECTXSA">IXGBE_LSECTXSA</dfn>		0x08A10</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXPN0" data-ref="_M/IXGBE_LSECTXPN0">IXGBE_LSECTXPN0</dfn>		0x08A14</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXPN1" data-ref="_M/IXGBE_LSECTXPN1">IXGBE_LSECTXPN1</dfn>		0x08A18</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXKEY0" data-ref="_M/IXGBE_LSECTXKEY0">IXGBE_LSECTXKEY0</dfn>(_n)	(0x08A1C + (4 * (_n))) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXKEY1" data-ref="_M/IXGBE_LSECTXKEY1">IXGBE_LSECTXKEY1</dfn>(_n)	(0x08A2C + (4 * (_n))) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL" data-ref="_M/IXGBE_LSECRXCTRL">IXGBE_LSECRXCTRL</dfn>	0x08F04</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXSCL" data-ref="_M/IXGBE_LSECRXSCL">IXGBE_LSECRXSCL</dfn>		0x08F08</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXSCH" data-ref="_M/IXGBE_LSECRXSCH">IXGBE_LSECRXSCH</dfn>		0x08F0C</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXSA" data-ref="_M/IXGBE_LSECRXSA">IXGBE_LSECRXSA</dfn>(_i)	(0x08F10 + (4 * (_i))) /* 2 of these (0-1) */</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXPN" data-ref="_M/IXGBE_LSECRXPN">IXGBE_LSECRXPN</dfn>(_i)	(0x08F18 + (4 * (_i))) /* 2 of these (0-1) */</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXKEY" data-ref="_M/IXGBE_LSECRXKEY">IXGBE_LSECRXKEY</dfn>(_n, _m)	(0x08F20 + ((0x10 * (_n)) + (4 * (_m))))</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXUT" data-ref="_M/IXGBE_LSECTXUT">IXGBE_LSECTXUT</dfn>		0x08A3C /* OutPktsUntagged */</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXPKTE" data-ref="_M/IXGBE_LSECTXPKTE">IXGBE_LSECTXPKTE</dfn>	0x08A40 /* OutPktsEncrypted */</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXPKTP" data-ref="_M/IXGBE_LSECTXPKTP">IXGBE_LSECTXPKTP</dfn>	0x08A44 /* OutPktsProtected */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXOCTE" data-ref="_M/IXGBE_LSECTXOCTE">IXGBE_LSECTXOCTE</dfn>	0x08A48 /* OutOctetsEncrypted */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXOCTP" data-ref="_M/IXGBE_LSECTXOCTP">IXGBE_LSECTXOCTP</dfn>	0x08A4C /* OutOctetsProtected */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXUT" data-ref="_M/IXGBE_LSECRXUT">IXGBE_LSECRXUT</dfn>		0x08F40 /* InPktsUntagged/InPktsNoTag */</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXOCTD" data-ref="_M/IXGBE_LSECRXOCTD">IXGBE_LSECRXOCTD</dfn>	0x08F44 /* InOctetsDecrypted */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXOCTV" data-ref="_M/IXGBE_LSECRXOCTV">IXGBE_LSECRXOCTV</dfn>	0x08F48 /* InOctetsValidated */</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXBAD" data-ref="_M/IXGBE_LSECRXBAD">IXGBE_LSECRXBAD</dfn>		0x08F4C /* InPktsBadTag */</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXNOSCI" data-ref="_M/IXGBE_LSECRXNOSCI">IXGBE_LSECRXNOSCI</dfn>	0x08F50 /* InPktsNoSci */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXUNSCI" data-ref="_M/IXGBE_LSECRXUNSCI">IXGBE_LSECRXUNSCI</dfn>	0x08F54 /* InPktsUnknownSci */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXUNCH" data-ref="_M/IXGBE_LSECRXUNCH">IXGBE_LSECRXUNCH</dfn>	0x08F58 /* InPktsUnchecked */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXDELAY" data-ref="_M/IXGBE_LSECRXDELAY">IXGBE_LSECRXDELAY</dfn>	0x08F5C /* InPktsDelayed */</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXLATE" data-ref="_M/IXGBE_LSECRXLATE">IXGBE_LSECRXLATE</dfn>	0x08F60 /* InPktsLate */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXOK" data-ref="_M/IXGBE_LSECRXOK">IXGBE_LSECRXOK</dfn>(_n)	(0x08F64 + (0x04 * (_n))) /* InPktsOk */</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXINV" data-ref="_M/IXGBE_LSECRXINV">IXGBE_LSECRXINV</dfn>(_n)	(0x08F6C + (0x04 * (_n))) /* InPktsInvalid */</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXNV" data-ref="_M/IXGBE_LSECRXNV">IXGBE_LSECRXNV</dfn>(_n)	(0x08F74 + (0x04 * (_n))) /* InPktsNotValid */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXUNSA" data-ref="_M/IXGBE_LSECRXUNSA">IXGBE_LSECRXUNSA</dfn>	0x08F7C /* InPktsUnusedSa */</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXNUSA" data-ref="_M/IXGBE_LSECRXNUSA">IXGBE_LSECRXNUSA</dfn>	0x08F80 /* InPktsNotUsingSa */</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i>/* LinkSec (MacSec) Bit Fields and Masks */</i></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCAP_SUM_MASK" data-ref="_M/IXGBE_LSECTXCAP_SUM_MASK">IXGBE_LSECTXCAP_SUM_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCAP_SUM_SHIFT" data-ref="_M/IXGBE_LSECTXCAP_SUM_SHIFT">IXGBE_LSECTXCAP_SUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCAP_SUM_MASK" data-ref="_M/IXGBE_LSECRXCAP_SUM_MASK">IXGBE_LSECRXCAP_SUM_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCAP_SUM_SHIFT" data-ref="_M/IXGBE_LSECRXCAP_SUM_SHIFT">IXGBE_LSECRXCAP_SUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_EN_MASK" data-ref="_M/IXGBE_LSECTXCTRL_EN_MASK">IXGBE_LSECTXCTRL_EN_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_DISABLE" data-ref="_M/IXGBE_LSECTXCTRL_DISABLE">IXGBE_LSECTXCTRL_DISABLE</dfn>	0x0</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_AUTH" data-ref="_M/IXGBE_LSECTXCTRL_AUTH">IXGBE_LSECTXCTRL_AUTH</dfn>		0x1</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_AUTH_ENCRYPT" data-ref="_M/IXGBE_LSECTXCTRL_AUTH_ENCRYPT">IXGBE_LSECTXCTRL_AUTH_ENCRYPT</dfn>	0x2</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_AISCI" data-ref="_M/IXGBE_LSECTXCTRL_AISCI">IXGBE_LSECTXCTRL_AISCI</dfn>		0x00000020</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_PNTHRSH_MASK" data-ref="_M/IXGBE_LSECTXCTRL_PNTHRSH_MASK">IXGBE_LSECTXCTRL_PNTHRSH_MASK</dfn>	0xFFFFFF00</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECTXCTRL_RSV_MASK" data-ref="_M/IXGBE_LSECTXCTRL_RSV_MASK">IXGBE_LSECTXCTRL_RSV_MASK</dfn>	0x000000D8</u></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_EN_MASK" data-ref="_M/IXGBE_LSECRXCTRL_EN_MASK">IXGBE_LSECRXCTRL_EN_MASK</dfn>	0x0000000C</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_EN_SHIFT" data-ref="_M/IXGBE_LSECRXCTRL_EN_SHIFT">IXGBE_LSECRXCTRL_EN_SHIFT</dfn>	2</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_DISABLE" data-ref="_M/IXGBE_LSECRXCTRL_DISABLE">IXGBE_LSECRXCTRL_DISABLE</dfn>	0x0</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_CHECK" data-ref="_M/IXGBE_LSECRXCTRL_CHECK">IXGBE_LSECRXCTRL_CHECK</dfn>		0x1</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_STRICT" data-ref="_M/IXGBE_LSECRXCTRL_STRICT">IXGBE_LSECRXCTRL_STRICT</dfn>		0x2</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_DROP" data-ref="_M/IXGBE_LSECRXCTRL_DROP">IXGBE_LSECRXCTRL_DROP</dfn>		0x3</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_PLSH" data-ref="_M/IXGBE_LSECRXCTRL_PLSH">IXGBE_LSECRXCTRL_PLSH</dfn>		0x00000040</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_RP" data-ref="_M/IXGBE_LSECRXCTRL_RP">IXGBE_LSECRXCTRL_RP</dfn>		0x00000080</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSECRXCTRL_RSV_MASK" data-ref="_M/IXGBE_LSECRXCTRL_RSV_MASK">IXGBE_LSECRXCTRL_RSV_MASK</dfn>	0xFFFFFF33</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i>/* IpSec Registers */</i></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSTXIDX" data-ref="_M/IXGBE_IPSTXIDX">IXGBE_IPSTXIDX</dfn>		0x08900</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSTXSALT" data-ref="_M/IXGBE_IPSTXSALT">IXGBE_IPSTXSALT</dfn>		0x08904</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSTXKEY" data-ref="_M/IXGBE_IPSTXKEY">IXGBE_IPSTXKEY</dfn>(_i)	(0x08908 + (4 * (_i))) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXIDX" data-ref="_M/IXGBE_IPSRXIDX">IXGBE_IPSRXIDX</dfn>		0x08E00</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXIPADDR" data-ref="_M/IXGBE_IPSRXIPADDR">IXGBE_IPSRXIPADDR</dfn>(_i)	(0x08E04 + (4 * (_i))) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXSPI" data-ref="_M/IXGBE_IPSRXSPI">IXGBE_IPSRXSPI</dfn>		0x08E14</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXIPIDX" data-ref="_M/IXGBE_IPSRXIPIDX">IXGBE_IPSRXIPIDX</dfn>	0x08E18</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXKEY" data-ref="_M/IXGBE_IPSRXKEY">IXGBE_IPSRXKEY</dfn>(_i)	(0x08E1C + (4 * (_i))) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXSALT" data-ref="_M/IXGBE_IPSRXSALT">IXGBE_IPSRXSALT</dfn>		0x08E2C</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IPSRXMOD" data-ref="_M/IXGBE_IPSRXMOD">IXGBE_IPSRXMOD</dfn>		0x08E30</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE" data-ref="_M/IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE">IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE</dfn>	0x4</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><i>/* DCB registers */</i></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS" data-ref="_M/IXGBE_RTRPCS">IXGBE_RTRPCS</dfn>		0x02430</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS" data-ref="_M/IXGBE_RTTDCS">IXGBE_RTTDCS</dfn>		0x04900</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_ARBDIS" data-ref="_M/IXGBE_RTTDCS_ARBDIS">IXGBE_RTTDCS_ARBDIS</dfn>	0x00000040 /* DCB arbiter disable */</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS" data-ref="_M/IXGBE_RTTPCS">IXGBE_RTTPCS</dfn>		0x0CD00</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRUP2TC" data-ref="_M/IXGBE_RTRUP2TC">IXGBE_RTRUP2TC</dfn>		0x03020</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTUP2TC" data-ref="_M/IXGBE_RTTUP2TC">IXGBE_RTTUP2TC</dfn>		0x0C800</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C" data-ref="_M/IXGBE_RTRPT4C">IXGBE_RTRPT4C</dfn>(_i)	(0x02140 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXLLQ" data-ref="_M/IXGBE_TXLLQ">IXGBE_TXLLQ</dfn>(_i)		(0x082E0 + ((_i) * 4)) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4S" data-ref="_M/IXGBE_RTRPT4S">IXGBE_RTRPT4S</dfn>(_i)	(0x02160 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C" data-ref="_M/IXGBE_RTTDT2C">IXGBE_RTTDT2C</dfn>(_i)	(0x04910 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2S" data-ref="_M/IXGBE_RTTDT2S">IXGBE_RTTDT2S</dfn>(_i)	(0x04930 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C" data-ref="_M/IXGBE_RTTPT2C">IXGBE_RTTPT2C</dfn>(_i)	(0x0CD20 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2S" data-ref="_M/IXGBE_RTTPT2S">IXGBE_RTTPT2S</dfn>(_i)	(0x0CD40 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDQSEL" data-ref="_M/IXGBE_RTTDQSEL">IXGBE_RTTDQSEL</dfn>		0x04904</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT1C" data-ref="_M/IXGBE_RTTDT1C">IXGBE_RTTDT1C</dfn>		0x04908</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT1S" data-ref="_M/IXGBE_RTTDT1S">IXGBE_RTTDT1S</dfn>		0x0490C</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDTECC" data-ref="_M/IXGBE_RTTDTECC">IXGBE_RTTDTECC</dfn>		0x04990</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDTECC_NO_BCN" data-ref="_M/IXGBE_RTTDTECC_NO_BCN">IXGBE_RTTDTECC_NO_BCN</dfn>	0x00000100</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC" data-ref="_M/IXGBE_RTTBCNRC">IXGBE_RTTBCNRC</dfn>			0x04984</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC_RS_ENA" data-ref="_M/IXGBE_RTTBCNRC_RS_ENA">IXGBE_RTTBCNRC_RS_ENA</dfn>		0x80000000</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC_RF_DEC_MASK" data-ref="_M/IXGBE_RTTBCNRC_RF_DEC_MASK">IXGBE_RTTBCNRC_RF_DEC_MASK</dfn>	0x00003FFF</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC_RF_INT_SHIFT" data-ref="_M/IXGBE_RTTBCNRC_RF_INT_SHIFT">IXGBE_RTTBCNRC_RF_INT_SHIFT</dfn>	14</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC_RF_INT_MASK" data-ref="_M/IXGBE_RTTBCNRC_RF_INT_MASK">IXGBE_RTTBCNRC_RF_INT_MASK</dfn> \</u></td></tr>
<tr><th id="559">559</th><td><u>	(IXGBE_RTTBCNRC_RF_DEC_MASK &lt;&lt; IXGBE_RTTBCNRC_RF_INT_SHIFT)</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRM" data-ref="_M/IXGBE_RTTBCNRM">IXGBE_RTTBCNRM</dfn>	0x04980</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><i>/* FCoE DMA Context Registers */</i></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCPTRL" data-ref="_M/IXGBE_FCPTRL">IXGBE_FCPTRL</dfn>		0x02410 /* FC User Desc. PTR Low */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCPTRH" data-ref="_M/IXGBE_FCPTRH">IXGBE_FCPTRH</dfn>		0x02414 /* FC USer Desc. PTR High */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF" data-ref="_M/IXGBE_FCBUFF">IXGBE_FCBUFF</dfn>		0x02418 /* FC Buffer Control */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCDMARW" data-ref="_M/IXGBE_FCDMARW">IXGBE_FCDMARW</dfn>		0x02420 /* FC Receive DMA RW */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCINVST0" data-ref="_M/IXGBE_FCINVST0">IXGBE_FCINVST0</dfn>		0x03FC0 /* FC Invalid DMA Context Status Reg 0*/</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCINVST" data-ref="_M/IXGBE_FCINVST">IXGBE_FCINVST</dfn>(_i)	(IXGBE_FCINVST0 + ((_i) * 4))</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_VALID" data-ref="_M/IXGBE_FCBUFF_VALID">IXGBE_FCBUFF_VALID</dfn>	(1 &lt;&lt; 0)   /* DMA Context Valid */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_BUFFSIZE" data-ref="_M/IXGBE_FCBUFF_BUFFSIZE">IXGBE_FCBUFF_BUFFSIZE</dfn>	(3 &lt;&lt; 3)   /* User Buffer Size */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_WRCONTX" data-ref="_M/IXGBE_FCBUFF_WRCONTX">IXGBE_FCBUFF_WRCONTX</dfn>	(1 &lt;&lt; 7)   /* 0: Initiator, 1: Target */</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_BUFFCNT" data-ref="_M/IXGBE_FCBUFF_BUFFCNT">IXGBE_FCBUFF_BUFFCNT</dfn>	0x0000ff00 /* Number of User Buffers */</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_OFFSET" data-ref="_M/IXGBE_FCBUFF_OFFSET">IXGBE_FCBUFF_OFFSET</dfn>	0xffff0000 /* User Buffer Offset */</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_BUFFSIZE_SHIFT" data-ref="_M/IXGBE_FCBUFF_BUFFSIZE_SHIFT">IXGBE_FCBUFF_BUFFSIZE_SHIFT</dfn>	3</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_BUFFCNT_SHIFT" data-ref="_M/IXGBE_FCBUFF_BUFFCNT_SHIFT">IXGBE_FCBUFF_BUFFCNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCBUFF_OFFSET_SHIFT" data-ref="_M/IXGBE_FCBUFF_OFFSET_SHIFT">IXGBE_FCBUFF_OFFSET_SHIFT</dfn>	16</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCDMARW_WE" data-ref="_M/IXGBE_FCDMARW_WE">IXGBE_FCDMARW_WE</dfn>		(1 &lt;&lt; 14)   /* Write enable */</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCDMARW_RE" data-ref="_M/IXGBE_FCDMARW_RE">IXGBE_FCDMARW_RE</dfn>		(1 &lt;&lt; 15)   /* Read enable */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCDMARW_FCOESEL" data-ref="_M/IXGBE_FCDMARW_FCOESEL">IXGBE_FCDMARW_FCOESEL</dfn>		0x000001ff  /* FC X_ID: 11 bits */</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCDMARW_LASTSIZE" data-ref="_M/IXGBE_FCDMARW_LASTSIZE">IXGBE_FCDMARW_LASTSIZE</dfn>		0xffff0000  /* Last User Buffer Size */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCDMARW_LASTSIZE_SHIFT" data-ref="_M/IXGBE_FCDMARW_LASTSIZE_SHIFT">IXGBE_FCDMARW_LASTSIZE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="582">582</th><td><i>/* FCoE SOF/EOF */</i></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TEOFF" data-ref="_M/IXGBE_TEOFF">IXGBE_TEOFF</dfn>		0x04A94 /* Tx FC EOF */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSOFF" data-ref="_M/IXGBE_TSOFF">IXGBE_TSOFF</dfn>		0x04A98 /* Tx FC SOF */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REOFF" data-ref="_M/IXGBE_REOFF">IXGBE_REOFF</dfn>		0x05158 /* Rx FC EOF */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSOFF" data-ref="_M/IXGBE_RSOFF">IXGBE_RSOFF</dfn>		0x051F8 /* Rx FC SOF */</u></td></tr>
<tr><th id="587">587</th><td><i>/* FCoE Filter Context Registers */</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLT" data-ref="_M/IXGBE_FCFLT">IXGBE_FCFLT</dfn>		0x05108 /* FC FLT Context */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLTRW" data-ref="_M/IXGBE_FCFLTRW">IXGBE_FCFLTRW</dfn>		0x05110 /* FC Filter RW Control */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCPARAM" data-ref="_M/IXGBE_FCPARAM">IXGBE_FCPARAM</dfn>		0x051d8 /* FC Offset Parameter */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLT_VALID" data-ref="_M/IXGBE_FCFLT_VALID">IXGBE_FCFLT_VALID</dfn>	(1 &lt;&lt; 0)   /* Filter Context Valid */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLT_FIRST" data-ref="_M/IXGBE_FCFLT_FIRST">IXGBE_FCFLT_FIRST</dfn>	(1 &lt;&lt; 1)   /* Filter First */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLT_SEQID" data-ref="_M/IXGBE_FCFLT_SEQID">IXGBE_FCFLT_SEQID</dfn>	0x00ff0000 /* Sequence ID */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLT_SEQCNT" data-ref="_M/IXGBE_FCFLT_SEQCNT">IXGBE_FCFLT_SEQCNT</dfn>	0xff000000 /* Sequence Count */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLTRW_RVALDT" data-ref="_M/IXGBE_FCFLTRW_RVALDT">IXGBE_FCFLTRW_RVALDT</dfn>	(1 &lt;&lt; 13)  /* Fast Re-Validation */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLTRW_WE" data-ref="_M/IXGBE_FCFLTRW_WE">IXGBE_FCFLTRW_WE</dfn>	(1 &lt;&lt; 14)  /* Write Enable */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCFLTRW_RE" data-ref="_M/IXGBE_FCFLTRW_RE">IXGBE_FCFLTRW_RE</dfn>	(1 &lt;&lt; 15)  /* Read Enable */</u></td></tr>
<tr><th id="598">598</th><td><i>/* FCoE Receive Control */</i></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL" data-ref="_M/IXGBE_FCRXCTRL">IXGBE_FCRXCTRL</dfn>		0x05100 /* FC Receive Control */</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_FCOELLI" data-ref="_M/IXGBE_FCRXCTRL_FCOELLI">IXGBE_FCRXCTRL_FCOELLI</dfn>	(1 &lt;&lt; 0)   /* Low latency interrupt */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_SAVBAD" data-ref="_M/IXGBE_FCRXCTRL_SAVBAD">IXGBE_FCRXCTRL_SAVBAD</dfn>	(1 &lt;&lt; 1)   /* Save Bad Frames */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_FRSTRDH" data-ref="_M/IXGBE_FCRXCTRL_FRSTRDH">IXGBE_FCRXCTRL_FRSTRDH</dfn>	(1 &lt;&lt; 2)   /* EN 1st Read Header */</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_LASTSEQH" data-ref="_M/IXGBE_FCRXCTRL_LASTSEQH">IXGBE_FCRXCTRL_LASTSEQH</dfn>	(1 &lt;&lt; 3)   /* EN Last Header in Seq */</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_ALLH" data-ref="_M/IXGBE_FCRXCTRL_ALLH">IXGBE_FCRXCTRL_ALLH</dfn>	(1 &lt;&lt; 4)   /* EN All Headers */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_FRSTSEQH" data-ref="_M/IXGBE_FCRXCTRL_FRSTSEQH">IXGBE_FCRXCTRL_FRSTSEQH</dfn>	(1 &lt;&lt; 5)   /* EN 1st Seq. Header */</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_ICRC" data-ref="_M/IXGBE_FCRXCTRL_ICRC">IXGBE_FCRXCTRL_ICRC</dfn>	(1 &lt;&lt; 6)   /* Ignore Bad FC CRC */</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_FCCRCBO" data-ref="_M/IXGBE_FCRXCTRL_FCCRCBO">IXGBE_FCRXCTRL_FCCRCBO</dfn>	(1 &lt;&lt; 7)   /* FC CRC Byte Ordering */</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_FCOEVER" data-ref="_M/IXGBE_FCRXCTRL_FCOEVER">IXGBE_FCRXCTRL_FCOEVER</dfn>	0x00000f00 /* FCoE Version: 4 bits */</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRXCTRL_FCOEVER_SHIFT" data-ref="_M/IXGBE_FCRXCTRL_FCOEVER_SHIFT">IXGBE_FCRXCTRL_FCOEVER_SHIFT</dfn>	8</u></td></tr>
<tr><th id="610">610</th><td><i>/* FCoE Redirection */</i></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRECTL" data-ref="_M/IXGBE_FCRECTL">IXGBE_FCRECTL</dfn>		0x0ED00 /* FC Redirection Control */</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRETA0" data-ref="_M/IXGBE_FCRETA0">IXGBE_FCRETA0</dfn>		0x0ED10 /* FC Redirection Table 0 */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRETA" data-ref="_M/IXGBE_FCRETA">IXGBE_FCRETA</dfn>(_i)	(IXGBE_FCRETA0 + ((_i) * 4)) /* FCoE Redir */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRECTL_ENA" data-ref="_M/IXGBE_FCRECTL_ENA">IXGBE_FCRECTL_ENA</dfn>	0x1 /* FCoE Redir Table Enable */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRETASEL_ENA" data-ref="_M/IXGBE_FCRETASEL_ENA">IXGBE_FCRETASEL_ENA</dfn>	0x2 /* FCoE FCRETASEL bit */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRETA_SIZE" data-ref="_M/IXGBE_FCRETA_SIZE">IXGBE_FCRETA_SIZE</dfn>	8 /* Max entries in FCRETA */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRETA_ENTRY_MASK" data-ref="_M/IXGBE_FCRETA_ENTRY_MASK">IXGBE_FCRETA_ENTRY_MASK</dfn>	0x0000007f /* 7 bits for the queue index */</u></td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i>/* Stats registers */</i></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CRCERRS" data-ref="_M/IXGBE_CRCERRS">IXGBE_CRCERRS</dfn>	0x04000</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ILLERRC" data-ref="_M/IXGBE_ILLERRC">IXGBE_ILLERRC</dfn>	0x04004</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERRBC" data-ref="_M/IXGBE_ERRBC">IXGBE_ERRBC</dfn>	0x04008</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSPDC" data-ref="_M/IXGBE_MSPDC">IXGBE_MSPDC</dfn>	0x04010</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MPC" data-ref="_M/IXGBE_MPC">IXGBE_MPC</dfn>(_i)	(0x03FA0 + ((_i) * 4)) /* 8 of these 3FA0-3FBC*/</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MLFC" data-ref="_M/IXGBE_MLFC">IXGBE_MLFC</dfn>	0x04034</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRFC" data-ref="_M/IXGBE_MRFC">IXGBE_MRFC</dfn>	0x04038</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RLEC" data-ref="_M/IXGBE_RLEC">IXGBE_RLEC</dfn>	0x04040</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LXONTXC" data-ref="_M/IXGBE_LXONTXC">IXGBE_LXONTXC</dfn>	0x03F60</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LXONRXC" data-ref="_M/IXGBE_LXONRXC">IXGBE_LXONRXC</dfn>	0x0CF60</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LXOFFTXC" data-ref="_M/IXGBE_LXOFFTXC">IXGBE_LXOFFTXC</dfn>	0x03F68</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LXOFFRXC" data-ref="_M/IXGBE_LXOFFRXC">IXGBE_LXOFFRXC</dfn>	0x0CF68</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LXONRXCNT" data-ref="_M/IXGBE_LXONRXCNT">IXGBE_LXONRXCNT</dfn>		0x041A4</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LXOFFRXCNT" data-ref="_M/IXGBE_LXOFFRXCNT">IXGBE_LXOFFRXCNT</dfn>	0x041A8</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXONRXCNT" data-ref="_M/IXGBE_PXONRXCNT">IXGBE_PXONRXCNT</dfn>(_i)	(0x04140 + ((_i) * 4)) /* 8 of these */</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXOFFRXCNT" data-ref="_M/IXGBE_PXOFFRXCNT">IXGBE_PXOFFRXCNT</dfn>(_i)	(0x04160 + ((_i) * 4)) /* 8 of these */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXON2OFFCNT" data-ref="_M/IXGBE_PXON2OFFCNT">IXGBE_PXON2OFFCNT</dfn>(_i)	(0x03240 + ((_i) * 4)) /* 8 of these */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXONTXC" data-ref="_M/IXGBE_PXONTXC">IXGBE_PXONTXC</dfn>(_i)	(0x03F00 + ((_i) * 4)) /* 8 of these 3F00-3F1C*/</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXONRXC" data-ref="_M/IXGBE_PXONRXC">IXGBE_PXONRXC</dfn>(_i)	(0x0CF00 + ((_i) * 4)) /* 8 of these CF00-CF1C*/</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXOFFTXC" data-ref="_M/IXGBE_PXOFFTXC">IXGBE_PXOFFTXC</dfn>(_i)	(0x03F20 + ((_i) * 4)) /* 8 of these 3F20-3F3C*/</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PXOFFRXC" data-ref="_M/IXGBE_PXOFFRXC">IXGBE_PXOFFRXC</dfn>(_i)	(0x0CF20 + ((_i) * 4)) /* 8 of these CF20-CF3C*/</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PRC64" data-ref="_M/IXGBE_PRC64">IXGBE_PRC64</dfn>		0x0405C</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PRC127" data-ref="_M/IXGBE_PRC127">IXGBE_PRC127</dfn>		0x04060</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PRC255" data-ref="_M/IXGBE_PRC255">IXGBE_PRC255</dfn>		0x04064</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PRC511" data-ref="_M/IXGBE_PRC511">IXGBE_PRC511</dfn>		0x04068</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PRC1023" data-ref="_M/IXGBE_PRC1023">IXGBE_PRC1023</dfn>		0x0406C</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PRC1522" data-ref="_M/IXGBE_PRC1522">IXGBE_PRC1522</dfn>		0x04070</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPRC" data-ref="_M/IXGBE_GPRC">IXGBE_GPRC</dfn>		0x04074</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BPRC" data-ref="_M/IXGBE_BPRC">IXGBE_BPRC</dfn>		0x04078</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MPRC" data-ref="_M/IXGBE_MPRC">IXGBE_MPRC</dfn>		0x0407C</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPTC" data-ref="_M/IXGBE_GPTC">IXGBE_GPTC</dfn>		0x04080</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GORCL" data-ref="_M/IXGBE_GORCL">IXGBE_GORCL</dfn>		0x04088</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GORCH" data-ref="_M/IXGBE_GORCH">IXGBE_GORCH</dfn>		0x0408C</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GOTCL" data-ref="_M/IXGBE_GOTCL">IXGBE_GOTCL</dfn>		0x04090</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GOTCH" data-ref="_M/IXGBE_GOTCH">IXGBE_GOTCH</dfn>		0x04094</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RNBC" data-ref="_M/IXGBE_RNBC">IXGBE_RNBC</dfn>(_i)		(0x03FC0 + ((_i) * 4)) /* 8 of these 3FC0-3FDC*/</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RUC" data-ref="_M/IXGBE_RUC">IXGBE_RUC</dfn>		0x040A4</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFC" data-ref="_M/IXGBE_RFC">IXGBE_RFC</dfn>		0x040A8</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ROC" data-ref="_M/IXGBE_ROC">IXGBE_ROC</dfn>		0x040AC</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RJC" data-ref="_M/IXGBE_RJC">IXGBE_RJC</dfn>		0x040B0</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MNGPRC" data-ref="_M/IXGBE_MNGPRC">IXGBE_MNGPRC</dfn>		0x040B4</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MNGPDC" data-ref="_M/IXGBE_MNGPDC">IXGBE_MNGPDC</dfn>		0x040B8</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MNGPTC" data-ref="_M/IXGBE_MNGPTC">IXGBE_MNGPTC</dfn>		0x0CF90</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TORL" data-ref="_M/IXGBE_TORL">IXGBE_TORL</dfn>		0x040C0</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TORH" data-ref="_M/IXGBE_TORH">IXGBE_TORH</dfn>		0x040C4</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TPR" data-ref="_M/IXGBE_TPR">IXGBE_TPR</dfn>		0x040D0</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TPT" data-ref="_M/IXGBE_TPT">IXGBE_TPT</dfn>		0x040D4</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PTC64" data-ref="_M/IXGBE_PTC64">IXGBE_PTC64</dfn>		0x040D8</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PTC127" data-ref="_M/IXGBE_PTC127">IXGBE_PTC127</dfn>		0x040DC</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PTC255" data-ref="_M/IXGBE_PTC255">IXGBE_PTC255</dfn>		0x040E0</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PTC511" data-ref="_M/IXGBE_PTC511">IXGBE_PTC511</dfn>		0x040E4</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PTC1023" data-ref="_M/IXGBE_PTC1023">IXGBE_PTC1023</dfn>		0x040E8</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PTC1522" data-ref="_M/IXGBE_PTC1522">IXGBE_PTC1522</dfn>		0x040EC</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MPTC" data-ref="_M/IXGBE_MPTC">IXGBE_MPTC</dfn>		0x040F0</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BPTC" data-ref="_M/IXGBE_BPTC">IXGBE_BPTC</dfn>		0x040F4</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/IXGBE_XEC" data-ref="_M/IXGBE_XEC">IXGBE_XEC</dfn>		0x04120</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SSVPC" data-ref="_M/IXGBE_SSVPC">IXGBE_SSVPC</dfn>		0x08780</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQSMR" data-ref="_M/IXGBE_RQSMR">IXGBE_RQSMR</dfn>(_i)	(0x02300 + ((_i) * 4))</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TQSMR" data-ref="_M/IXGBE_TQSMR">IXGBE_TQSMR</dfn>(_i)	(((_i) &lt;= 7) ? (0x07300 + ((_i) * 4)) : \</u></td></tr>
<tr><th id="680">680</th><td><u>			 (0x08600 + ((_i) * 4)))</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TQSM" data-ref="_M/IXGBE_TQSM">IXGBE_TQSM</dfn>(_i)	(0x08600 + ((_i) * 4))</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QPRC" data-ref="_M/IXGBE_QPRC">IXGBE_QPRC</dfn>(_i)	(0x01030 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QPTC" data-ref="_M/IXGBE_QPTC">IXGBE_QPTC</dfn>(_i)	(0x06030 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QBRC" data-ref="_M/IXGBE_QBRC">IXGBE_QBRC</dfn>(_i)	(0x01034 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QBTC" data-ref="_M/IXGBE_QBTC">IXGBE_QBTC</dfn>(_i)	(0x06034 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QBRC_L" data-ref="_M/IXGBE_QBRC_L">IXGBE_QBRC_L</dfn>(_i)	(0x01034 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QBRC_H" data-ref="_M/IXGBE_QBRC_H">IXGBE_QBRC_H</dfn>(_i)	(0x01038 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QPRDC" data-ref="_M/IXGBE_QPRDC">IXGBE_QPRDC</dfn>(_i)		(0x01430 + ((_i) * 0x40)) /* 16 of these */</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QBTC_L" data-ref="_M/IXGBE_QBTC_L">IXGBE_QBTC_L</dfn>(_i)	(0x08700 + ((_i) * 0x8)) /* 16 of these */</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QBTC_H" data-ref="_M/IXGBE_QBTC_H">IXGBE_QBTC_H</dfn>(_i)	(0x08704 + ((_i) * 0x8)) /* 16 of these */</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCCRC" data-ref="_M/IXGBE_FCCRC">IXGBE_FCCRC</dfn>		0x05118 /* Num of Good Eth CRC w/ Bad FC CRC */</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOERPDC" data-ref="_M/IXGBE_FCOERPDC">IXGBE_FCOERPDC</dfn>		0x0241C /* FCoE Rx Packets Dropped Count */</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCLAST" data-ref="_M/IXGBE_FCLAST">IXGBE_FCLAST</dfn>		0x02424 /* FCoE Last Error Count */</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOEPRC" data-ref="_M/IXGBE_FCOEPRC">IXGBE_FCOEPRC</dfn>		0x02428 /* Number of FCoE Packets Received */</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOEDWRC" data-ref="_M/IXGBE_FCOEDWRC">IXGBE_FCOEDWRC</dfn>		0x0242C /* Number of FCoE DWords Received */</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOEPTC" data-ref="_M/IXGBE_FCOEPTC">IXGBE_FCOEPTC</dfn>		0x08784 /* Number of FCoE Packets Transmitted */</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOEDWTC" data-ref="_M/IXGBE_FCOEDWTC">IXGBE_FCOEDWTC</dfn>		0x08788 /* Number of FCoE DWords Transmitted */</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCCRC_CNT_MASK" data-ref="_M/IXGBE_FCCRC_CNT_MASK">IXGBE_FCCRC_CNT_MASK</dfn>	0x0000FFFF /* CRC_CNT: bit 0 - 15 */</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCLAST_CNT_MASK" data-ref="_M/IXGBE_FCLAST_CNT_MASK">IXGBE_FCLAST_CNT_MASK</dfn>	0x0000FFFF /* Last_CNT: bit 0 - 15 */</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/IXGBE_O2BGPTC" data-ref="_M/IXGBE_O2BGPTC">IXGBE_O2BGPTC</dfn>		0x041C4</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/IXGBE_O2BSPC" data-ref="_M/IXGBE_O2BSPC">IXGBE_O2BSPC</dfn>		0x087B0</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/IXGBE_B2OSPC" data-ref="_M/IXGBE_B2OSPC">IXGBE_B2OSPC</dfn>		0x041C0</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/IXGBE_B2OGPRC" data-ref="_M/IXGBE_B2OGPRC">IXGBE_B2OGPRC</dfn>		0x02F90</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BUPRC" data-ref="_M/IXGBE_BUPRC">IXGBE_BUPRC</dfn>		0x04180</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BMPRC" data-ref="_M/IXGBE_BMPRC">IXGBE_BMPRC</dfn>		0x04184</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BBPRC" data-ref="_M/IXGBE_BBPRC">IXGBE_BBPRC</dfn>		0x04188</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BUPTC" data-ref="_M/IXGBE_BUPTC">IXGBE_BUPTC</dfn>		0x0418C</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BMPTC" data-ref="_M/IXGBE_BMPTC">IXGBE_BMPTC</dfn>		0x04190</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BBPTC" data-ref="_M/IXGBE_BBPTC">IXGBE_BBPTC</dfn>		0x04194</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BCRCERRS" data-ref="_M/IXGBE_BCRCERRS">IXGBE_BCRCERRS</dfn>		0x04198</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BXONRXC" data-ref="_M/IXGBE_BXONRXC">IXGBE_BXONRXC</dfn>		0x0419C</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BXOFFRXC" data-ref="_M/IXGBE_BXOFFRXC">IXGBE_BXOFFRXC</dfn>		0x041E0</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BXONTXC" data-ref="_M/IXGBE_BXONTXC">IXGBE_BXONTXC</dfn>		0x041E4</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BXOFFTXC" data-ref="_M/IXGBE_BXOFFTXC">IXGBE_BXOFFTXC</dfn>		0x041E8</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCRC8ECL" data-ref="_M/IXGBE_PCRC8ECL">IXGBE_PCRC8ECL</dfn>		0x0E810</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCRC8ECH" data-ref="_M/IXGBE_PCRC8ECH">IXGBE_PCRC8ECH</dfn>		0x0E811</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCRC8ECH_MASK" data-ref="_M/IXGBE_PCRC8ECH_MASK">IXGBE_PCRC8ECH_MASK</dfn>	0x1F</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LDPCECL" data-ref="_M/IXGBE_LDPCECL">IXGBE_LDPCECL</dfn>		0x0E820</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LDPCECH" data-ref="_M/IXGBE_LDPCECH">IXGBE_LDPCECH</dfn>		0x0E821</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><i>/* Management */</i></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAVTV" data-ref="_M/IXGBE_MAVTV">IXGBE_MAVTV</dfn>(_i)		(0x05010 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFUTP" data-ref="_M/IXGBE_MFUTP">IXGBE_MFUTP</dfn>(_i)		(0x05030 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MANC" data-ref="_M/IXGBE_MANC">IXGBE_MANC</dfn>		0x05820</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFVAL" data-ref="_M/IXGBE_MFVAL">IXGBE_MFVAL</dfn>		0x05824</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MANC2H" data-ref="_M/IXGBE_MANC2H">IXGBE_MANC2H</dfn>		0x05860</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDEF" data-ref="_M/IXGBE_MDEF">IXGBE_MDEF</dfn>(_i)		(0x05890 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MIPAF" data-ref="_M/IXGBE_MIPAF">IXGBE_MIPAF</dfn>		0x058B0</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MMAL" data-ref="_M/IXGBE_MMAL">IXGBE_MMAL</dfn>(_i)		(0x05910 + ((_i) * 8)) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MMAH" data-ref="_M/IXGBE_MMAH">IXGBE_MMAH</dfn>(_i)		(0x05914 + ((_i) * 8)) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTFT" data-ref="_M/IXGBE_FTFT">IXGBE_FTFT</dfn>		0x09400 /* 0x9400-0x97FC */</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/IXGBE_METF" data-ref="_M/IXGBE_METF">IXGBE_METF</dfn>(_i)		(0x05190 + ((_i) * 4)) /* 4 of these (0-3) */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDEF_EXT" data-ref="_M/IXGBE_MDEF_EXT">IXGBE_MDEF_EXT</dfn>(_i)	(0x05160 + ((_i) * 4)) /* 8 of these (0-7) */</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LSWFW" data-ref="_M/IXGBE_LSWFW">IXGBE_LSWFW</dfn>		0x15014</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BMCIP" data-ref="_M/IXGBE_BMCIP">IXGBE_BMCIP</dfn>(_i)		(0x05050 + ((_i) * 4)) /* 0x5050-0x505C */</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BMCIPVAL" data-ref="_M/IXGBE_BMCIPVAL">IXGBE_BMCIPVAL</dfn>		0x05060</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BMCIP_IPADDR_TYPE" data-ref="_M/IXGBE_BMCIP_IPADDR_TYPE">IXGBE_BMCIP_IPADDR_TYPE</dfn>	0x00000001</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BMCIP_IPADDR_VALID" data-ref="_M/IXGBE_BMCIP_IPADDR_VALID">IXGBE_BMCIP_IPADDR_VALID</dfn>	0x00000002</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><i>/* Management Bit Fields and Masks */</i></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MANC_EN_BMC2OS" data-ref="_M/IXGBE_MANC_EN_BMC2OS">IXGBE_MANC_EN_BMC2OS</dfn>	0x10000000 /* Ena BMC2OS and OS2BMC traffic */</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MANC_EN_BMC2OS_SHIFT" data-ref="_M/IXGBE_MANC_EN_BMC2OS_SHIFT">IXGBE_MANC_EN_BMC2OS_SHIFT</dfn>	28</u></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i>/* Firmware Semaphore Register */</i></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FWSM_MODE_MASK" data-ref="_M/IXGBE_FWSM_MODE_MASK">IXGBE_FWSM_MODE_MASK</dfn>	0xE</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><i>/* ARC Subsystem registers */</i></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HICR" data-ref="_M/IXGBE_HICR">IXGBE_HICR</dfn>		0x15F00</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FWSTS" data-ref="_M/IXGBE_FWSTS">IXGBE_FWSTS</dfn>		0x15F0C</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HSMC0R" data-ref="_M/IXGBE_HSMC0R">IXGBE_HSMC0R</dfn>		0x15F04</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HSMC1R" data-ref="_M/IXGBE_HSMC1R">IXGBE_HSMC1R</dfn>		0x15F08</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWSR" data-ref="_M/IXGBE_SWSR">IXGBE_SWSR</dfn>		0x15F10</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HFDR" data-ref="_M/IXGBE_HFDR">IXGBE_HFDR</dfn>		0x15FE8</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLEX_MNG" data-ref="_M/IXGBE_FLEX_MNG">IXGBE_FLEX_MNG</dfn>		0x15800 /* 0x15800 - 0x15EFC */</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HICR_EN" data-ref="_M/IXGBE_HICR_EN">IXGBE_HICR_EN</dfn>		0x01  /* Enable bit - RO */</u></td></tr>
<tr><th id="758">758</th><td><i>/* Driver sets this bit when done to put command in RAM */</i></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HICR_C" data-ref="_M/IXGBE_HICR_C">IXGBE_HICR_C</dfn>		0x02</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HICR_SV" data-ref="_M/IXGBE_HICR_SV">IXGBE_HICR_SV</dfn>		0x04  /* Status Validity */</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HICR_FW_RESET_ENABLE" data-ref="_M/IXGBE_HICR_FW_RESET_ENABLE">IXGBE_HICR_FW_RESET_ENABLE</dfn>	0x40</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HICR_FW_RESET" data-ref="_M/IXGBE_HICR_FW_RESET">IXGBE_HICR_FW_RESET</dfn>	0x80</u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><i>/* PCI-E registers */</i></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR" data-ref="_M/IXGBE_GCR">IXGBE_GCR</dfn>		0x11000</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GTV" data-ref="_M/IXGBE_GTV">IXGBE_GTV</dfn>		0x11004</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FUNCTAG" data-ref="_M/IXGBE_FUNCTAG">IXGBE_FUNCTAG</dfn>		0x11008</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GLT" data-ref="_M/IXGBE_GLT">IXGBE_GLT</dfn>		0x1100C</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIEPIPEADR" data-ref="_M/IXGBE_PCIEPIPEADR">IXGBE_PCIEPIPEADR</dfn>	0x11004</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIEPIPEDAT" data-ref="_M/IXGBE_PCIEPIPEDAT">IXGBE_PCIEPIPEDAT</dfn>	0x11008</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_1" data-ref="_M/IXGBE_GSCL_1">IXGBE_GSCL_1</dfn>		0x11010</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_2" data-ref="_M/IXGBE_GSCL_2">IXGBE_GSCL_2</dfn>		0x11014</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_3" data-ref="_M/IXGBE_GSCL_3">IXGBE_GSCL_3</dfn>		0x11018</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_4" data-ref="_M/IXGBE_GSCL_4">IXGBE_GSCL_4</dfn>		0x1101C</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCN_0" data-ref="_M/IXGBE_GSCN_0">IXGBE_GSCN_0</dfn>		0x11020</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCN_1" data-ref="_M/IXGBE_GSCN_1">IXGBE_GSCN_1</dfn>		0x11024</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCN_2" data-ref="_M/IXGBE_GSCN_2">IXGBE_GSCN_2</dfn>		0x11028</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCN_3" data-ref="_M/IXGBE_GSCN_3">IXGBE_GSCN_3</dfn>		0x1102C</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FACTPS" data-ref="_M/IXGBE_FACTPS">IXGBE_FACTPS</dfn>		0x10150</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIEANACTL" data-ref="_M/IXGBE_PCIEANACTL">IXGBE_PCIEANACTL</dfn>	0x11040</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWSM" data-ref="_M/IXGBE_SWSM">IXGBE_SWSM</dfn>		0x10140</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FWSM" data-ref="_M/IXGBE_FWSM">IXGBE_FWSM</dfn>		0x10148</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR" data-ref="_M/IXGBE_GSSR">IXGBE_GSSR</dfn>		0x10160</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MREVID" data-ref="_M/IXGBE_MREVID">IXGBE_MREVID</dfn>		0x11064</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_ID" data-ref="_M/IXGBE_DCA_ID">IXGBE_DCA_ID</dfn>		0x11070</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_CTRL" data-ref="_M/IXGBE_DCA_CTRL">IXGBE_DCA_CTRL</dfn>		0x11074</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWFW_SYNC" data-ref="_M/IXGBE_SWFW_SYNC">IXGBE_SWFW_SYNC</dfn>		IXGBE_GSSR</u></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><i>/* PCI-E registers 82599-Specific */</i></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT" data-ref="_M/IXGBE_GCR_EXT">IXGBE_GCR_EXT</dfn>		0x11050</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_5_82599" data-ref="_M/IXGBE_GSCL_5_82599">IXGBE_GSCL_5_82599</dfn>	0x11030</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_6_82599" data-ref="_M/IXGBE_GSCL_6_82599">IXGBE_GSCL_6_82599</dfn>	0x11034</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_7_82599" data-ref="_M/IXGBE_GSCL_7_82599">IXGBE_GSCL_7_82599</dfn>	0x11038</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSCL_8_82599" data-ref="_M/IXGBE_GSCL_8_82599">IXGBE_GSCL_8_82599</dfn>	0x1103C</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYADR_82599" data-ref="_M/IXGBE_PHYADR_82599">IXGBE_PHYADR_82599</dfn>	0x11040</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYDAT_82599" data-ref="_M/IXGBE_PHYDAT_82599">IXGBE_PHYDAT_82599</dfn>	0x11044</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYCTL_82599" data-ref="_M/IXGBE_PHYCTL_82599">IXGBE_PHYCTL_82599</dfn>	0x11048</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBACLR_82599" data-ref="_M/IXGBE_PBACLR_82599">IXGBE_PBACLR_82599</dfn>	0x11068</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CIAA_82599" data-ref="_M/IXGBE_CIAA_82599">IXGBE_CIAA_82599</dfn>	0x11088</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CIAD_82599" data-ref="_M/IXGBE_CIAD_82599">IXGBE_CIAD_82599</dfn>	0x1108C</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PICAUSE" data-ref="_M/IXGBE_PICAUSE">IXGBE_PICAUSE</dfn>		0x110B0</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PIENA" data-ref="_M/IXGBE_PIENA">IXGBE_PIENA</dfn>		0x110B8</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CDQ_MBR_82599" data-ref="_M/IXGBE_CDQ_MBR_82599">IXGBE_CDQ_MBR_82599</dfn>	0x110B4</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIESPARE" data-ref="_M/IXGBE_PCIESPARE">IXGBE_PCIESPARE</dfn>		0x110BC</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MISC_REG_82599" data-ref="_M/IXGBE_MISC_REG_82599">IXGBE_MISC_REG_82599</dfn>	0x110F0</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ECC_CTRL_0_82599" data-ref="_M/IXGBE_ECC_CTRL_0_82599">IXGBE_ECC_CTRL_0_82599</dfn>	0x11100</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ECC_CTRL_1_82599" data-ref="_M/IXGBE_ECC_CTRL_1_82599">IXGBE_ECC_CTRL_1_82599</dfn>	0x11104</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ECC_STATUS_82599" data-ref="_M/IXGBE_ECC_STATUS_82599">IXGBE_ECC_STATUS_82599</dfn>	0x110E0</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BAR_CTRL_82599" data-ref="_M/IXGBE_BAR_CTRL_82599">IXGBE_BAR_CTRL_82599</dfn>	0x110F4</u></td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><i>/* PCI Express Control */</i></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_CMPL_TMOUT_MASK" data-ref="_M/IXGBE_GCR_CMPL_TMOUT_MASK">IXGBE_GCR_CMPL_TMOUT_MASK</dfn>	0x0000F000</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_CMPL_TMOUT_10ms" data-ref="_M/IXGBE_GCR_CMPL_TMOUT_10ms">IXGBE_GCR_CMPL_TMOUT_10ms</dfn>	0x00001000</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_CMPL_TMOUT_RESEND" data-ref="_M/IXGBE_GCR_CMPL_TMOUT_RESEND">IXGBE_GCR_CMPL_TMOUT_RESEND</dfn>	0x00010000</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_CAP_VER2" data-ref="_M/IXGBE_GCR_CAP_VER2">IXGBE_GCR_CAP_VER2</dfn>		0x00040000</u></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT_MSIX_EN" data-ref="_M/IXGBE_GCR_EXT_MSIX_EN">IXGBE_GCR_EXT_MSIX_EN</dfn>		0x80000000</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT_BUFFERS_CLEAR" data-ref="_M/IXGBE_GCR_EXT_BUFFERS_CLEAR">IXGBE_GCR_EXT_BUFFERS_CLEAR</dfn>	0x40000000</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT_VT_MODE_16" data-ref="_M/IXGBE_GCR_EXT_VT_MODE_16">IXGBE_GCR_EXT_VT_MODE_16</dfn>	0x00000001</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT_VT_MODE_32" data-ref="_M/IXGBE_GCR_EXT_VT_MODE_32">IXGBE_GCR_EXT_VT_MODE_32</dfn>	0x00000002</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT_VT_MODE_64" data-ref="_M/IXGBE_GCR_EXT_VT_MODE_64">IXGBE_GCR_EXT_VT_MODE_64</dfn>	0x00000003</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GCR_EXT_SRIOV" data-ref="_M/IXGBE_GCR_EXT_SRIOV">IXGBE_GCR_EXT_SRIOV</dfn>		(IXGBE_GCR_EXT_MSIX_EN | \</u></td></tr>
<tr><th id="823">823</th><td><u>					 IXGBE_GCR_EXT_VT_MODE_64)</u></td></tr>
<tr><th id="824">824</th><td><i>/* Time Sync Registers */</i></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL" data-ref="_M/IXGBE_TSYNCRXCTL">IXGBE_TSYNCRXCTL</dfn>	0x05188 /* Rx Time Sync Control register - RW */</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCTXCTL" data-ref="_M/IXGBE_TSYNCTXCTL">IXGBE_TSYNCTXCTL</dfn>	0x08C00 /* Tx Time Sync Control register - RW */</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXSTMPL" data-ref="_M/IXGBE_RXSTMPL">IXGBE_RXSTMPL</dfn>	0x051E8 /* Rx timestamp Low - RO */</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXSTMPH" data-ref="_M/IXGBE_RXSTMPH">IXGBE_RXSTMPH</dfn>	0x051A4 /* Rx timestamp High - RO */</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXSATRL" data-ref="_M/IXGBE_RXSATRL">IXGBE_RXSATRL</dfn>	0x051A0 /* Rx timestamp attribute low - RO */</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXSATRH" data-ref="_M/IXGBE_RXSATRH">IXGBE_RXSATRH</dfn>	0x051A8 /* Rx timestamp attribute high - RO */</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL" data-ref="_M/IXGBE_RXMTRL">IXGBE_RXMTRL</dfn>	0x05120 /* RX message type register low - RW */</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXSTMPL" data-ref="_M/IXGBE_TXSTMPL">IXGBE_TXSTMPL</dfn>	0x08C04 /* Tx timestamp value Low - RO */</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXSTMPH" data-ref="_M/IXGBE_TXSTMPH">IXGBE_TXSTMPH</dfn>	0x08C08 /* Tx timestamp value High - RO */</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SYSTIML" data-ref="_M/IXGBE_SYSTIML">IXGBE_SYSTIML</dfn>	0x08C0C /* System time register Low - RO */</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SYSTIMH" data-ref="_M/IXGBE_SYSTIMH">IXGBE_SYSTIMH</dfn>	0x08C10 /* System time register High - RO */</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIMINCA" data-ref="_M/IXGBE_TIMINCA">IXGBE_TIMINCA</dfn>	0x08C14 /* Increment attributes register - RW */</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIMADJL" data-ref="_M/IXGBE_TIMADJL">IXGBE_TIMADJL</dfn>	0x08C18 /* Time Adjustment Offset register Low - RW */</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIMADJH" data-ref="_M/IXGBE_TIMADJH">IXGBE_TIMADJH</dfn>	0x08C1C /* Time Adjustment Offset register High - RW */</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSAUXC" data-ref="_M/IXGBE_TSAUXC">IXGBE_TSAUXC</dfn>	0x08C20 /* TimeSync Auxiliary Control register - RW */</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TRGTTIML0" data-ref="_M/IXGBE_TRGTTIML0">IXGBE_TRGTTIML0</dfn>	0x08C24 /* Target Time Register 0 Low - RW */</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TRGTTIMH0" data-ref="_M/IXGBE_TRGTTIMH0">IXGBE_TRGTTIMH0</dfn>	0x08C28 /* Target Time Register 0 High - RW */</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TRGTTIML1" data-ref="_M/IXGBE_TRGTTIML1">IXGBE_TRGTTIML1</dfn>	0x08C2C /* Target Time Register 1 Low - RW */</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TRGTTIMH1" data-ref="_M/IXGBE_TRGTTIMH1">IXGBE_TRGTTIMH1</dfn>	0x08C30 /* Target Time Register 1 High - RW */</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FREQOUT0" data-ref="_M/IXGBE_FREQOUT0">IXGBE_FREQOUT0</dfn>	0x08C34 /* Frequency Out 0 Control register - RW */</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FREQOUT1" data-ref="_M/IXGBE_FREQOUT1">IXGBE_FREQOUT1</dfn>	0x08C38 /* Frequency Out 1 Control register - RW */</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUXSTMPL0" data-ref="_M/IXGBE_AUXSTMPL0">IXGBE_AUXSTMPL0</dfn>	0x08C3C /* Auxiliary Time Stamp 0 register Low - RO */</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUXSTMPH0" data-ref="_M/IXGBE_AUXSTMPH0">IXGBE_AUXSTMPH0</dfn>	0x08C40 /* Auxiliary Time Stamp 0 register High - RO */</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUXSTMPL1" data-ref="_M/IXGBE_AUXSTMPL1">IXGBE_AUXSTMPL1</dfn>	0x08C44 /* Auxiliary Time Stamp 1 register Low - RO */</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUXSTMPH1" data-ref="_M/IXGBE_AUXSTMPH1">IXGBE_AUXSTMPH1</dfn>	0x08C48 /* Auxiliary Time Stamp 1 register High - RO */</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i>/* Diagnostic Registers */</i></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDSTATCTL" data-ref="_M/IXGBE_RDSTATCTL">IXGBE_RDSTATCTL</dfn>		0x02C20</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDSTAT" data-ref="_M/IXGBE_RDSTAT">IXGBE_RDSTAT</dfn>(_i)	(0x02C00 + ((_i) * 4)) /* 0x02C00-0x02C1C */</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDHMPN" data-ref="_M/IXGBE_RDHMPN">IXGBE_RDHMPN</dfn>		0x02F08</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RIC_DW" data-ref="_M/IXGBE_RIC_DW">IXGBE_RIC_DW</dfn>(_i)	(0x02F10 + ((_i) * 4))</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDPROBE" data-ref="_M/IXGBE_RDPROBE">IXGBE_RDPROBE</dfn>		0x02F20</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM" data-ref="_M/IXGBE_RDMAM">IXGBE_RDMAM</dfn>		0x02F30</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAD" data-ref="_M/IXGBE_RDMAD">IXGBE_RDMAD</dfn>		0x02F34</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDSTATCTL" data-ref="_M/IXGBE_TDSTATCTL">IXGBE_TDSTATCTL</dfn>		0x07C20</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDSTAT" data-ref="_M/IXGBE_TDSTAT">IXGBE_TDSTAT</dfn>(_i)	(0x07C00 + ((_i) * 4)) /* 0x07C00 - 0x07C1C */</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDHMPN" data-ref="_M/IXGBE_TDHMPN">IXGBE_TDHMPN</dfn>		0x07F08</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDHMPN2" data-ref="_M/IXGBE_TDHMPN2">IXGBE_TDHMPN2</dfn>		0x082FC</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDESCIC" data-ref="_M/IXGBE_TXDESCIC">IXGBE_TXDESCIC</dfn>		0x082CC</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIC_DW" data-ref="_M/IXGBE_TIC_DW">IXGBE_TIC_DW</dfn>(_i)	(0x07F10 + ((_i) * 4))</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TIC_DW2" data-ref="_M/IXGBE_TIC_DW2">IXGBE_TIC_DW2</dfn>(_i)	(0x082B0 + ((_i) * 4))</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDPROBE" data-ref="_M/IXGBE_TDPROBE">IXGBE_TDPROBE</dfn>		0x07F20</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXBUFCTRL" data-ref="_M/IXGBE_TXBUFCTRL">IXGBE_TXBUFCTRL</dfn>		0x0C600</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXBUFDATA0" data-ref="_M/IXGBE_TXBUFDATA0">IXGBE_TXBUFDATA0</dfn>	0x0C610</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXBUFDATA1" data-ref="_M/IXGBE_TXBUFDATA1">IXGBE_TXBUFDATA1</dfn>	0x0C614</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXBUFDATA2" data-ref="_M/IXGBE_TXBUFDATA2">IXGBE_TXBUFDATA2</dfn>	0x0C618</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXBUFDATA3" data-ref="_M/IXGBE_TXBUFDATA3">IXGBE_TXBUFDATA3</dfn>	0x0C61C</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXBUFCTRL" data-ref="_M/IXGBE_RXBUFCTRL">IXGBE_RXBUFCTRL</dfn>		0x03600</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXBUFDATA0" data-ref="_M/IXGBE_RXBUFDATA0">IXGBE_RXBUFDATA0</dfn>	0x03610</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXBUFDATA1" data-ref="_M/IXGBE_RXBUFDATA1">IXGBE_RXBUFDATA1</dfn>	0x03614</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXBUFDATA2" data-ref="_M/IXGBE_RXBUFDATA2">IXGBE_RXBUFDATA2</dfn>	0x03618</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXBUFDATA3" data-ref="_M/IXGBE_RXBUFDATA3">IXGBE_RXBUFDATA3</dfn>	0x0361C</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_DIAG" data-ref="_M/IXGBE_PCIE_DIAG">IXGBE_PCIE_DIAG</dfn>(_i)	(0x11090 + ((_i) * 4)) /* 8 of these */</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFVAL" data-ref="_M/IXGBE_RFVAL">IXGBE_RFVAL</dfn>		0x050A4</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDFTC1" data-ref="_M/IXGBE_MDFTC1">IXGBE_MDFTC1</dfn>		0x042B8</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDFTC2" data-ref="_M/IXGBE_MDFTC2">IXGBE_MDFTC2</dfn>		0x042C0</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDFTFIFO1" data-ref="_M/IXGBE_MDFTFIFO1">IXGBE_MDFTFIFO1</dfn>		0x042C4</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDFTFIFO2" data-ref="_M/IXGBE_MDFTFIFO2">IXGBE_MDFTFIFO2</dfn>		0x042C8</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDFTS" data-ref="_M/IXGBE_MDFTS">IXGBE_MDFTS</dfn>		0x042CC</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDATAWRPTR" data-ref="_M/IXGBE_RXDATAWRPTR">IXGBE_RXDATAWRPTR</dfn>(_i)	(0x03700 + ((_i) * 4)) /* 8 of these 3700-370C*/</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDESCWRPTR" data-ref="_M/IXGBE_RXDESCWRPTR">IXGBE_RXDESCWRPTR</dfn>(_i)	(0x03710 + ((_i) * 4)) /* 8 of these 3710-371C*/</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDATARDPTR" data-ref="_M/IXGBE_RXDATARDPTR">IXGBE_RXDATARDPTR</dfn>(_i)	(0x03720 + ((_i) * 4)) /* 8 of these 3720-372C*/</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDESCRDPTR" data-ref="_M/IXGBE_RXDESCRDPTR">IXGBE_RXDESCRDPTR</dfn>(_i)	(0x03730 + ((_i) * 4)) /* 8 of these 3730-373C*/</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDATAWRPTR" data-ref="_M/IXGBE_TXDATAWRPTR">IXGBE_TXDATAWRPTR</dfn>(_i)	(0x0C700 + ((_i) * 4)) /* 8 of these C700-C70C*/</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDESCWRPTR" data-ref="_M/IXGBE_TXDESCWRPTR">IXGBE_TXDESCWRPTR</dfn>(_i)	(0x0C710 + ((_i) * 4)) /* 8 of these C710-C71C*/</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDATARDPTR" data-ref="_M/IXGBE_TXDATARDPTR">IXGBE_TXDATARDPTR</dfn>(_i)	(0x0C720 + ((_i) * 4)) /* 8 of these C720-C72C*/</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDESCRDPTR" data-ref="_M/IXGBE_TXDESCRDPTR">IXGBE_TXDESCRDPTR</dfn>(_i)	(0x0C730 + ((_i) * 4)) /* 8 of these C730-C73C*/</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIEECCCTL" data-ref="_M/IXGBE_PCIEECCCTL">IXGBE_PCIEECCCTL</dfn>	0x1106C</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXWRPTR" data-ref="_M/IXGBE_RXWRPTR">IXGBE_RXWRPTR</dfn>(_i)	(0x03100 + ((_i) * 4)) /* 8 of these 3100-310C*/</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXUSED" data-ref="_M/IXGBE_RXUSED">IXGBE_RXUSED</dfn>(_i)	(0x03120 + ((_i) * 4)) /* 8 of these 3120-312C*/</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXRDPTR" data-ref="_M/IXGBE_RXRDPTR">IXGBE_RXRDPTR</dfn>(_i)	(0x03140 + ((_i) * 4)) /* 8 of these 3140-314C*/</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXRDWRPTR" data-ref="_M/IXGBE_RXRDWRPTR">IXGBE_RXRDWRPTR</dfn>(_i)	(0x03160 + ((_i) * 4)) /* 8 of these 3160-310C*/</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXWRPTR" data-ref="_M/IXGBE_TXWRPTR">IXGBE_TXWRPTR</dfn>(_i)	(0x0C100 + ((_i) * 4)) /* 8 of these C100-C10C*/</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXUSED" data-ref="_M/IXGBE_TXUSED">IXGBE_TXUSED</dfn>(_i)	(0x0C120 + ((_i) * 4)) /* 8 of these C120-C12C*/</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXRDPTR" data-ref="_M/IXGBE_TXRDPTR">IXGBE_TXRDPTR</dfn>(_i)	(0x0C140 + ((_i) * 4)) /* 8 of these C140-C14C*/</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXRDWRPTR" data-ref="_M/IXGBE_TXRDWRPTR">IXGBE_TXRDWRPTR</dfn>(_i)	(0x0C160 + ((_i) * 4)) /* 8 of these C160-C10C*/</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIEECCCTL0" data-ref="_M/IXGBE_PCIEECCCTL0">IXGBE_PCIEECCCTL0</dfn>	0x11100</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIEECCCTL1" data-ref="_M/IXGBE_PCIEECCCTL1">IXGBE_PCIEECCCTL1</dfn>	0x11104</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDBUECC" data-ref="_M/IXGBE_RXDBUECC">IXGBE_RXDBUECC</dfn>		0x03F70</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDBUECC" data-ref="_M/IXGBE_TXDBUECC">IXGBE_TXDBUECC</dfn>		0x0CF70</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDBUEST" data-ref="_M/IXGBE_RXDBUEST">IXGBE_RXDBUEST</dfn>		0x03F74</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDBUEST" data-ref="_M/IXGBE_TXDBUEST">IXGBE_TXDBUEST</dfn>		0x0CF74</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBTXECC" data-ref="_M/IXGBE_PBTXECC">IXGBE_PBTXECC</dfn>		0x0C300</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBRXECC" data-ref="_M/IXGBE_PBRXECC">IXGBE_PBRXECC</dfn>		0x03300</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GHECCR" data-ref="_M/IXGBE_GHECCR">IXGBE_GHECCR</dfn>		0x110B0</u></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><i>/* MAC Registers */</i></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GCFIG" data-ref="_M/IXGBE_PCS1GCFIG">IXGBE_PCS1GCFIG</dfn>		0x04200</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL" data-ref="_M/IXGBE_PCS1GLCTL">IXGBE_PCS1GLCTL</dfn>		0x04208</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA" data-ref="_M/IXGBE_PCS1GLSTA">IXGBE_PCS1GLSTA</dfn>		0x0420C</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GDBG0" data-ref="_M/IXGBE_PCS1GDBG0">IXGBE_PCS1GDBG0</dfn>		0x04210</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GDBG1" data-ref="_M/IXGBE_PCS1GDBG1">IXGBE_PCS1GDBG1</dfn>		0x04214</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GANA" data-ref="_M/IXGBE_PCS1GANA">IXGBE_PCS1GANA</dfn>		0x04218</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GANLP" data-ref="_M/IXGBE_PCS1GANLP">IXGBE_PCS1GANLP</dfn>		0x0421C</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GANNP" data-ref="_M/IXGBE_PCS1GANNP">IXGBE_PCS1GANNP</dfn>		0x04220</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GANLPNP" data-ref="_M/IXGBE_PCS1GANLPNP">IXGBE_PCS1GANLPNP</dfn>	0x04224</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0" data-ref="_M/IXGBE_HLREG0">IXGBE_HLREG0</dfn>		0x04240</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG1" data-ref="_M/IXGBE_HLREG1">IXGBE_HLREG1</dfn>		0x04244</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PAP" data-ref="_M/IXGBE_PAP">IXGBE_PAP</dfn>		0x04248</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MACA" data-ref="_M/IXGBE_MACA">IXGBE_MACA</dfn>		0x0424C</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/IXGBE_APAE" data-ref="_M/IXGBE_APAE">IXGBE_APAE</dfn>		0x04250</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ARD" data-ref="_M/IXGBE_ARD">IXGBE_ARD</dfn>		0x04254</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AIS" data-ref="_M/IXGBE_AIS">IXGBE_AIS</dfn>		0x04258</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA" data-ref="_M/IXGBE_MSCA">IXGBE_MSCA</dfn>		0x0425C</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSRWD" data-ref="_M/IXGBE_MSRWD">IXGBE_MSRWD</dfn>		0x04260</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MLADD" data-ref="_M/IXGBE_MLADD">IXGBE_MLADD</dfn>		0x04264</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MHADD" data-ref="_M/IXGBE_MHADD">IXGBE_MHADD</dfn>		0x04268</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAXFRS" data-ref="_M/IXGBE_MAXFRS">IXGBE_MAXFRS</dfn>		0x04268</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TREG" data-ref="_M/IXGBE_TREG">IXGBE_TREG</dfn>		0x0426C</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCSS1" data-ref="_M/IXGBE_PCSS1">IXGBE_PCSS1</dfn>		0x04288</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCSS2" data-ref="_M/IXGBE_PCSS2">IXGBE_PCSS2</dfn>		0x0428C</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/IXGBE_XPCSS" data-ref="_M/IXGBE_XPCSS">IXGBE_XPCSS</dfn>		0x04290</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN" data-ref="_M/IXGBE_MFLCN">IXGBE_MFLCN</dfn>		0x04294</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SERDESC" data-ref="_M/IXGBE_SERDESC">IXGBE_SERDESC</dfn>		0x04298</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MACS" data-ref="_M/IXGBE_MACS">IXGBE_MACS</dfn>		0x0429C</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC" data-ref="_M/IXGBE_AUTOC">IXGBE_AUTOC</dfn>		0x042A0</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS" data-ref="_M/IXGBE_LINKS">IXGBE_LINKS</dfn>		0x042A4</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS2" data-ref="_M/IXGBE_LINKS2">IXGBE_LINKS2</dfn>		0x04324</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2" data-ref="_M/IXGBE_AUTOC2">IXGBE_AUTOC2</dfn>		0x042A8</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC3" data-ref="_M/IXGBE_AUTOC3">IXGBE_AUTOC3</dfn>		0x042AC</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLP1" data-ref="_M/IXGBE_ANLP1">IXGBE_ANLP1</dfn>		0x042B0</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLP2" data-ref="_M/IXGBE_ANLP2">IXGBE_ANLP2</dfn>		0x042B4</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MACC" data-ref="_M/IXGBE_MACC">IXGBE_MACC</dfn>		0x04330</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLASCTL" data-ref="_M/IXGBE_ATLASCTL">IXGBE_ATLASCTL</dfn>		0x04800</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MMNGC" data-ref="_M/IXGBE_MMNGC">IXGBE_MMNGC</dfn>		0x042D0</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLPNP1" data-ref="_M/IXGBE_ANLPNP1">IXGBE_ANLPNP1</dfn>		0x042D4</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLPNP2" data-ref="_M/IXGBE_ANLPNP2">IXGBE_ANLPNP2</dfn>		0x042D8</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/IXGBE_KRPCSFC" data-ref="_M/IXGBE_KRPCSFC">IXGBE_KRPCSFC</dfn>		0x042E0</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/IXGBE_KRPCSS" data-ref="_M/IXGBE_KRPCSS">IXGBE_KRPCSS</dfn>		0x042E4</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FECS1" data-ref="_M/IXGBE_FECS1">IXGBE_FECS1</dfn>		0x042E8</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FECS2" data-ref="_M/IXGBE_FECS2">IXGBE_FECS2</dfn>		0x042EC</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SMADARCTL" data-ref="_M/IXGBE_SMADARCTL">IXGBE_SMADARCTL</dfn>		0x14F10</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MPVC" data-ref="_M/IXGBE_MPVC">IXGBE_MPVC</dfn>		0x04318</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SGMIIC" data-ref="_M/IXGBE_SGMIIC">IXGBE_SGMIIC</dfn>		0x04314</u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><i>/* Statistics Registers */</i></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXNFGPC" data-ref="_M/IXGBE_RXNFGPC">IXGBE_RXNFGPC</dfn>		0x041B0</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXNFGBCL" data-ref="_M/IXGBE_RXNFGBCL">IXGBE_RXNFGBCL</dfn>		0x041B4</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXNFGBCH" data-ref="_M/IXGBE_RXNFGBCH">IXGBE_RXNFGBCH</dfn>		0x041B8</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDGPC" data-ref="_M/IXGBE_RXDGPC">IXGBE_RXDGPC</dfn>		0x02F50</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDGBCL" data-ref="_M/IXGBE_RXDGBCL">IXGBE_RXDGBCL</dfn>		0x02F54</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDGBCH" data-ref="_M/IXGBE_RXDGBCH">IXGBE_RXDGBCH</dfn>		0x02F58</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDDGPC" data-ref="_M/IXGBE_RXDDGPC">IXGBE_RXDDGPC</dfn>		0x02F5C</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDDGBCL" data-ref="_M/IXGBE_RXDDGBCL">IXGBE_RXDDGBCL</dfn>		0x02F60</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDDGBCH" data-ref="_M/IXGBE_RXDDGBCH">IXGBE_RXDDGBCH</dfn>		0x02F64</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXLPBKGPC" data-ref="_M/IXGBE_RXLPBKGPC">IXGBE_RXLPBKGPC</dfn>		0x02F68</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXLPBKGBCL" data-ref="_M/IXGBE_RXLPBKGBCL">IXGBE_RXLPBKGBCL</dfn>	0x02F6C</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXLPBKGBCH" data-ref="_M/IXGBE_RXLPBKGBCH">IXGBE_RXLPBKGBCH</dfn>	0x02F70</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDLPBKGPC" data-ref="_M/IXGBE_RXDLPBKGPC">IXGBE_RXDLPBKGPC</dfn>	0x02F74</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDLPBKGBCL" data-ref="_M/IXGBE_RXDLPBKGBCL">IXGBE_RXDLPBKGBCL</dfn>	0x02F78</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDLPBKGBCH" data-ref="_M/IXGBE_RXDLPBKGBCH">IXGBE_RXDLPBKGBCH</dfn>	0x02F7C</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDGPC" data-ref="_M/IXGBE_TXDGPC">IXGBE_TXDGPC</dfn>		0x087A0</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDGBCL" data-ref="_M/IXGBE_TXDGBCL">IXGBE_TXDGBCL</dfn>		0x087A4</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDGBCH" data-ref="_M/IXGBE_TXDGBCH">IXGBE_TXDGBCH</dfn>		0x087A8</u></td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDSTATCTRL" data-ref="_M/IXGBE_RXDSTATCTRL">IXGBE_RXDSTATCTRL</dfn>	0x02F40</u></td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><i>/* Copper Pond 2 link timeout */</i></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VALIDATE_LINK_READY_TIMEOUT" data-ref="_M/IXGBE_VALIDATE_LINK_READY_TIMEOUT">IXGBE_VALIDATE_LINK_READY_TIMEOUT</dfn> 50</u></td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><i>/* Omer CORECTL */</i></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CORECTL" data-ref="_M/IXGBE_CORECTL">IXGBE_CORECTL</dfn>			0x014F00</u></td></tr>
<tr><th id="987">987</th><td><i>/* BARCTRL */</i></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BARCTRL" data-ref="_M/IXGBE_BARCTRL">IXGBE_BARCTRL</dfn>			0x110F4</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BARCTRL_FLSIZE" data-ref="_M/IXGBE_BARCTRL_FLSIZE">IXGBE_BARCTRL_FLSIZE</dfn>		0x0700</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BARCTRL_FLSIZE_SHIFT" data-ref="_M/IXGBE_BARCTRL_FLSIZE_SHIFT">IXGBE_BARCTRL_FLSIZE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BARCTRL_CSRSIZE" data-ref="_M/IXGBE_BARCTRL_CSRSIZE">IXGBE_BARCTRL_CSRSIZE</dfn>		0x2000</u></td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><i>/* RSCCTL Bit Masks */</i></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCCTL_RSCEN" data-ref="_M/IXGBE_RSCCTL_RSCEN">IXGBE_RSCCTL_RSCEN</dfn>	0x01</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCCTL_MAXDESC_1" data-ref="_M/IXGBE_RSCCTL_MAXDESC_1">IXGBE_RSCCTL_MAXDESC_1</dfn>	0x00</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCCTL_MAXDESC_4" data-ref="_M/IXGBE_RSCCTL_MAXDESC_4">IXGBE_RSCCTL_MAXDESC_4</dfn>	0x04</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCCTL_MAXDESC_8" data-ref="_M/IXGBE_RSCCTL_MAXDESC_8">IXGBE_RSCCTL_MAXDESC_8</dfn>	0x08</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCCTL_MAXDESC_16" data-ref="_M/IXGBE_RSCCTL_MAXDESC_16">IXGBE_RSCCTL_MAXDESC_16</dfn>	0x0C</u></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i>/* RSCDBU Bit Masks */</i></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCDBU_RSCSMALDIS_MASK" data-ref="_M/IXGBE_RSCDBU_RSCSMALDIS_MASK">IXGBE_RSCDBU_RSCSMALDIS_MASK</dfn>	0x0000007F</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RSCDBU_RSCACKDIS" data-ref="_M/IXGBE_RSCDBU_RSCACKDIS">IXGBE_RSCDBU_RSCACKDIS</dfn>		0x00000080</u></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><i>/* RDRXCTL Bit Masks */</i></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_RDMTS_1_2" data-ref="_M/IXGBE_RDRXCTL_RDMTS_1_2">IXGBE_RDRXCTL_RDMTS_1_2</dfn>		0x00000000 /* Rx Desc Min THLD Size */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_CRCSTRIP" data-ref="_M/IXGBE_RDRXCTL_CRCSTRIP">IXGBE_RDRXCTL_CRCSTRIP</dfn>		0x00000002 /* CRC Strip */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_MVMEN" data-ref="_M/IXGBE_RDRXCTL_MVMEN">IXGBE_RDRXCTL_MVMEN</dfn>		0x00000020</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_DMAIDONE" data-ref="_M/IXGBE_RDRXCTL_DMAIDONE">IXGBE_RDRXCTL_DMAIDONE</dfn>		0x00000008 /* DMA init cycle done */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_AGGDIS" data-ref="_M/IXGBE_RDRXCTL_AGGDIS">IXGBE_RDRXCTL_AGGDIS</dfn>		0x00010000 /* Aggregation disable */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_RSCFRSTSIZE" data-ref="_M/IXGBE_RDRXCTL_RSCFRSTSIZE">IXGBE_RDRXCTL_RSCFRSTSIZE</dfn>	0x003E0000 /* RSC First packet size */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_RSCLLIDIS" data-ref="_M/IXGBE_RDRXCTL_RSCLLIDIS">IXGBE_RDRXCTL_RSCLLIDIS</dfn>		0x00800000 /* Disabl RSC compl on LLI */</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_RSCACKC" data-ref="_M/IXGBE_RDRXCTL_RSCACKC">IXGBE_RDRXCTL_RSCACKC</dfn>		0x02000000 /* must set 1 when RSC ena */</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_FCOE_WRFIX" data-ref="_M/IXGBE_RDRXCTL_FCOE_WRFIX">IXGBE_RDRXCTL_FCOE_WRFIX</dfn>	0x04000000 /* must set 1 when RSC ena */</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><i>/* RQTC Bit Masks and Shifts */</i></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_SHIFT_TC" data-ref="_M/IXGBE_RQTC_SHIFT_TC">IXGBE_RQTC_SHIFT_TC</dfn>(_i)	((_i) * 4)</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC0_MASK" data-ref="_M/IXGBE_RQTC_TC0_MASK">IXGBE_RQTC_TC0_MASK</dfn>	(0x7 &lt;&lt; 0)</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC1_MASK" data-ref="_M/IXGBE_RQTC_TC1_MASK">IXGBE_RQTC_TC1_MASK</dfn>	(0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC2_MASK" data-ref="_M/IXGBE_RQTC_TC2_MASK">IXGBE_RQTC_TC2_MASK</dfn>	(0x7 &lt;&lt; 8)</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC3_MASK" data-ref="_M/IXGBE_RQTC_TC3_MASK">IXGBE_RQTC_TC3_MASK</dfn>	(0x7 &lt;&lt; 12)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC4_MASK" data-ref="_M/IXGBE_RQTC_TC4_MASK">IXGBE_RQTC_TC4_MASK</dfn>	(0x7 &lt;&lt; 16)</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC5_MASK" data-ref="_M/IXGBE_RQTC_TC5_MASK">IXGBE_RQTC_TC5_MASK</dfn>	(0x7 &lt;&lt; 20)</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC6_MASK" data-ref="_M/IXGBE_RQTC_TC6_MASK">IXGBE_RQTC_TC6_MASK</dfn>	(0x7 &lt;&lt; 24)</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RQTC_TC7_MASK" data-ref="_M/IXGBE_RQTC_TC7_MASK">IXGBE_RQTC_TC7_MASK</dfn>	(0x7 &lt;&lt; 28)</u></td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><i>/* PSRTYPE.RQPL Bit masks and shift */</i></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_RQPL_MASK" data-ref="_M/IXGBE_PSRTYPE_RQPL_MASK">IXGBE_PSRTYPE_RQPL_MASK</dfn>		0x7</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_RQPL_SHIFT" data-ref="_M/IXGBE_PSRTYPE_RQPL_SHIFT">IXGBE_PSRTYPE_RQPL_SHIFT</dfn>	29</u></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><i>/* CTRL Bit Masks */</i></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_GIO_DIS" data-ref="_M/IXGBE_CTRL_GIO_DIS">IXGBE_CTRL_GIO_DIS</dfn>	0x00000004 /* Global IO Master Disable bit */</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_LNK_RST" data-ref="_M/IXGBE_CTRL_LNK_RST">IXGBE_CTRL_LNK_RST</dfn>	0x00000008 /* Link Reset. Resets everything. */</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_RST" data-ref="_M/IXGBE_CTRL_RST">IXGBE_CTRL_RST</dfn>		0x04000000 /* Reset (SW) */</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_RST_MASK" data-ref="_M/IXGBE_CTRL_RST_MASK">IXGBE_CTRL_RST_MASK</dfn>	(IXGBE_CTRL_LNK_RST | IXGBE_CTRL_RST)</u></td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><i>/* FACTPS */</i></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FACTPS_LFS" data-ref="_M/IXGBE_FACTPS_LFS">IXGBE_FACTPS_LFS</dfn>	0x40000000 /* LAN Function Select */</u></td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><i>/* MHADD Bit Masks */</i></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MHADD_MFS_MASK" data-ref="_M/IXGBE_MHADD_MFS_MASK">IXGBE_MHADD_MFS_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MHADD_MFS_SHIFT" data-ref="_M/IXGBE_MHADD_MFS_SHIFT">IXGBE_MHADD_MFS_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* Extended Device Control */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_EXT_PFRSTD" data-ref="_M/IXGBE_CTRL_EXT_PFRSTD">IXGBE_CTRL_EXT_PFRSTD</dfn>	0x00004000 /* Physical Function Reset Done */</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_EXT_NS_DIS" data-ref="_M/IXGBE_CTRL_EXT_NS_DIS">IXGBE_CTRL_EXT_NS_DIS</dfn>	0x00010000 /* No Snoop disable */</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_EXT_RO_DIS" data-ref="_M/IXGBE_CTRL_EXT_RO_DIS">IXGBE_CTRL_EXT_RO_DIS</dfn>	0x00020000 /* Relaxed Ordering disable */</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CTRL_EXT_DRV_LOAD" data-ref="_M/IXGBE_CTRL_EXT_DRV_LOAD">IXGBE_CTRL_EXT_DRV_LOAD</dfn>	0x10000000 /* Driver loaded bit for FW */</u></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><i>/* Direct Cache Access (DCA) definitions */</i></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_CTRL_DCA_ENABLE" data-ref="_M/IXGBE_DCA_CTRL_DCA_ENABLE">IXGBE_DCA_CTRL_DCA_ENABLE</dfn>	0x00000000 /* DCA Enable */</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_CTRL_DCA_DISABLE" data-ref="_M/IXGBE_DCA_CTRL_DCA_DISABLE">IXGBE_DCA_CTRL_DCA_DISABLE</dfn>	0x00000001 /* DCA Disable */</u></td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_CTRL_DCA_MODE_CB1" data-ref="_M/IXGBE_DCA_CTRL_DCA_MODE_CB1">IXGBE_DCA_CTRL_DCA_MODE_CB1</dfn>	0x00 /* DCA Mode CB1 */</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_CTRL_DCA_MODE_CB2" data-ref="_M/IXGBE_DCA_CTRL_DCA_MODE_CB2">IXGBE_DCA_CTRL_DCA_MODE_CB2</dfn>	0x02 /* DCA Mode CB2 */</u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_CPUID_MASK" data-ref="_M/IXGBE_DCA_RXCTRL_CPUID_MASK">IXGBE_DCA_RXCTRL_CPUID_MASK</dfn>	0x0000001F /* Rx CPUID Mask */</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_CPUID_MASK_82599" data-ref="_M/IXGBE_DCA_RXCTRL_CPUID_MASK_82599">IXGBE_DCA_RXCTRL_CPUID_MASK_82599</dfn>	0xFF000000 /* Rx CPUID Mask */</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599" data-ref="_M/IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599">IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599</dfn>	24 /* Rx CPUID Shift */</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DESC_DCA_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DESC_DCA_EN">IXGBE_DCA_RXCTRL_DESC_DCA_EN</dfn>	(1 &lt;&lt; 5) /* Rx Desc enable */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_HEAD_DCA_EN" data-ref="_M/IXGBE_DCA_RXCTRL_HEAD_DCA_EN">IXGBE_DCA_RXCTRL_HEAD_DCA_EN</dfn>	(1 &lt;&lt; 6) /* Rx Desc header ena */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DATA_DCA_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DATA_DCA_EN">IXGBE_DCA_RXCTRL_DATA_DCA_EN</dfn>	(1 &lt;&lt; 7) /* Rx Desc payload ena */</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DESC_RRO_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DESC_RRO_EN">IXGBE_DCA_RXCTRL_DESC_RRO_EN</dfn>	(1 &lt;&lt; 9) /* Rx rd Desc Relax Order */</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_DATA_WRO_EN" data-ref="_M/IXGBE_DCA_RXCTRL_DATA_WRO_EN">IXGBE_DCA_RXCTRL_DATA_WRO_EN</dfn>	(1 &lt;&lt; 13) /* Rx wr data Relax Order */</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_RXCTRL_HEAD_WRO_EN" data-ref="_M/IXGBE_DCA_RXCTRL_HEAD_WRO_EN">IXGBE_DCA_RXCTRL_HEAD_WRO_EN</dfn>	(1 &lt;&lt; 15) /* Rx wr header RO */</u></td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_CPUID_MASK" data-ref="_M/IXGBE_DCA_TXCTRL_CPUID_MASK">IXGBE_DCA_TXCTRL_CPUID_MASK</dfn>	0x0000001F /* Tx CPUID Mask */</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_CPUID_MASK_82599" data-ref="_M/IXGBE_DCA_TXCTRL_CPUID_MASK_82599">IXGBE_DCA_TXCTRL_CPUID_MASK_82599</dfn>	0xFF000000 /* Tx CPUID Mask */</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599" data-ref="_M/IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599">IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599</dfn>	24 /* Tx CPUID Shift */</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DESC_DCA_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DESC_DCA_EN">IXGBE_DCA_TXCTRL_DESC_DCA_EN</dfn>	(1 &lt;&lt; 5) /* DCA Tx Desc enable */</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DESC_RRO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DESC_RRO_EN">IXGBE_DCA_TXCTRL_DESC_RRO_EN</dfn>	(1 &lt;&lt; 9) /* Tx rd Desc Relax Order */</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DESC_WRO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DESC_WRO_EN">IXGBE_DCA_TXCTRL_DESC_WRO_EN</dfn>	(1 &lt;&lt; 11) /* Tx Desc writeback RO bit */</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_TXCTRL_DATA_RRO_EN" data-ref="_M/IXGBE_DCA_TXCTRL_DATA_RRO_EN">IXGBE_DCA_TXCTRL_DATA_RRO_EN</dfn>	(1 &lt;&lt; 13) /* Tx rd data Relax Order */</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DCA_MAX_QUEUES_82598" data-ref="_M/IXGBE_DCA_MAX_QUEUES_82598">IXGBE_DCA_MAX_QUEUES_82598</dfn>	16 /* DCA regs only on 16 queues */</u></td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><i>/* MSCA Bit Masks */</i></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_NP_ADDR_MASK" data-ref="_M/IXGBE_MSCA_NP_ADDR_MASK">IXGBE_MSCA_NP_ADDR_MASK</dfn>		0x0000FFFF /* MDI Addr (new prot) */</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_NP_ADDR_SHIFT" data-ref="_M/IXGBE_MSCA_NP_ADDR_SHIFT">IXGBE_MSCA_NP_ADDR_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_DEV_TYPE_MASK" data-ref="_M/IXGBE_MSCA_DEV_TYPE_MASK">IXGBE_MSCA_DEV_TYPE_MASK</dfn>	0x001F0000 /* Dev Type (new prot) */</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_DEV_TYPE_SHIFT" data-ref="_M/IXGBE_MSCA_DEV_TYPE_SHIFT">IXGBE_MSCA_DEV_TYPE_SHIFT</dfn>	16 /* Register Address (old prot */</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_PHY_ADDR_MASK" data-ref="_M/IXGBE_MSCA_PHY_ADDR_MASK">IXGBE_MSCA_PHY_ADDR_MASK</dfn>	0x03E00000 /* PHY Address mask */</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_PHY_ADDR_SHIFT" data-ref="_M/IXGBE_MSCA_PHY_ADDR_SHIFT">IXGBE_MSCA_PHY_ADDR_SHIFT</dfn>	21 /* PHY Address shift*/</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_OP_CODE_MASK" data-ref="_M/IXGBE_MSCA_OP_CODE_MASK">IXGBE_MSCA_OP_CODE_MASK</dfn>		0x0C000000 /* OP CODE mask */</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_OP_CODE_SHIFT" data-ref="_M/IXGBE_MSCA_OP_CODE_SHIFT">IXGBE_MSCA_OP_CODE_SHIFT</dfn>	26 /* OP CODE shift */</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_ADDR_CYCLE" data-ref="_M/IXGBE_MSCA_ADDR_CYCLE">IXGBE_MSCA_ADDR_CYCLE</dfn>		0x00000000 /* OP CODE 00 (addr cycle) */</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_WRITE" data-ref="_M/IXGBE_MSCA_WRITE">IXGBE_MSCA_WRITE</dfn>		0x04000000 /* OP CODE 01 (wr) */</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_READ" data-ref="_M/IXGBE_MSCA_READ">IXGBE_MSCA_READ</dfn>			0x0C000000 /* OP CODE 11 (rd) */</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_READ_AUTOINC" data-ref="_M/IXGBE_MSCA_READ_AUTOINC">IXGBE_MSCA_READ_AUTOINC</dfn>		0x08000000 /* OP CODE 10 (rd auto inc)*/</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_ST_CODE_MASK" data-ref="_M/IXGBE_MSCA_ST_CODE_MASK">IXGBE_MSCA_ST_CODE_MASK</dfn>		0x30000000 /* ST Code mask */</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_ST_CODE_SHIFT" data-ref="_M/IXGBE_MSCA_ST_CODE_SHIFT">IXGBE_MSCA_ST_CODE_SHIFT</dfn>	28 /* ST Code shift */</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_NEW_PROTOCOL" data-ref="_M/IXGBE_MSCA_NEW_PROTOCOL">IXGBE_MSCA_NEW_PROTOCOL</dfn>		0x00000000 /* ST CODE 00 (new prot) */</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_OLD_PROTOCOL" data-ref="_M/IXGBE_MSCA_OLD_PROTOCOL">IXGBE_MSCA_OLD_PROTOCOL</dfn>		0x10000000 /* ST CODE 01 (old prot) */</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_MDI_COMMAND" data-ref="_M/IXGBE_MSCA_MDI_COMMAND">IXGBE_MSCA_MDI_COMMAND</dfn>		0x40000000 /* Initiate MDI command */</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSCA_MDI_IN_PROG_EN" data-ref="_M/IXGBE_MSCA_MDI_IN_PROG_EN">IXGBE_MSCA_MDI_IN_PROG_EN</dfn>	0x80000000 /* MDI in progress ena */</u></td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td><i>/* MSRWD bit masks */</i></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSRWD_WRITE_DATA_MASK" data-ref="_M/IXGBE_MSRWD_WRITE_DATA_MASK">IXGBE_MSRWD_WRITE_DATA_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSRWD_WRITE_DATA_SHIFT" data-ref="_M/IXGBE_MSRWD_WRITE_DATA_SHIFT">IXGBE_MSRWD_WRITE_DATA_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSRWD_READ_DATA_MASK" data-ref="_M/IXGBE_MSRWD_READ_DATA_MASK">IXGBE_MSRWD_READ_DATA_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSRWD_READ_DATA_SHIFT" data-ref="_M/IXGBE_MSRWD_READ_DATA_SHIFT">IXGBE_MSRWD_READ_DATA_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><i>/* Atlas registers */</i></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_LPBK" data-ref="_M/IXGBE_ATLAS_PDN_LPBK">IXGBE_ATLAS_PDN_LPBK</dfn>		0x24</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_10G" data-ref="_M/IXGBE_ATLAS_PDN_10G">IXGBE_ATLAS_PDN_10G</dfn>		0xB</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_1G" data-ref="_M/IXGBE_ATLAS_PDN_1G">IXGBE_ATLAS_PDN_1G</dfn>		0xC</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_AN" data-ref="_M/IXGBE_ATLAS_PDN_AN">IXGBE_ATLAS_PDN_AN</dfn>		0xD</u></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><i>/* Atlas bit masks */</i></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLASCTL_WRITE_CMD" data-ref="_M/IXGBE_ATLASCTL_WRITE_CMD">IXGBE_ATLASCTL_WRITE_CMD</dfn>	0x00010000</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_TX_REG_EN" data-ref="_M/IXGBE_ATLAS_PDN_TX_REG_EN">IXGBE_ATLAS_PDN_TX_REG_EN</dfn>	0x10</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_TX_10G_QL_ALL" data-ref="_M/IXGBE_ATLAS_PDN_TX_10G_QL_ALL">IXGBE_ATLAS_PDN_TX_10G_QL_ALL</dfn>	0xF0</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_TX_1G_QL_ALL" data-ref="_M/IXGBE_ATLAS_PDN_TX_1G_QL_ALL">IXGBE_ATLAS_PDN_TX_1G_QL_ALL</dfn>	0xF0</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS_PDN_TX_AN_QL_ALL" data-ref="_M/IXGBE_ATLAS_PDN_TX_AN_QL_ALL">IXGBE_ATLAS_PDN_TX_AN_QL_ALL</dfn>	0xF0</u></td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><i>/* Omer bit masks */</i></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CORECTL_WRITE_CMD" data-ref="_M/IXGBE_CORECTL_WRITE_CMD">IXGBE_CORECTL_WRITE_CMD</dfn>		0x00010000</u></td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><i>/* Device Type definitions for new protocol MDIO commands */</i></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PMA_PMD_DEV_TYPE" data-ref="_M/IXGBE_MDIO_PMA_PMD_DEV_TYPE">IXGBE_MDIO_PMA_PMD_DEV_TYPE</dfn>		0x1</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PCS_DEV_TYPE" data-ref="_M/IXGBE_MDIO_PCS_DEV_TYPE">IXGBE_MDIO_PCS_DEV_TYPE</dfn>			0x3</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_XS_DEV_TYPE" data-ref="_M/IXGBE_MDIO_PHY_XS_DEV_TYPE">IXGBE_MDIO_PHY_XS_DEV_TYPE</dfn>		0x4</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_AUTO_NEG_DEV_TYPE" data-ref="_M/IXGBE_MDIO_AUTO_NEG_DEV_TYPE">IXGBE_MDIO_AUTO_NEG_DEV_TYPE</dfn>		0x7</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE">IXGBE_MDIO_VENDOR_SPECIFIC_1_DEV_TYPE</dfn>	0x1E   /* Device 30 */</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TWINAX_DEV" data-ref="_M/IXGBE_TWINAX_DEV">IXGBE_TWINAX_DEV</dfn>			1</u></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_COMMAND_TIMEOUT" data-ref="_M/IXGBE_MDIO_COMMAND_TIMEOUT">IXGBE_MDIO_COMMAND_TIMEOUT</dfn>	100 /* PHY Timeout for 1 GB mode */</u></td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL">IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL</dfn>		0x0 /* VS1 Ctrl Reg */</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS">IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS</dfn>		0x1 /* VS1 Status Reg */</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS">IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS</dfn>	0x0008 /* 1 = Link Up */</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS">IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS</dfn>	0x0010 /* 0-10G, 1-1G */</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED">IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED</dfn>		0x0018</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED" data-ref="_M/IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED">IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED</dfn>		0x0010</u></td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_AUTO_NEG_CONTROL" data-ref="_M/IXGBE_MDIO_AUTO_NEG_CONTROL">IXGBE_MDIO_AUTO_NEG_CONTROL</dfn>	0x0 /* AUTO_NEG Control Reg */</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_AUTO_NEG_STATUS" data-ref="_M/IXGBE_MDIO_AUTO_NEG_STATUS">IXGBE_MDIO_AUTO_NEG_STATUS</dfn>	0x1 /* AUTO_NEG Status Reg */</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_AUTO_NEG_ADVT" data-ref="_M/IXGBE_MDIO_AUTO_NEG_ADVT">IXGBE_MDIO_AUTO_NEG_ADVT</dfn>	0x10 /* AUTO_NEG Advt Reg */</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_AUTO_NEG_LP" data-ref="_M/IXGBE_MDIO_AUTO_NEG_LP">IXGBE_MDIO_AUTO_NEG_LP</dfn>		0x13 /* AUTO_NEG LP Status Reg */</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_XS_CONTROL" data-ref="_M/IXGBE_MDIO_PHY_XS_CONTROL">IXGBE_MDIO_PHY_XS_CONTROL</dfn>	0x0 /* PHY_XS Control Reg */</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_XS_RESET" data-ref="_M/IXGBE_MDIO_PHY_XS_RESET">IXGBE_MDIO_PHY_XS_RESET</dfn>		0x8000 /* PHY_XS Reset */</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_ID_HIGH" data-ref="_M/IXGBE_MDIO_PHY_ID_HIGH">IXGBE_MDIO_PHY_ID_HIGH</dfn>		0x2 /* PHY ID High Reg*/</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_ID_LOW" data-ref="_M/IXGBE_MDIO_PHY_ID_LOW">IXGBE_MDIO_PHY_ID_LOW</dfn>		0x3 /* PHY ID Low Reg*/</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_SPEED_ABILITY" data-ref="_M/IXGBE_MDIO_PHY_SPEED_ABILITY">IXGBE_MDIO_PHY_SPEED_ABILITY</dfn>	0x4 /* Speed Ability Reg */</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_SPEED_10G" data-ref="_M/IXGBE_MDIO_PHY_SPEED_10G">IXGBE_MDIO_PHY_SPEED_10G</dfn>	0x0001 /* 10G capable */</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_SPEED_1G" data-ref="_M/IXGBE_MDIO_PHY_SPEED_1G">IXGBE_MDIO_PHY_SPEED_1G</dfn>		0x0010 /* 1G capable */</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_SPEED_100M" data-ref="_M/IXGBE_MDIO_PHY_SPEED_100M">IXGBE_MDIO_PHY_SPEED_100M</dfn>	0x0020 /* 100M capable */</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_EXT_ABILITY" data-ref="_M/IXGBE_MDIO_PHY_EXT_ABILITY">IXGBE_MDIO_PHY_EXT_ABILITY</dfn>	0xB /* Ext Ability Reg */</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_10GBASET_ABILITY" data-ref="_M/IXGBE_MDIO_PHY_10GBASET_ABILITY">IXGBE_MDIO_PHY_10GBASET_ABILITY</dfn>		0x0004 /* 10GBaseT capable */</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_1000BASET_ABILITY" data-ref="_M/IXGBE_MDIO_PHY_1000BASET_ABILITY">IXGBE_MDIO_PHY_1000BASET_ABILITY</dfn>	0x0020 /* 1000BaseT capable */</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_100BASETX_ABILITY" data-ref="_M/IXGBE_MDIO_PHY_100BASETX_ABILITY">IXGBE_MDIO_PHY_100BASETX_ABILITY</dfn>	0x0080 /* 100BaseTX capable */</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_SET_LOW_POWER_MODE" data-ref="_M/IXGBE_MDIO_PHY_SET_LOW_POWER_MODE">IXGBE_MDIO_PHY_SET_LOW_POWER_MODE</dfn>	0x0800 /* Set low power mode */</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PMA_PMD_CONTROL_ADDR" data-ref="_M/IXGBE_MDIO_PMA_PMD_CONTROL_ADDR">IXGBE_MDIO_PMA_PMD_CONTROL_ADDR</dfn>	0x0000 /* PMA/PMD Control Reg */</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR" data-ref="_M/IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR">IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR</dfn>	0xC30A /* PHY_XS SDA/SCL Addr Reg */</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA" data-ref="_M/IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA">IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA</dfn>	0xC30B /* PHY_XS SDA/SCL Data Reg */</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT" data-ref="_M/IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT">IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT</dfn>	0xC30C /* PHY_XS SDA/SCL Status Reg */</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><i>/* MII clause 22/28 definitions */</i></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MDIO_PHY_LOW_POWER_MODE" data-ref="_M/IXGBE_MDIO_PHY_LOW_POWER_MODE">IXGBE_MDIO_PHY_LOW_POWER_MODE</dfn>	0x0800</u></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG" data-ref="_M/IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG">IXGBE_MII_10GBASE_T_AUTONEG_CTRL_REG</dfn>	0x20   /* 10G Control Reg */</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG" data-ref="_M/IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG">IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG</dfn> 0xC400 /* 1G Provisioning 1 */</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_AUTONEG_XNP_TX_REG" data-ref="_M/IXGBE_MII_AUTONEG_XNP_TX_REG">IXGBE_MII_AUTONEG_XNP_TX_REG</dfn>		0x17   /* 1G XNP Transmit */</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_AUTONEG_ADVERTISE_REG" data-ref="_M/IXGBE_MII_AUTONEG_ADVERTISE_REG">IXGBE_MII_AUTONEG_ADVERTISE_REG</dfn>		0x10   /* 100M Advertisement */</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_10GBASE_T_ADVERTISE" data-ref="_M/IXGBE_MII_10GBASE_T_ADVERTISE">IXGBE_MII_10GBASE_T_ADVERTISE</dfn>		0x1000 /* full duplex, bit:12*/</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX" data-ref="_M/IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX">IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX</dfn>	0x4000 /* full duplex, bit:14*/</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_1GBASE_T_ADVERTISE" data-ref="_M/IXGBE_MII_1GBASE_T_ADVERTISE">IXGBE_MII_1GBASE_T_ADVERTISE</dfn>		0x8000 /* full duplex, bit:15*/</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_100BASE_T_ADVERTISE" data-ref="_M/IXGBE_MII_100BASE_T_ADVERTISE">IXGBE_MII_100BASE_T_ADVERTISE</dfn>		0x0100 /* full duplex, bit:8 */</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_100BASE_T_ADVERTISE_HALF" data-ref="_M/IXGBE_MII_100BASE_T_ADVERTISE_HALF">IXGBE_MII_100BASE_T_ADVERTISE_HALF</dfn>	0x0080 /* half duplex, bit:7 */</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_RESTART" data-ref="_M/IXGBE_MII_RESTART">IXGBE_MII_RESTART</dfn>			0x200</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_AUTONEG_COMPLETE" data-ref="_M/IXGBE_MII_AUTONEG_COMPLETE">IXGBE_MII_AUTONEG_COMPLETE</dfn>		0x20</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_AUTONEG_LINK_UP" data-ref="_M/IXGBE_MII_AUTONEG_LINK_UP">IXGBE_MII_AUTONEG_LINK_UP</dfn>		0x04</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MII_AUTONEG_REG" data-ref="_M/IXGBE_MII_AUTONEG_REG">IXGBE_MII_AUTONEG_REG</dfn>			0x0</u></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_REVISION_MASK" data-ref="_M/IXGBE_PHY_REVISION_MASK">IXGBE_PHY_REVISION_MASK</dfn>		0xFFFFFFF0</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_PHY_ADDR" data-ref="_M/IXGBE_MAX_PHY_ADDR">IXGBE_MAX_PHY_ADDR</dfn>		32</u></td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><i>/* PHY IDs*/</i></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/TN1010_PHY_ID" data-ref="_M/TN1010_PHY_ID">TN1010_PHY_ID</dfn>	0x00A19410</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/TNX_FW_REV" data-ref="_M/TNX_FW_REV">TNX_FW_REV</dfn>	0xB</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/X540_PHY_ID" data-ref="_M/X540_PHY_ID">X540_PHY_ID</dfn>	0x01540200</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/AQ_FW_REV" data-ref="_M/AQ_FW_REV">AQ_FW_REV</dfn>	0x20</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/QT2022_PHY_ID" data-ref="_M/QT2022_PHY_ID">QT2022_PHY_ID</dfn>	0x0043A400</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/ATH_PHY_ID" data-ref="_M/ATH_PHY_ID">ATH_PHY_ID</dfn>	0x03429050</u></td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><i>/* PHY Types */</i></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/IXGBE_M88E1145_E_PHY_ID" data-ref="_M/IXGBE_M88E1145_E_PHY_ID">IXGBE_M88E1145_E_PHY_ID</dfn>	0x01410CD0</u></td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td><i>/* Special PHY Init Routine */</i></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_INIT_OFFSET_NL" data-ref="_M/IXGBE_PHY_INIT_OFFSET_NL">IXGBE_PHY_INIT_OFFSET_NL</dfn>	0x002B</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_INIT_END_NL" data-ref="_M/IXGBE_PHY_INIT_END_NL">IXGBE_PHY_INIT_END_NL</dfn>		0xFFFF</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CONTROL_MASK_NL" data-ref="_M/IXGBE_CONTROL_MASK_NL">IXGBE_CONTROL_MASK_NL</dfn>		0xF000</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DATA_MASK_NL" data-ref="_M/IXGBE_DATA_MASK_NL">IXGBE_DATA_MASK_NL</dfn>		0x0FFF</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CONTROL_SHIFT_NL" data-ref="_M/IXGBE_CONTROL_SHIFT_NL">IXGBE_CONTROL_SHIFT_NL</dfn>		12</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DELAY_NL" data-ref="_M/IXGBE_DELAY_NL">IXGBE_DELAY_NL</dfn>			0</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DATA_NL" data-ref="_M/IXGBE_DATA_NL">IXGBE_DATA_NL</dfn>			1</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CONTROL_NL" data-ref="_M/IXGBE_CONTROL_NL">IXGBE_CONTROL_NL</dfn>		0x000F</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CONTROL_EOL_NL" data-ref="_M/IXGBE_CONTROL_EOL_NL">IXGBE_CONTROL_EOL_NL</dfn>		0x0FFF</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CONTROL_SOL_NL" data-ref="_M/IXGBE_CONTROL_SOL_NL">IXGBE_CONTROL_SOL_NL</dfn>		0x0000</u></td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td><i>/* General purpose Interrupt Enable */</i></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SDP0_GPIEN" data-ref="_M/IXGBE_SDP0_GPIEN">IXGBE_SDP0_GPIEN</dfn>	0x00000001 /* SDP0 */</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SDP1_GPIEN" data-ref="_M/IXGBE_SDP1_GPIEN">IXGBE_SDP1_GPIEN</dfn>	0x00000002 /* SDP1 */</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SDP2_GPIEN" data-ref="_M/IXGBE_SDP2_GPIEN">IXGBE_SDP2_GPIEN</dfn>	0x00000004 /* SDP2 */</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_MSIX_MODE" data-ref="_M/IXGBE_GPIE_MSIX_MODE">IXGBE_GPIE_MSIX_MODE</dfn>	0x00000010 /* MSI-X mode */</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_OCD" data-ref="_M/IXGBE_GPIE_OCD">IXGBE_GPIE_OCD</dfn>		0x00000020 /* Other Clear Disable */</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_EIMEN" data-ref="_M/IXGBE_GPIE_EIMEN">IXGBE_GPIE_EIMEN</dfn>	0x00000040 /* Immediate Interrupt Enable */</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_EIAME" data-ref="_M/IXGBE_GPIE_EIAME">IXGBE_GPIE_EIAME</dfn>	0x40000000</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_PBA_SUPPORT" data-ref="_M/IXGBE_GPIE_PBA_SUPPORT">IXGBE_GPIE_PBA_SUPPORT</dfn>	0x80000000</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_RSC_DELAY_SHIFT" data-ref="_M/IXGBE_GPIE_RSC_DELAY_SHIFT">IXGBE_GPIE_RSC_DELAY_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_VTMODE_MASK" data-ref="_M/IXGBE_GPIE_VTMODE_MASK">IXGBE_GPIE_VTMODE_MASK</dfn>	0x0000C000 /* VT Mode Mask */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_VTMODE_16" data-ref="_M/IXGBE_GPIE_VTMODE_16">IXGBE_GPIE_VTMODE_16</dfn>	0x00004000 /* 16 VFs 8 queues per VF */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_VTMODE_32" data-ref="_M/IXGBE_GPIE_VTMODE_32">IXGBE_GPIE_VTMODE_32</dfn>	0x00008000 /* 32 VFs 4 queues per VF */</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GPIE_VTMODE_64" data-ref="_M/IXGBE_GPIE_VTMODE_64">IXGBE_GPIE_VTMODE_64</dfn>	0x0000C000 /* 64 VFs 2 queues per VF */</u></td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><i>/* Packet Buffer Initialization */</i></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_PACKET_BUFFERS" data-ref="_M/IXGBE_MAX_PACKET_BUFFERS">IXGBE_MAX_PACKET_BUFFERS</dfn>	8</u></td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBSIZE_20KB" data-ref="_M/IXGBE_TXPBSIZE_20KB">IXGBE_TXPBSIZE_20KB</dfn>	0x00005000 /* 20KB Packet Buffer */</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBSIZE_40KB" data-ref="_M/IXGBE_TXPBSIZE_40KB">IXGBE_TXPBSIZE_40KB</dfn>	0x0000A000 /* 40KB Packet Buffer */</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE_48KB" data-ref="_M/IXGBE_RXPBSIZE_48KB">IXGBE_RXPBSIZE_48KB</dfn>	0x0000C000 /* 48KB Packet Buffer */</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE_64KB" data-ref="_M/IXGBE_RXPBSIZE_64KB">IXGBE_RXPBSIZE_64KB</dfn>	0x00010000 /* 64KB Packet Buffer */</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE_80KB" data-ref="_M/IXGBE_RXPBSIZE_80KB">IXGBE_RXPBSIZE_80KB</dfn>	0x00014000 /* 80KB Packet Buffer */</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE_128KB" data-ref="_M/IXGBE_RXPBSIZE_128KB">IXGBE_RXPBSIZE_128KB</dfn>	0x00020000 /* 128KB Packet Buffer */</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXPBSIZE_MAX" data-ref="_M/IXGBE_RXPBSIZE_MAX">IXGBE_RXPBSIZE_MAX</dfn>	0x00080000 /* 512KB Packet Buffer */</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBSIZE_MAX" data-ref="_M/IXGBE_TXPBSIZE_MAX">IXGBE_TXPBSIZE_MAX</dfn>	0x00028000 /* 160KB Packet Buffer */</u></td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPKT_SIZE_MAX" data-ref="_M/IXGBE_TXPKT_SIZE_MAX">IXGBE_TXPKT_SIZE_MAX</dfn>	0xA /* Max Tx Packet size */</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_PB" data-ref="_M/IXGBE_MAX_PB">IXGBE_MAX_PB</dfn>		8</u></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><i>/* Packet buffer allocation strategies */</i></td></tr>
<tr><th id="1231">1231</th><td><b>enum</b> {</td></tr>
<tr><th id="1232">1232</th><td>	<dfn class="enum" id="PBA_STRATEGY_EQUAL" title='PBA_STRATEGY_EQUAL' data-ref="PBA_STRATEGY_EQUAL">PBA_STRATEGY_EQUAL</dfn>	= <var>0</var>, <i>/* Distribute PB space equally */</i></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/PBA_STRATEGY_EQUAL" data-ref="_M/PBA_STRATEGY_EQUAL">PBA_STRATEGY_EQUAL</dfn>	PBA_STRATEGY_EQUAL</u></td></tr>
<tr><th id="1234">1234</th><td>	<dfn class="enum" id="PBA_STRATEGY_WEIGHTED" title='PBA_STRATEGY_WEIGHTED' data-ref="PBA_STRATEGY_WEIGHTED">PBA_STRATEGY_WEIGHTED</dfn>	= <var>1</var>, <i>/* Weight front half of TCs */</i></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/PBA_STRATEGY_WEIGHTED" data-ref="_M/PBA_STRATEGY_WEIGHTED">PBA_STRATEGY_WEIGHTED</dfn>	PBA_STRATEGY_WEIGHTED</u></td></tr>
<tr><th id="1236">1236</th><td>};</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td><i>/* Transmit Flow Control status */</i></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF" data-ref="_M/IXGBE_TFCS_TXOFF">IXGBE_TFCS_TXOFF</dfn>	0x00000001</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF0" data-ref="_M/IXGBE_TFCS_TXOFF0">IXGBE_TFCS_TXOFF0</dfn>	0x00000100</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF1" data-ref="_M/IXGBE_TFCS_TXOFF1">IXGBE_TFCS_TXOFF1</dfn>	0x00000200</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF2" data-ref="_M/IXGBE_TFCS_TXOFF2">IXGBE_TFCS_TXOFF2</dfn>	0x00000400</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF3" data-ref="_M/IXGBE_TFCS_TXOFF3">IXGBE_TFCS_TXOFF3</dfn>	0x00000800</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF4" data-ref="_M/IXGBE_TFCS_TXOFF4">IXGBE_TFCS_TXOFF4</dfn>	0x00001000</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF5" data-ref="_M/IXGBE_TFCS_TXOFF5">IXGBE_TFCS_TXOFF5</dfn>	0x00002000</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF6" data-ref="_M/IXGBE_TFCS_TXOFF6">IXGBE_TFCS_TXOFF6</dfn>	0x00004000</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TFCS_TXOFF7" data-ref="_M/IXGBE_TFCS_TXOFF7">IXGBE_TFCS_TXOFF7</dfn>	0x00008000</u></td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td><i>/* TCP Timer */</i></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TCPTIMER_KS" data-ref="_M/IXGBE_TCPTIMER_KS">IXGBE_TCPTIMER_KS</dfn>		0x00000100</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TCPTIMER_COUNT_ENABLE" data-ref="_M/IXGBE_TCPTIMER_COUNT_ENABLE">IXGBE_TCPTIMER_COUNT_ENABLE</dfn>	0x00000200</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TCPTIMER_COUNT_FINISH" data-ref="_M/IXGBE_TCPTIMER_COUNT_FINISH">IXGBE_TCPTIMER_COUNT_FINISH</dfn>	0x00000400</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TCPTIMER_LOOP" data-ref="_M/IXGBE_TCPTIMER_LOOP">IXGBE_TCPTIMER_LOOP</dfn>		0x00000800</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TCPTIMER_DURATION_MASK" data-ref="_M/IXGBE_TCPTIMER_DURATION_MASK">IXGBE_TCPTIMER_DURATION_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><i>/* HLREG0 Bit Masks */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_TXCRCEN" data-ref="_M/IXGBE_HLREG0_TXCRCEN">IXGBE_HLREG0_TXCRCEN</dfn>		0x00000001 /* bit  0 */</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_RXCRCSTRP" data-ref="_M/IXGBE_HLREG0_RXCRCSTRP">IXGBE_HLREG0_RXCRCSTRP</dfn>		0x00000002 /* bit  1 */</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_JUMBOEN" data-ref="_M/IXGBE_HLREG0_JUMBOEN">IXGBE_HLREG0_JUMBOEN</dfn>		0x00000004 /* bit  2 */</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_TXPADEN" data-ref="_M/IXGBE_HLREG0_TXPADEN">IXGBE_HLREG0_TXPADEN</dfn>		0x00000400 /* bit 10 */</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_TXPAUSEEN" data-ref="_M/IXGBE_HLREG0_TXPAUSEEN">IXGBE_HLREG0_TXPAUSEEN</dfn>		0x00001000 /* bit 12 */</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_RXPAUSEEN" data-ref="_M/IXGBE_HLREG0_RXPAUSEEN">IXGBE_HLREG0_RXPAUSEEN</dfn>		0x00004000 /* bit 14 */</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_LPBK" data-ref="_M/IXGBE_HLREG0_LPBK">IXGBE_HLREG0_LPBK</dfn>		0x00008000 /* bit 15 */</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_MDCSPD" data-ref="_M/IXGBE_HLREG0_MDCSPD">IXGBE_HLREG0_MDCSPD</dfn>		0x00010000 /* bit 16 */</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_CONTMDC" data-ref="_M/IXGBE_HLREG0_CONTMDC">IXGBE_HLREG0_CONTMDC</dfn>		0x00020000 /* bit 17 */</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_CTRLFLTR" data-ref="_M/IXGBE_HLREG0_CTRLFLTR">IXGBE_HLREG0_CTRLFLTR</dfn>		0x00040000 /* bit 18 */</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_PREPEND" data-ref="_M/IXGBE_HLREG0_PREPEND">IXGBE_HLREG0_PREPEND</dfn>		0x00F00000 /* bits 20-23 */</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_PRIPAUSEEN" data-ref="_M/IXGBE_HLREG0_PRIPAUSEEN">IXGBE_HLREG0_PRIPAUSEEN</dfn>		0x01000000 /* bit 24 */</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_RXPAUSERECDA" data-ref="_M/IXGBE_HLREG0_RXPAUSERECDA">IXGBE_HLREG0_RXPAUSERECDA</dfn>	0x06000000 /* bits 25-26 */</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_RXLNGTHERREN" data-ref="_M/IXGBE_HLREG0_RXLNGTHERREN">IXGBE_HLREG0_RXLNGTHERREN</dfn>	0x08000000 /* bit 27 */</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HLREG0_RXPADSTRIPEN" data-ref="_M/IXGBE_HLREG0_RXPADSTRIPEN">IXGBE_HLREG0_RXPADSTRIPEN</dfn>	0x10000000 /* bit 28 */</u></td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><i>/* VMD_CTL bitmasks */</i></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMD_CTL_VMDQ_EN" data-ref="_M/IXGBE_VMD_CTL_VMDQ_EN">IXGBE_VMD_CTL_VMDQ_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMD_CTL_VMDQ_FILTER" data-ref="_M/IXGBE_VMD_CTL_VMDQ_FILTER">IXGBE_VMD_CTL_VMDQ_FILTER</dfn>	0x00000002</u></td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><i>/* VT_CTL bitmasks */</i></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VT_CTL_DIS_DEFPL" data-ref="_M/IXGBE_VT_CTL_DIS_DEFPL">IXGBE_VT_CTL_DIS_DEFPL</dfn>		0x20000000 /* disable default pool */</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VT_CTL_REPLEN" data-ref="_M/IXGBE_VT_CTL_REPLEN">IXGBE_VT_CTL_REPLEN</dfn>		0x40000000 /* replication enabled */</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VT_CTL_VT_ENABLE" data-ref="_M/IXGBE_VT_CTL_VT_ENABLE">IXGBE_VT_CTL_VT_ENABLE</dfn>		0x00000001  /* Enable VT Mode */</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VT_CTL_POOL_SHIFT" data-ref="_M/IXGBE_VT_CTL_POOL_SHIFT">IXGBE_VT_CTL_POOL_SHIFT</dfn>		7</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VT_CTL_POOL_MASK" data-ref="_M/IXGBE_VT_CTL_POOL_MASK">IXGBE_VT_CTL_POOL_MASK</dfn>		(0x3F &lt;&lt; IXGBE_VT_CTL_POOL_SHIFT)</u></td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><i>/* VMOLR bitmasks */</i></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMOLR_AUPE" data-ref="_M/IXGBE_VMOLR_AUPE">IXGBE_VMOLR_AUPE</dfn>	0x01000000 /* accept untagged packets */</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMOLR_ROMPE" data-ref="_M/IXGBE_VMOLR_ROMPE">IXGBE_VMOLR_ROMPE</dfn>	0x02000000 /* accept packets in MTA tbl */</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMOLR_ROPE" data-ref="_M/IXGBE_VMOLR_ROPE">IXGBE_VMOLR_ROPE</dfn>	0x04000000 /* accept packets in UC tbl */</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMOLR_BAM" data-ref="_M/IXGBE_VMOLR_BAM">IXGBE_VMOLR_BAM</dfn>		0x08000000 /* accept broadcast packets */</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMOLR_MPE" data-ref="_M/IXGBE_VMOLR_MPE">IXGBE_VMOLR_MPE</dfn>		0x10000000 /* multicast promiscuous */</u></td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><i>/* VFRE bitmask */</i></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFRE_ENABLE_ALL" data-ref="_M/IXGBE_VFRE_ENABLE_ALL">IXGBE_VFRE_ENABLE_ALL</dfn>	0xFFFFFFFF</u></td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VF_INIT_TIMEOUT" data-ref="_M/IXGBE_VF_INIT_TIMEOUT">IXGBE_VF_INIT_TIMEOUT</dfn>	200 /* Number of retries to clear RSTI */</u></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td><i>/* RDHMPN and TDHMPN bitmasks */</i></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDHMPN_RDICADDR" data-ref="_M/IXGBE_RDHMPN_RDICADDR">IXGBE_RDHMPN_RDICADDR</dfn>		0x007FF800</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDHMPN_RDICRDREQ" data-ref="_M/IXGBE_RDHMPN_RDICRDREQ">IXGBE_RDHMPN_RDICRDREQ</dfn>		0x00800000</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDHMPN_RDICADDR_SHIFT" data-ref="_M/IXGBE_RDHMPN_RDICADDR_SHIFT">IXGBE_RDHMPN_RDICADDR_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDHMPN_TDICADDR" data-ref="_M/IXGBE_TDHMPN_TDICADDR">IXGBE_TDHMPN_TDICADDR</dfn>		0x003FF800</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDHMPN_TDICRDREQ" data-ref="_M/IXGBE_TDHMPN_TDICRDREQ">IXGBE_TDHMPN_TDICRDREQ</dfn>		0x00800000</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDHMPN_TDICADDR_SHIFT" data-ref="_M/IXGBE_TDHMPN_TDICADDR_SHIFT">IXGBE_TDHMPN_TDICADDR_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_MEM_SEL_SHIFT" data-ref="_M/IXGBE_RDMAM_MEM_SEL_SHIFT">IXGBE_RDMAM_MEM_SEL_SHIFT</dfn>		13</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DWORD_SHIFT" data-ref="_M/IXGBE_RDMAM_DWORD_SHIFT">IXGBE_RDMAM_DWORD_SHIFT</dfn>			9</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DESC_COMP_FIFO" data-ref="_M/IXGBE_RDMAM_DESC_COMP_FIFO">IXGBE_RDMAM_DESC_COMP_FIFO</dfn>		1</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DFC_CMD_FIFO" data-ref="_M/IXGBE_RDMAM_DFC_CMD_FIFO">IXGBE_RDMAM_DFC_CMD_FIFO</dfn>		2</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_RSC_HEADER_ADDR" data-ref="_M/IXGBE_RDMAM_RSC_HEADER_ADDR">IXGBE_RDMAM_RSC_HEADER_ADDR</dfn>		3</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_TCN_STATUS_RAM" data-ref="_M/IXGBE_RDMAM_TCN_STATUS_RAM">IXGBE_RDMAM_TCN_STATUS_RAM</dfn>		4</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_WB_COLL_FIFO" data-ref="_M/IXGBE_RDMAM_WB_COLL_FIFO">IXGBE_RDMAM_WB_COLL_FIFO</dfn>		5</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_CNT_RAM" data-ref="_M/IXGBE_RDMAM_QSC_CNT_RAM">IXGBE_RDMAM_QSC_CNT_RAM</dfn>			6</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_FCOE_RAM" data-ref="_M/IXGBE_RDMAM_QSC_FCOE_RAM">IXGBE_RDMAM_QSC_FCOE_RAM</dfn>		7</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_QUEUE_CNT" data-ref="_M/IXGBE_RDMAM_QSC_QUEUE_CNT">IXGBE_RDMAM_QSC_QUEUE_CNT</dfn>		8</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_QUEUE_RAM" data-ref="_M/IXGBE_RDMAM_QSC_QUEUE_RAM">IXGBE_RDMAM_QSC_QUEUE_RAM</dfn>		0xA</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_RSC_RAM" data-ref="_M/IXGBE_RDMAM_QSC_RSC_RAM">IXGBE_RDMAM_QSC_RSC_RAM</dfn>			0xB</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DESC_COM_FIFO_RANGE" data-ref="_M/IXGBE_RDMAM_DESC_COM_FIFO_RANGE">IXGBE_RDMAM_DESC_COM_FIFO_RANGE</dfn>		135</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DESC_COM_FIFO_COUNT" data-ref="_M/IXGBE_RDMAM_DESC_COM_FIFO_COUNT">IXGBE_RDMAM_DESC_COM_FIFO_COUNT</dfn>		4</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DFC_CMD_FIFO_RANGE" data-ref="_M/IXGBE_RDMAM_DFC_CMD_FIFO_RANGE">IXGBE_RDMAM_DFC_CMD_FIFO_RANGE</dfn>		48</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_DFC_CMD_FIFO_COUNT" data-ref="_M/IXGBE_RDMAM_DFC_CMD_FIFO_COUNT">IXGBE_RDMAM_DFC_CMD_FIFO_COUNT</dfn>		7</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE" data-ref="_M/IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE">IXGBE_RDMAM_RSC_HEADER_ADDR_RANGE</dfn>	32</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT" data-ref="_M/IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT">IXGBE_RDMAM_RSC_HEADER_ADDR_COUNT</dfn>	4</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_TCN_STATUS_RAM_RANGE" data-ref="_M/IXGBE_RDMAM_TCN_STATUS_RAM_RANGE">IXGBE_RDMAM_TCN_STATUS_RAM_RANGE</dfn>	256</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_TCN_STATUS_RAM_COUNT" data-ref="_M/IXGBE_RDMAM_TCN_STATUS_RAM_COUNT">IXGBE_RDMAM_TCN_STATUS_RAM_COUNT</dfn>	9</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_WB_COLL_FIFO_RANGE" data-ref="_M/IXGBE_RDMAM_WB_COLL_FIFO_RANGE">IXGBE_RDMAM_WB_COLL_FIFO_RANGE</dfn>		8</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_WB_COLL_FIFO_COUNT" data-ref="_M/IXGBE_RDMAM_WB_COLL_FIFO_COUNT">IXGBE_RDMAM_WB_COLL_FIFO_COUNT</dfn>		4</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_CNT_RAM_RANGE" data-ref="_M/IXGBE_RDMAM_QSC_CNT_RAM_RANGE">IXGBE_RDMAM_QSC_CNT_RAM_RANGE</dfn>		64</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_CNT_RAM_COUNT" data-ref="_M/IXGBE_RDMAM_QSC_CNT_RAM_COUNT">IXGBE_RDMAM_QSC_CNT_RAM_COUNT</dfn>		4</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_FCOE_RAM_RANGE" data-ref="_M/IXGBE_RDMAM_QSC_FCOE_RAM_RANGE">IXGBE_RDMAM_QSC_FCOE_RAM_RANGE</dfn>		512</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_FCOE_RAM_COUNT" data-ref="_M/IXGBE_RDMAM_QSC_FCOE_RAM_COUNT">IXGBE_RDMAM_QSC_FCOE_RAM_COUNT</dfn>		5</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE" data-ref="_M/IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE">IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE</dfn>		32</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT" data-ref="_M/IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT">IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT</dfn>		4</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE" data-ref="_M/IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE">IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE</dfn>		128</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT" data-ref="_M/IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT">IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT</dfn>		8</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_RSC_RAM_RANGE" data-ref="_M/IXGBE_RDMAM_QSC_RSC_RAM_RANGE">IXGBE_RDMAM_QSC_RSC_RAM_RANGE</dfn>		32</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDMAM_QSC_RSC_RAM_COUNT" data-ref="_M/IXGBE_RDMAM_QSC_RSC_RAM_COUNT">IXGBE_RDMAM_QSC_RSC_RAM_COUNT</dfn>		8</u></td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDESCIC_READY" data-ref="_M/IXGBE_TXDESCIC_READY">IXGBE_TXDESCIC_READY</dfn>	0x80000000</u></td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><i>/* Receive Checksum Control */</i></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCSUM_IPPCSE" data-ref="_M/IXGBE_RXCSUM_IPPCSE">IXGBE_RXCSUM_IPPCSE</dfn>	0x00001000 /* IP payload checksum enable */</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCSUM_PCSD" data-ref="_M/IXGBE_RXCSUM_PCSD">IXGBE_RXCSUM_PCSD</dfn>	0x00002000 /* packet checksum disabled */</u></td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td><i>/* FCRTL Bit Masks */</i></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTL_XONE" data-ref="_M/IXGBE_FCRTL_XONE">IXGBE_FCRTL_XONE</dfn>	0x80000000 /* XON enable */</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCRTH_FCEN" data-ref="_M/IXGBE_FCRTH_FCEN">IXGBE_FCRTH_FCEN</dfn>	0x80000000 /* Packet buffer fc enable */</u></td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><i>/* PAP bit masks*/</i></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PAP_TXPAUSECNT_MASK" data-ref="_M/IXGBE_PAP_TXPAUSECNT_MASK">IXGBE_PAP_TXPAUSECNT_MASK</dfn>	0x0000FFFF /* Pause counter mask */</u></td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td><i>/* RMCS Bit Masks */</i></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS_RRM" data-ref="_M/IXGBE_RMCS_RRM">IXGBE_RMCS_RRM</dfn>			0x00000002 /* Rx Recycle Mode enable */</u></td></tr>
<tr><th id="1352">1352</th><td><i>/* Receive Arbitration Control: 0 Round Robin, 1 DFP */</i></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS_RAC" data-ref="_M/IXGBE_RMCS_RAC">IXGBE_RMCS_RAC</dfn>			0x00000004</u></td></tr>
<tr><th id="1354">1354</th><td><i>/* Deficit Fixed Prio ena */</i></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS_DFP" data-ref="_M/IXGBE_RMCS_DFP">IXGBE_RMCS_DFP</dfn>			IXGBE_RMCS_RAC</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS_TFCE_802_3X" data-ref="_M/IXGBE_RMCS_TFCE_802_3X">IXGBE_RMCS_TFCE_802_3X</dfn>		0x00000008 /* Tx Priority FC ena */</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS_TFCE_PRIORITY" data-ref="_M/IXGBE_RMCS_TFCE_PRIORITY">IXGBE_RMCS_TFCE_PRIORITY</dfn>	0x00000010 /* Tx Priority FC ena */</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RMCS_ARBDIS" data-ref="_M/IXGBE_RMCS_ARBDIS">IXGBE_RMCS_ARBDIS</dfn>		0x00000040 /* Arbitration disable bit */</u></td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td><i>/* FCCFG Bit Masks */</i></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCCFG_TFCE_802_3X" data-ref="_M/IXGBE_FCCFG_TFCE_802_3X">IXGBE_FCCFG_TFCE_802_3X</dfn>		0x00000008 /* Tx link FC enable */</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCCFG_TFCE_PRIORITY" data-ref="_M/IXGBE_FCCFG_TFCE_PRIORITY">IXGBE_FCCFG_TFCE_PRIORITY</dfn>	0x00000010 /* Tx priority FC enable */</u></td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td><i>/* Interrupt register bitmasks */</i></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><i>/* Extended Interrupt Cause Read */</i></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_RTX_QUEUE" data-ref="_M/IXGBE_EICR_RTX_QUEUE">IXGBE_EICR_RTX_QUEUE</dfn>	0x0000FFFF /* RTx Queue Interrupt */</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_FLOW_DIR" data-ref="_M/IXGBE_EICR_FLOW_DIR">IXGBE_EICR_FLOW_DIR</dfn>	0x00010000 /* FDir Exception */</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_RX_MISS" data-ref="_M/IXGBE_EICR_RX_MISS">IXGBE_EICR_RX_MISS</dfn>	0x00020000 /* Packet Buffer Overrun */</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_PCI" data-ref="_M/IXGBE_EICR_PCI">IXGBE_EICR_PCI</dfn>		0x00040000 /* PCI Exception */</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_MAILBOX" data-ref="_M/IXGBE_EICR_MAILBOX">IXGBE_EICR_MAILBOX</dfn>	0x00080000 /* VF to PF Mailbox Interrupt */</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_LSC" data-ref="_M/IXGBE_EICR_LSC">IXGBE_EICR_LSC</dfn>		0x00100000 /* Link Status Change */</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_LINKSEC" data-ref="_M/IXGBE_EICR_LINKSEC">IXGBE_EICR_LINKSEC</dfn>	0x00200000 /* PN Threshold */</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_MNG" data-ref="_M/IXGBE_EICR_MNG">IXGBE_EICR_MNG</dfn>		0x00400000 /* Manageability Event Interrupt */</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_TS" data-ref="_M/IXGBE_EICR_TS">IXGBE_EICR_TS</dfn>		0x00800000 /* Thermal Sensor Event */</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_GPI_SDP0" data-ref="_M/IXGBE_EICR_GPI_SDP0">IXGBE_EICR_GPI_SDP0</dfn>	0x01000000 /* Gen Purpose Interrupt on SDP0 */</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_GPI_SDP1" data-ref="_M/IXGBE_EICR_GPI_SDP1">IXGBE_EICR_GPI_SDP1</dfn>	0x02000000 /* Gen Purpose Interrupt on SDP1 */</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_GPI_SDP2" data-ref="_M/IXGBE_EICR_GPI_SDP2">IXGBE_EICR_GPI_SDP2</dfn>	0x04000000 /* Gen Purpose Interrupt on SDP2 */</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_ECC" data-ref="_M/IXGBE_EICR_ECC">IXGBE_EICR_ECC</dfn>		0x10000000 /* ECC Error */</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_PBUR" data-ref="_M/IXGBE_EICR_PBUR">IXGBE_EICR_PBUR</dfn>		0x10000000 /* Packet Buffer Handler Error */</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_DHER" data-ref="_M/IXGBE_EICR_DHER">IXGBE_EICR_DHER</dfn>		0x20000000 /* Descriptor Handler Error */</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_TCP_TIMER" data-ref="_M/IXGBE_EICR_TCP_TIMER">IXGBE_EICR_TCP_TIMER</dfn>	0x40000000 /* TCP Timer */</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICR_OTHER" data-ref="_M/IXGBE_EICR_OTHER">IXGBE_EICR_OTHER</dfn>	0x80000000 /* Interrupt Cause Active */</u></td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td><i>/* Extended Interrupt Cause Set */</i></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_RTX_QUEUE" data-ref="_M/IXGBE_EICS_RTX_QUEUE">IXGBE_EICS_RTX_QUEUE</dfn>	IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_FLOW_DIR" data-ref="_M/IXGBE_EICS_FLOW_DIR">IXGBE_EICS_FLOW_DIR</dfn>	IXGBE_EICR_FLOW_DIR  /* FDir Exception */</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_RX_MISS" data-ref="_M/IXGBE_EICS_RX_MISS">IXGBE_EICS_RX_MISS</dfn>	IXGBE_EICR_RX_MISS   /* Pkt Buffer Overrun */</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_PCI" data-ref="_M/IXGBE_EICS_PCI">IXGBE_EICS_PCI</dfn>		IXGBE_EICR_PCI /* PCI Exception */</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_MAILBOX" data-ref="_M/IXGBE_EICS_MAILBOX">IXGBE_EICS_MAILBOX</dfn>	IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_LSC" data-ref="_M/IXGBE_EICS_LSC">IXGBE_EICS_LSC</dfn>		IXGBE_EICR_LSC /* Link Status Change */</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_MNG" data-ref="_M/IXGBE_EICS_MNG">IXGBE_EICS_MNG</dfn>		IXGBE_EICR_MNG /* MNG Event Interrupt */</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_GPI_SDP0" data-ref="_M/IXGBE_EICS_GPI_SDP0">IXGBE_EICS_GPI_SDP0</dfn>	IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_GPI_SDP1" data-ref="_M/IXGBE_EICS_GPI_SDP1">IXGBE_EICS_GPI_SDP1</dfn>	IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_GPI_SDP2" data-ref="_M/IXGBE_EICS_GPI_SDP2">IXGBE_EICS_GPI_SDP2</dfn>	IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_ECC" data-ref="_M/IXGBE_EICS_ECC">IXGBE_EICS_ECC</dfn>		IXGBE_EICR_ECC /* ECC Error */</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_PBUR" data-ref="_M/IXGBE_EICS_PBUR">IXGBE_EICS_PBUR</dfn>		IXGBE_EICR_PBUR /* Pkt Buf Handler Err */</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_DHER" data-ref="_M/IXGBE_EICS_DHER">IXGBE_EICS_DHER</dfn>		IXGBE_EICR_DHER /* Desc Handler Error */</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_TCP_TIMER" data-ref="_M/IXGBE_EICS_TCP_TIMER">IXGBE_EICS_TCP_TIMER</dfn>	IXGBE_EICR_TCP_TIMER /* TCP Timer */</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EICS_OTHER" data-ref="_M/IXGBE_EICS_OTHER">IXGBE_EICS_OTHER</dfn>	IXGBE_EICR_OTHER /* INT Cause Active */</u></td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td><i>/* Extended Interrupt Mask Set */</i></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_RTX_QUEUE" data-ref="_M/IXGBE_EIMS_RTX_QUEUE">IXGBE_EIMS_RTX_QUEUE</dfn>	IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_FLOW_DIR" data-ref="_M/IXGBE_EIMS_FLOW_DIR">IXGBE_EIMS_FLOW_DIR</dfn>	IXGBE_EICR_FLOW_DIR /* FDir Exception */</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_RX_MISS" data-ref="_M/IXGBE_EIMS_RX_MISS">IXGBE_EIMS_RX_MISS</dfn>	IXGBE_EICR_RX_MISS /* Packet Buffer Overrun */</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_PCI" data-ref="_M/IXGBE_EIMS_PCI">IXGBE_EIMS_PCI</dfn>		IXGBE_EICR_PCI /* PCI Exception */</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_MAILBOX" data-ref="_M/IXGBE_EIMS_MAILBOX">IXGBE_EIMS_MAILBOX</dfn>	IXGBE_EICR_MAILBOX   /* VF to PF Mailbox Int */</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_LSC" data-ref="_M/IXGBE_EIMS_LSC">IXGBE_EIMS_LSC</dfn>		IXGBE_EICR_LSC /* Link Status Change */</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_MNG" data-ref="_M/IXGBE_EIMS_MNG">IXGBE_EIMS_MNG</dfn>		IXGBE_EICR_MNG /* MNG Event Interrupt */</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_TS" data-ref="_M/IXGBE_EIMS_TS">IXGBE_EIMS_TS</dfn>		IXGBE_EICR_TS /* Thermal Sensor Event */</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_GPI_SDP0" data-ref="_M/IXGBE_EIMS_GPI_SDP0">IXGBE_EIMS_GPI_SDP0</dfn>	IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_GPI_SDP1" data-ref="_M/IXGBE_EIMS_GPI_SDP1">IXGBE_EIMS_GPI_SDP1</dfn>	IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_GPI_SDP2" data-ref="_M/IXGBE_EIMS_GPI_SDP2">IXGBE_EIMS_GPI_SDP2</dfn>	IXGBE_EICR_GPI_SDP2 /* SDP2 Gen Purpose Int */</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_ECC" data-ref="_M/IXGBE_EIMS_ECC">IXGBE_EIMS_ECC</dfn>		IXGBE_EICR_ECC /* ECC Error */</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_PBUR" data-ref="_M/IXGBE_EIMS_PBUR">IXGBE_EIMS_PBUR</dfn>		IXGBE_EICR_PBUR /* Pkt Buf Handler Err */</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_DHER" data-ref="_M/IXGBE_EIMS_DHER">IXGBE_EIMS_DHER</dfn>		IXGBE_EICR_DHER /* Descr Handler Error */</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_TCP_TIMER" data-ref="_M/IXGBE_EIMS_TCP_TIMER">IXGBE_EIMS_TCP_TIMER</dfn>	IXGBE_EICR_TCP_TIMER /* TCP Timer */</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_OTHER" data-ref="_M/IXGBE_EIMS_OTHER">IXGBE_EIMS_OTHER</dfn>	IXGBE_EICR_OTHER /* INT Cause Active */</u></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><i>/* Extended Interrupt Mask Clear */</i></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_RTX_QUEUE" data-ref="_M/IXGBE_EIMC_RTX_QUEUE">IXGBE_EIMC_RTX_QUEUE</dfn>	IXGBE_EICR_RTX_QUEUE /* RTx Queue Interrupt */</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_FLOW_DIR" data-ref="_M/IXGBE_EIMC_FLOW_DIR">IXGBE_EIMC_FLOW_DIR</dfn>	IXGBE_EICR_FLOW_DIR /* FDir Exception */</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_RX_MISS" data-ref="_M/IXGBE_EIMC_RX_MISS">IXGBE_EIMC_RX_MISS</dfn>	IXGBE_EICR_RX_MISS /* Packet Buffer Overrun */</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_PCI" data-ref="_M/IXGBE_EIMC_PCI">IXGBE_EIMC_PCI</dfn>		IXGBE_EICR_PCI /* PCI Exception */</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_MAILBOX" data-ref="_M/IXGBE_EIMC_MAILBOX">IXGBE_EIMC_MAILBOX</dfn>	IXGBE_EICR_MAILBOX /* VF to PF Mailbox Int */</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_LSC" data-ref="_M/IXGBE_EIMC_LSC">IXGBE_EIMC_LSC</dfn>		IXGBE_EICR_LSC /* Link Status Change */</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_MNG" data-ref="_M/IXGBE_EIMC_MNG">IXGBE_EIMC_MNG</dfn>		IXGBE_EICR_MNG /* MNG Event Interrupt */</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_GPI_SDP0" data-ref="_M/IXGBE_EIMC_GPI_SDP0">IXGBE_EIMC_GPI_SDP0</dfn>	IXGBE_EICR_GPI_SDP0 /* SDP0 Gen Purpose Int */</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_GPI_SDP1" data-ref="_M/IXGBE_EIMC_GPI_SDP1">IXGBE_EIMC_GPI_SDP1</dfn>	IXGBE_EICR_GPI_SDP1 /* SDP1 Gen Purpose Int */</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_GPI_SDP2" data-ref="_M/IXGBE_EIMC_GPI_SDP2">IXGBE_EIMC_GPI_SDP2</dfn>	IXGBE_EICR_GPI_SDP2  /* SDP2 Gen Purpose Int */</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_ECC" data-ref="_M/IXGBE_EIMC_ECC">IXGBE_EIMC_ECC</dfn>		IXGBE_EICR_ECC /* ECC Error */</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_PBUR" data-ref="_M/IXGBE_EIMC_PBUR">IXGBE_EIMC_PBUR</dfn>		IXGBE_EICR_PBUR /* Pkt Buf Handler Err */</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_DHER" data-ref="_M/IXGBE_EIMC_DHER">IXGBE_EIMC_DHER</dfn>		IXGBE_EICR_DHER /* Desc Handler Err */</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_TCP_TIMER" data-ref="_M/IXGBE_EIMC_TCP_TIMER">IXGBE_EIMC_TCP_TIMER</dfn>	IXGBE_EICR_TCP_TIMER /* TCP Timer */</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMC_OTHER" data-ref="_M/IXGBE_EIMC_OTHER">IXGBE_EIMC_OTHER</dfn>	IXGBE_EICR_OTHER /* INT Cause Active */</u></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EIMS_ENABLE_MASK" data-ref="_M/IXGBE_EIMS_ENABLE_MASK">IXGBE_EIMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="1438">1438</th><td><u>				IXGBE_EIMS_RTX_QUEUE	| \</u></td></tr>
<tr><th id="1439">1439</th><td><u>				IXGBE_EIMS_LSC		| \</u></td></tr>
<tr><th id="1440">1440</th><td><u>				IXGBE_EIMS_TCP_TIMER	| \</u></td></tr>
<tr><th id="1441">1441</th><td><u>				IXGBE_EIMS_OTHER)</u></td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td><i>/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</i></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_PORT_IM_EN" data-ref="_M/IXGBE_IMIR_PORT_IM_EN">IXGBE_IMIR_PORT_IM_EN</dfn>	0x00010000  /* TCP port enable */</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_PORT_BP" data-ref="_M/IXGBE_IMIR_PORT_BP">IXGBE_IMIR_PORT_BP</dfn>	0x00020000  /* TCP port check bypass */</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_SIZE_BP" data-ref="_M/IXGBE_IMIREXT_SIZE_BP">IXGBE_IMIREXT_SIZE_BP</dfn>	0x00001000  /* Packet size bypass */</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_URG" data-ref="_M/IXGBE_IMIREXT_CTRL_URG">IXGBE_IMIREXT_CTRL_URG</dfn>	0x00002000  /* Check URG bit in header */</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_ACK" data-ref="_M/IXGBE_IMIREXT_CTRL_ACK">IXGBE_IMIREXT_CTRL_ACK</dfn>	0x00004000  /* Check ACK bit in header */</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_PSH" data-ref="_M/IXGBE_IMIREXT_CTRL_PSH">IXGBE_IMIREXT_CTRL_PSH</dfn>	0x00008000  /* Check PSH bit in header */</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_RST" data-ref="_M/IXGBE_IMIREXT_CTRL_RST">IXGBE_IMIREXT_CTRL_RST</dfn>	0x00010000  /* Check RST bit in header */</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_SYN" data-ref="_M/IXGBE_IMIREXT_CTRL_SYN">IXGBE_IMIREXT_CTRL_SYN</dfn>	0x00020000  /* Check SYN bit in header */</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_FIN" data-ref="_M/IXGBE_IMIREXT_CTRL_FIN">IXGBE_IMIREXT_CTRL_FIN</dfn>	0x00040000  /* Check FIN bit in header */</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIREXT_CTRL_BP" data-ref="_M/IXGBE_IMIREXT_CTRL_BP">IXGBE_IMIREXT_CTRL_BP</dfn>	0x00080000  /* Bypass check of control bits */</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_SIZE_BP_82599" data-ref="_M/IXGBE_IMIR_SIZE_BP_82599">IXGBE_IMIR_SIZE_BP_82599</dfn>	0x00001000 /* Packet size bypass */</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_URG_82599" data-ref="_M/IXGBE_IMIR_CTRL_URG_82599">IXGBE_IMIR_CTRL_URG_82599</dfn>	0x00002000 /* Check URG bit in header */</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_ACK_82599" data-ref="_M/IXGBE_IMIR_CTRL_ACK_82599">IXGBE_IMIR_CTRL_ACK_82599</dfn>	0x00004000 /* Check ACK bit in header */</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_PSH_82599" data-ref="_M/IXGBE_IMIR_CTRL_PSH_82599">IXGBE_IMIR_CTRL_PSH_82599</dfn>	0x00008000 /* Check PSH bit in header */</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_RST_82599" data-ref="_M/IXGBE_IMIR_CTRL_RST_82599">IXGBE_IMIR_CTRL_RST_82599</dfn>	0x00010000 /* Check RST bit in header */</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_SYN_82599" data-ref="_M/IXGBE_IMIR_CTRL_SYN_82599">IXGBE_IMIR_CTRL_SYN_82599</dfn>	0x00020000 /* Check SYN bit in header */</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_FIN_82599" data-ref="_M/IXGBE_IMIR_CTRL_FIN_82599">IXGBE_IMIR_CTRL_FIN_82599</dfn>	0x00040000 /* Check FIN bit in header */</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_CTRL_BP_82599" data-ref="_M/IXGBE_IMIR_CTRL_BP_82599">IXGBE_IMIR_CTRL_BP_82599</dfn>	0x00080000 /* Bypass chk of ctrl bits */</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_LLI_EN_82599" data-ref="_M/IXGBE_IMIR_LLI_EN_82599">IXGBE_IMIR_LLI_EN_82599</dfn>		0x00100000 /* Enables low latency Int */</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_RX_QUEUE_MASK_82599" data-ref="_M/IXGBE_IMIR_RX_QUEUE_MASK_82599">IXGBE_IMIR_RX_QUEUE_MASK_82599</dfn>	0x0000007F /* Rx Queue Mask */</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIR_RX_QUEUE_SHIFT_82599" data-ref="_M/IXGBE_IMIR_RX_QUEUE_SHIFT_82599">IXGBE_IMIR_RX_QUEUE_SHIFT_82599</dfn>	21 /* Rx Queue Shift */</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIRVP_PRIORITY_MASK" data-ref="_M/IXGBE_IMIRVP_PRIORITY_MASK">IXGBE_IMIRVP_PRIORITY_MASK</dfn>	0x00000007 /* VLAN priority mask */</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IMIRVP_PRIORITY_EN" data-ref="_M/IXGBE_IMIRVP_PRIORITY_EN">IXGBE_IMIRVP_PRIORITY_EN</dfn>	0x00000008 /* VLAN priority enable */</u></td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_FTQF_FILTERS" data-ref="_M/IXGBE_MAX_FTQF_FILTERS">IXGBE_MAX_FTQF_FILTERS</dfn>		128</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PROTOCOL_MASK" data-ref="_M/IXGBE_FTQF_PROTOCOL_MASK">IXGBE_FTQF_PROTOCOL_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PROTOCOL_TCP" data-ref="_M/IXGBE_FTQF_PROTOCOL_TCP">IXGBE_FTQF_PROTOCOL_TCP</dfn>		0x00000000</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PROTOCOL_UDP" data-ref="_M/IXGBE_FTQF_PROTOCOL_UDP">IXGBE_FTQF_PROTOCOL_UDP</dfn>		0x00000001</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PROTOCOL_SCTP" data-ref="_M/IXGBE_FTQF_PROTOCOL_SCTP">IXGBE_FTQF_PROTOCOL_SCTP</dfn>	2</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PRIORITY_MASK" data-ref="_M/IXGBE_FTQF_PRIORITY_MASK">IXGBE_FTQF_PRIORITY_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PRIORITY_SHIFT" data-ref="_M/IXGBE_FTQF_PRIORITY_SHIFT">IXGBE_FTQF_PRIORITY_SHIFT</dfn>	2</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_POOL_MASK" data-ref="_M/IXGBE_FTQF_POOL_MASK">IXGBE_FTQF_POOL_MASK</dfn>		0x0000003F</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_POOL_SHIFT" data-ref="_M/IXGBE_FTQF_POOL_SHIFT">IXGBE_FTQF_POOL_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_5TUPLE_MASK_MASK" data-ref="_M/IXGBE_FTQF_5TUPLE_MASK_MASK">IXGBE_FTQF_5TUPLE_MASK_MASK</dfn>	0x0000001F</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_5TUPLE_MASK_SHIFT" data-ref="_M/IXGBE_FTQF_5TUPLE_MASK_SHIFT">IXGBE_FTQF_5TUPLE_MASK_SHIFT</dfn>	25</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_SOURCE_ADDR_MASK" data-ref="_M/IXGBE_FTQF_SOURCE_ADDR_MASK">IXGBE_FTQF_SOURCE_ADDR_MASK</dfn>	0x1E</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_DEST_ADDR_MASK" data-ref="_M/IXGBE_FTQF_DEST_ADDR_MASK">IXGBE_FTQF_DEST_ADDR_MASK</dfn>	0x1D</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_SOURCE_PORT_MASK" data-ref="_M/IXGBE_FTQF_SOURCE_PORT_MASK">IXGBE_FTQF_SOURCE_PORT_MASK</dfn>	0x1B</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_DEST_PORT_MASK" data-ref="_M/IXGBE_FTQF_DEST_PORT_MASK">IXGBE_FTQF_DEST_PORT_MASK</dfn>	0x17</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_PROTOCOL_COMP_MASK" data-ref="_M/IXGBE_FTQF_PROTOCOL_COMP_MASK">IXGBE_FTQF_PROTOCOL_COMP_MASK</dfn>	0x0F</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_POOL_MASK_EN" data-ref="_M/IXGBE_FTQF_POOL_MASK_EN">IXGBE_FTQF_POOL_MASK_EN</dfn>		0x40000000</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FTQF_QUEUE_ENABLE" data-ref="_M/IXGBE_FTQF_QUEUE_ENABLE">IXGBE_FTQF_QUEUE_ENABLE</dfn>		0x80000000</u></td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td><i>/* Interrupt clear mask */</i></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IRQ_CLEAR_MASK" data-ref="_M/IXGBE_IRQ_CLEAR_MASK">IXGBE_IRQ_CLEAR_MASK</dfn>	0xFFFFFFFF</u></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><i>/* Interrupt Vector Allocation Registers */</i></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_REG_NUM" data-ref="_M/IXGBE_IVAR_REG_NUM">IXGBE_IVAR_REG_NUM</dfn>		25</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_REG_NUM_82599" data-ref="_M/IXGBE_IVAR_REG_NUM_82599">IXGBE_IVAR_REG_NUM_82599</dfn>	64</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_TXRX_ENTRY" data-ref="_M/IXGBE_IVAR_TXRX_ENTRY">IXGBE_IVAR_TXRX_ENTRY</dfn>		96</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_RX_ENTRY" data-ref="_M/IXGBE_IVAR_RX_ENTRY">IXGBE_IVAR_RX_ENTRY</dfn>		64</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_RX_QUEUE" data-ref="_M/IXGBE_IVAR_RX_QUEUE">IXGBE_IVAR_RX_QUEUE</dfn>(_i)		(0 + (_i))</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_TX_QUEUE" data-ref="_M/IXGBE_IVAR_TX_QUEUE">IXGBE_IVAR_TX_QUEUE</dfn>(_i)		(64 + (_i))</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_TX_ENTRY" data-ref="_M/IXGBE_IVAR_TX_ENTRY">IXGBE_IVAR_TX_ENTRY</dfn>		32</u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_TCP_TIMER_INDEX" data-ref="_M/IXGBE_IVAR_TCP_TIMER_INDEX">IXGBE_IVAR_TCP_TIMER_INDEX</dfn>	96 /* 0 based index */</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_OTHER_CAUSES_INDEX" data-ref="_M/IXGBE_IVAR_OTHER_CAUSES_INDEX">IXGBE_IVAR_OTHER_CAUSES_INDEX</dfn>	97 /* 0 based index */</u></td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MSIX_VECTOR" data-ref="_M/IXGBE_MSIX_VECTOR">IXGBE_MSIX_VECTOR</dfn>(_i)		(0 + (_i))</u></td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IVAR_ALLOC_VAL" data-ref="_M/IXGBE_IVAR_ALLOC_VAL">IXGBE_IVAR_ALLOC_VAL</dfn>		0x80 /* Interrupt Allocation valid */</u></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td><i>/* ETYPE Queue Filter/Select Bit Masks */</i></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_ETQF_FILTERS" data-ref="_M/IXGBE_MAX_ETQF_FILTERS">IXGBE_MAX_ETQF_FILTERS</dfn>		8</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_FCOE" data-ref="_M/IXGBE_ETQF_FCOE">IXGBE_ETQF_FCOE</dfn>			0x08000000 /* bit 27 */</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_BCN" data-ref="_M/IXGBE_ETQF_BCN">IXGBE_ETQF_BCN</dfn>			0x10000000 /* bit 28 */</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_1588" data-ref="_M/IXGBE_ETQF_1588">IXGBE_ETQF_1588</dfn>			0x40000000 /* bit 30 */</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_FILTER_EN" data-ref="_M/IXGBE_ETQF_FILTER_EN">IXGBE_ETQF_FILTER_EN</dfn>		0x80000000 /* bit 31 */</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_POOL_ENABLE" data-ref="_M/IXGBE_ETQF_POOL_ENABLE">IXGBE_ETQF_POOL_ENABLE</dfn>		(1 &lt;&lt; 26) /* bit 26 */</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQS_RX_QUEUE" data-ref="_M/IXGBE_ETQS_RX_QUEUE">IXGBE_ETQS_RX_QUEUE</dfn>		0x007F0000 /* bits 22:16 */</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQS_RX_QUEUE_SHIFT" data-ref="_M/IXGBE_ETQS_RX_QUEUE_SHIFT">IXGBE_ETQS_RX_QUEUE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQS_LLI" data-ref="_M/IXGBE_ETQS_LLI">IXGBE_ETQS_LLI</dfn>			0x20000000 /* bit 29 */</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQS_QUEUE_EN" data-ref="_M/IXGBE_ETQS_QUEUE_EN">IXGBE_ETQS_QUEUE_EN</dfn>		0x80000000 /* bit 31 */</u></td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td><i>/*</i></td></tr>
<tr><th id="1520">1520</th><td><i> * ETQF filter list: one static filter per filter consumer. This is</i></td></tr>
<tr><th id="1521">1521</th><td><i> *		   to avoid filter collisions later. Add new filters</i></td></tr>
<tr><th id="1522">1522</th><td><i> *		   here!!</i></td></tr>
<tr><th id="1523">1523</th><td><i> *</i></td></tr>
<tr><th id="1524">1524</th><td><i> * Current filters:</i></td></tr>
<tr><th id="1525">1525</th><td><i> *	EAPOL 802.1x (0x888e): Filter 0</i></td></tr>
<tr><th id="1526">1526</th><td><i> *	FCoE (0x8906):	 Filter 2</i></td></tr>
<tr><th id="1527">1527</th><td><i> *	1588 (0x88f7):	 Filter 3</i></td></tr>
<tr><th id="1528">1528</th><td><i> *	FIP  (0x8914):	 Filter 4</i></td></tr>
<tr><th id="1529">1529</th><td><i> */</i></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_FILTER_EAPOL" data-ref="_M/IXGBE_ETQF_FILTER_EAPOL">IXGBE_ETQF_FILTER_EAPOL</dfn>		0</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_FILTER_FCOE" data-ref="_M/IXGBE_ETQF_FILTER_FCOE">IXGBE_ETQF_FILTER_FCOE</dfn>		2</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_FILTER_1588" data-ref="_M/IXGBE_ETQF_FILTER_1588">IXGBE_ETQF_FILTER_1588</dfn>		3</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETQF_FILTER_FIP" data-ref="_M/IXGBE_ETQF_FILTER_FIP">IXGBE_ETQF_FILTER_FIP</dfn>		4</u></td></tr>
<tr><th id="1534">1534</th><td><i>/* VLAN Control Bit Masks */</i></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLNCTRL_VET" data-ref="_M/IXGBE_VLNCTRL_VET">IXGBE_VLNCTRL_VET</dfn>		0x0000FFFF  /* bits 0-15 */</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLNCTRL_CFI" data-ref="_M/IXGBE_VLNCTRL_CFI">IXGBE_VLNCTRL_CFI</dfn>		0x10000000  /* bit 28 */</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLNCTRL_CFIEN" data-ref="_M/IXGBE_VLNCTRL_CFIEN">IXGBE_VLNCTRL_CFIEN</dfn>		0x20000000  /* bit 29 */</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLNCTRL_VFE" data-ref="_M/IXGBE_VLNCTRL_VFE">IXGBE_VLNCTRL_VFE</dfn>		0x40000000  /* bit 30 */</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLNCTRL_VME" data-ref="_M/IXGBE_VLNCTRL_VME">IXGBE_VLNCTRL_VME</dfn>		0x80000000  /* bit 31 */</u></td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td><i>/* VLAN pool filtering masks */</i></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLVF_VIEN" data-ref="_M/IXGBE_VLVF_VIEN">IXGBE_VLVF_VIEN</dfn>			0x80000000  /* filter is valid */</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLVF_ENTRIES" data-ref="_M/IXGBE_VLVF_ENTRIES">IXGBE_VLVF_ENTRIES</dfn>		64</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VLVF_VLANID_MASK" data-ref="_M/IXGBE_VLVF_VLANID_MASK">IXGBE_VLVF_VLANID_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="1545">1545</th><td><i>/* Per VF Port VLAN insertion rules */</i></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMVIR_VLANA_DEFAULT" data-ref="_M/IXGBE_VMVIR_VLANA_DEFAULT">IXGBE_VMVIR_VLANA_DEFAULT</dfn>	0x40000000 /* Always use default VLAN */</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VMVIR_VLANA_NEVER" data-ref="_M/IXGBE_VMVIR_VLANA_NEVER">IXGBE_VMVIR_VLANA_NEVER</dfn>		0x80000000 /* Never insert VLAN tag */</u></td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETHERNET_IEEE_VLAN_TYPE" data-ref="_M/IXGBE_ETHERNET_IEEE_VLAN_TYPE">IXGBE_ETHERNET_IEEE_VLAN_TYPE</dfn>	0x8100  /* 802.1q protocol */</u></td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td><i>/* STATUS Bit Masks */</i></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS_LAN_ID" data-ref="_M/IXGBE_STATUS_LAN_ID">IXGBE_STATUS_LAN_ID</dfn>		0x0000000C /* LAN ID */</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS_LAN_ID_SHIFT" data-ref="_M/IXGBE_STATUS_LAN_ID_SHIFT">IXGBE_STATUS_LAN_ID_SHIFT</dfn>	2 /* LAN ID Shift*/</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS_GIO" data-ref="_M/IXGBE_STATUS_GIO">IXGBE_STATUS_GIO</dfn>		0x00080000 /* GIO Master Ena Status */</u></td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS_LAN_ID_0" data-ref="_M/IXGBE_STATUS_LAN_ID_0">IXGBE_STATUS_LAN_ID_0</dfn>	0x00000000 /* LAN ID 0 */</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS_LAN_ID_1" data-ref="_M/IXGBE_STATUS_LAN_ID_1">IXGBE_STATUS_LAN_ID_1</dfn>	0x00000004 /* LAN ID 1 */</u></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><i>/* ESDP Bit Masks */</i></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP0" data-ref="_M/IXGBE_ESDP_SDP0">IXGBE_ESDP_SDP0</dfn>		0x00000001 /* SDP0 Data Value */</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP1" data-ref="_M/IXGBE_ESDP_SDP1">IXGBE_ESDP_SDP1</dfn>		0x00000002 /* SDP1 Data Value */</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP2" data-ref="_M/IXGBE_ESDP_SDP2">IXGBE_ESDP_SDP2</dfn>		0x00000004 /* SDP2 Data Value */</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP3" data-ref="_M/IXGBE_ESDP_SDP3">IXGBE_ESDP_SDP3</dfn>		0x00000008 /* SDP3 Data Value */</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP4" data-ref="_M/IXGBE_ESDP_SDP4">IXGBE_ESDP_SDP4</dfn>		0x00000010 /* SDP4 Data Value */</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP5" data-ref="_M/IXGBE_ESDP_SDP5">IXGBE_ESDP_SDP5</dfn>		0x00000020 /* SDP5 Data Value */</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP6" data-ref="_M/IXGBE_ESDP_SDP6">IXGBE_ESDP_SDP6</dfn>		0x00000040 /* SDP6 Data Value */</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP0_DIR" data-ref="_M/IXGBE_ESDP_SDP0_DIR">IXGBE_ESDP_SDP0_DIR</dfn>	0x00000100 /* SDP0 IO direction */</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP1_DIR" data-ref="_M/IXGBE_ESDP_SDP1_DIR">IXGBE_ESDP_SDP1_DIR</dfn>	0x00000200 /* SDP1 IO direction */</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP4_DIR" data-ref="_M/IXGBE_ESDP_SDP4_DIR">IXGBE_ESDP_SDP4_DIR</dfn>	0x00001000 /* SDP4 IO direction */</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP5_DIR" data-ref="_M/IXGBE_ESDP_SDP5_DIR">IXGBE_ESDP_SDP5_DIR</dfn>	0x00002000 /* SDP5 IO direction */</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP0_NATIVE" data-ref="_M/IXGBE_ESDP_SDP0_NATIVE">IXGBE_ESDP_SDP0_NATIVE</dfn>	0x00010000 /* SDP0 IO mode */</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ESDP_SDP1_NATIVE" data-ref="_M/IXGBE_ESDP_SDP1_NATIVE">IXGBE_ESDP_SDP1_NATIVE</dfn>	0x00020000 /* SDP1 IO mode */</u></td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td><i>/* LEDCTL Bit Masks */</i></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_IVRT_BASE" data-ref="_M/IXGBE_LED_IVRT_BASE">IXGBE_LED_IVRT_BASE</dfn>		0x00000040</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_BLINK_BASE" data-ref="_M/IXGBE_LED_BLINK_BASE">IXGBE_LED_BLINK_BASE</dfn>		0x00000080</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_MODE_MASK_BASE" data-ref="_M/IXGBE_LED_MODE_MASK_BASE">IXGBE_LED_MODE_MASK_BASE</dfn>	0x0000000F</u></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_OFFSET" data-ref="_M/IXGBE_LED_OFFSET">IXGBE_LED_OFFSET</dfn>(_base, _i)	(_base &lt;&lt; (8 * (_i)))</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_MODE_SHIFT" data-ref="_M/IXGBE_LED_MODE_SHIFT">IXGBE_LED_MODE_SHIFT</dfn>(_i)	(8*(_i))</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_IVRT" data-ref="_M/IXGBE_LED_IVRT">IXGBE_LED_IVRT</dfn>(_i)	IXGBE_LED_OFFSET(IXGBE_LED_IVRT_BASE, _i)</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_BLINK" data-ref="_M/IXGBE_LED_BLINK">IXGBE_LED_BLINK</dfn>(_i)	IXGBE_LED_OFFSET(IXGBE_LED_BLINK_BASE, _i)</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_MODE_MASK" data-ref="_M/IXGBE_LED_MODE_MASK">IXGBE_LED_MODE_MASK</dfn>(_i)	IXGBE_LED_OFFSET(IXGBE_LED_MODE_MASK_BASE, _i)</u></td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><i>/* LED modes */</i></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_LINK_UP" data-ref="_M/IXGBE_LED_LINK_UP">IXGBE_LED_LINK_UP</dfn>	0x0</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_LINK_10G" data-ref="_M/IXGBE_LED_LINK_10G">IXGBE_LED_LINK_10G</dfn>	0x1</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_MAC" data-ref="_M/IXGBE_LED_MAC">IXGBE_LED_MAC</dfn>		0x2</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_FILTER" data-ref="_M/IXGBE_LED_FILTER">IXGBE_LED_FILTER</dfn>	0x3</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_LINK_ACTIVE" data-ref="_M/IXGBE_LED_LINK_ACTIVE">IXGBE_LED_LINK_ACTIVE</dfn>	0x4</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_LINK_1G" data-ref="_M/IXGBE_LED_LINK_1G">IXGBE_LED_LINK_1G</dfn>	0x5</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_ON" data-ref="_M/IXGBE_LED_ON">IXGBE_LED_ON</dfn>		0xE</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LED_OFF" data-ref="_M/IXGBE_LED_OFF">IXGBE_LED_OFF</dfn>		0xF</u></td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><i>/* AUTOC Bit Masks */</i></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_KX4_KX_SUPP_MASK" data-ref="_M/IXGBE_AUTOC_KX4_KX_SUPP_MASK">IXGBE_AUTOC_KX4_KX_SUPP_MASK</dfn> 0xC0000000</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_KX4_SUPP" data-ref="_M/IXGBE_AUTOC_KX4_SUPP">IXGBE_AUTOC_KX4_SUPP</dfn>	0x80000000</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_KX_SUPP" data-ref="_M/IXGBE_AUTOC_KX_SUPP">IXGBE_AUTOC_KX_SUPP</dfn>	0x40000000</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_PAUSE" data-ref="_M/IXGBE_AUTOC_PAUSE">IXGBE_AUTOC_PAUSE</dfn>	0x30000000</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_ASM_PAUSE" data-ref="_M/IXGBE_AUTOC_ASM_PAUSE">IXGBE_AUTOC_ASM_PAUSE</dfn>	0x20000000</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_SYM_PAUSE" data-ref="_M/IXGBE_AUTOC_SYM_PAUSE">IXGBE_AUTOC_SYM_PAUSE</dfn>	0x10000000</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_RF" data-ref="_M/IXGBE_AUTOC_RF">IXGBE_AUTOC_RF</dfn>		0x08000000</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_PD_TMR" data-ref="_M/IXGBE_AUTOC_PD_TMR">IXGBE_AUTOC_PD_TMR</dfn>	0x06000000</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_AN_RX_LOOSE" data-ref="_M/IXGBE_AUTOC_AN_RX_LOOSE">IXGBE_AUTOC_AN_RX_LOOSE</dfn>	0x01000000</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_AN_RX_DRIFT" data-ref="_M/IXGBE_AUTOC_AN_RX_DRIFT">IXGBE_AUTOC_AN_RX_DRIFT</dfn>	0x00800000</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_AN_RX_ALIGN" data-ref="_M/IXGBE_AUTOC_AN_RX_ALIGN">IXGBE_AUTOC_AN_RX_ALIGN</dfn>	0x007C0000</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_FECA" data-ref="_M/IXGBE_AUTOC_FECA">IXGBE_AUTOC_FECA</dfn>	0x00040000</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_FECR" data-ref="_M/IXGBE_AUTOC_FECR">IXGBE_AUTOC_FECR</dfn>	0x00020000</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_KR_SUPP" data-ref="_M/IXGBE_AUTOC_KR_SUPP">IXGBE_AUTOC_KR_SUPP</dfn>	0x00010000</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_AN_RESTART" data-ref="_M/IXGBE_AUTOC_AN_RESTART">IXGBE_AUTOC_AN_RESTART</dfn>	0x00001000</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_FLU" data-ref="_M/IXGBE_AUTOC_FLU">IXGBE_AUTOC_FLU</dfn>		0x00000001</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_SHIFT" data-ref="_M/IXGBE_AUTOC_LMS_SHIFT">IXGBE_AUTOC_LMS_SHIFT</dfn>	13</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_10G_SERIAL" data-ref="_M/IXGBE_AUTOC_LMS_10G_SERIAL">IXGBE_AUTOC_LMS_10G_SERIAL</dfn>	(0x3 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_KX4_KX_KR" data-ref="_M/IXGBE_AUTOC_LMS_KX4_KX_KR">IXGBE_AUTOC_LMS_KX4_KX_KR</dfn>	(0x4 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_SGMII_1G_100M" data-ref="_M/IXGBE_AUTOC_LMS_SGMII_1G_100M">IXGBE_AUTOC_LMS_SGMII_1G_100M</dfn>	(0x5 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN" data-ref="_M/IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN">IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN</dfn>	(0x6 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII" data-ref="_M/IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII">IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII</dfn>	(0x7 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_MASK" data-ref="_M/IXGBE_AUTOC_LMS_MASK">IXGBE_AUTOC_LMS_MASK</dfn>		(0x7 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_1G_LINK_NO_AN" data-ref="_M/IXGBE_AUTOC_LMS_1G_LINK_NO_AN">IXGBE_AUTOC_LMS_1G_LINK_NO_AN</dfn>	(0x0 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_10G_LINK_NO_AN" data-ref="_M/IXGBE_AUTOC_LMS_10G_LINK_NO_AN">IXGBE_AUTOC_LMS_10G_LINK_NO_AN</dfn>	(0x1 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_1G_AN" data-ref="_M/IXGBE_AUTOC_LMS_1G_AN">IXGBE_AUTOC_LMS_1G_AN</dfn>		(0x2 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_KX4_AN" data-ref="_M/IXGBE_AUTOC_LMS_KX4_AN">IXGBE_AUTOC_LMS_KX4_AN</dfn>		(0x4 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_KX4_AN_1G_AN" data-ref="_M/IXGBE_AUTOC_LMS_KX4_AN_1G_AN">IXGBE_AUTOC_LMS_KX4_AN_1G_AN</dfn>	(0x6 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_LMS_ATTACH_TYPE" data-ref="_M/IXGBE_AUTOC_LMS_ATTACH_TYPE">IXGBE_AUTOC_LMS_ATTACH_TYPE</dfn>	(0x7 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_1G_PMA_PMD_MASK" data-ref="_M/IXGBE_AUTOC_1G_PMA_PMD_MASK">IXGBE_AUTOC_1G_PMA_PMD_MASK</dfn>	0x00000200</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_1G_PMA_PMD_SHIFT" data-ref="_M/IXGBE_AUTOC_1G_PMA_PMD_SHIFT">IXGBE_AUTOC_1G_PMA_PMD_SHIFT</dfn>	9</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_10G_PMA_PMD_MASK" data-ref="_M/IXGBE_AUTOC_10G_PMA_PMD_MASK">IXGBE_AUTOC_10G_PMA_PMD_MASK</dfn>	0x00000180</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_10G_PMA_PMD_SHIFT" data-ref="_M/IXGBE_AUTOC_10G_PMA_PMD_SHIFT">IXGBE_AUTOC_10G_PMA_PMD_SHIFT</dfn>	7</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_10G_XAUI" data-ref="_M/IXGBE_AUTOC_10G_XAUI">IXGBE_AUTOC_10G_XAUI</dfn>	(0x0 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_10G_KX4" data-ref="_M/IXGBE_AUTOC_10G_KX4">IXGBE_AUTOC_10G_KX4</dfn>	(0x1 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_10G_CX4" data-ref="_M/IXGBE_AUTOC_10G_CX4">IXGBE_AUTOC_10G_CX4</dfn>	(0x2 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_1G_BX" data-ref="_M/IXGBE_AUTOC_1G_BX">IXGBE_AUTOC_1G_BX</dfn>	(0x0 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_1G_KX" data-ref="_M/IXGBE_AUTOC_1G_KX">IXGBE_AUTOC_1G_KX</dfn>	(0x1 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_1G_SFI" data-ref="_M/IXGBE_AUTOC_1G_SFI">IXGBE_AUTOC_1G_SFI</dfn>	(0x0 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC_1G_KX_BX" data-ref="_M/IXGBE_AUTOC_1G_KX_BX">IXGBE_AUTOC_1G_KX_BX</dfn>	(0x1 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2_UPPER_MASK" data-ref="_M/IXGBE_AUTOC2_UPPER_MASK">IXGBE_AUTOC2_UPPER_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK" data-ref="_M/IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK">IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK</dfn>	0x00030000</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT" data-ref="_M/IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT">IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2_10G_KR" data-ref="_M/IXGBE_AUTOC2_10G_KR">IXGBE_AUTOC2_10G_KR</dfn>	(0x0 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2_10G_XFI" data-ref="_M/IXGBE_AUTOC2_10G_XFI">IXGBE_AUTOC2_10G_XFI</dfn>	(0x1 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTOC2_10G_SFI" data-ref="_M/IXGBE_AUTOC2_10G_SFI">IXGBE_AUTOC2_10G_SFI</dfn>	(0x2 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</u></td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MACC_FLU" data-ref="_M/IXGBE_MACC_FLU">IXGBE_MACC_FLU</dfn>		0x00000001</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MACC_FSV_10G" data-ref="_M/IXGBE_MACC_FSV_10G">IXGBE_MACC_FSV_10G</dfn>	0x00030000</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MACC_FS" data-ref="_M/IXGBE_MACC_FS">IXGBE_MACC_FS</dfn>		0x00040000</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAC_RX2TX_LPBK" data-ref="_M/IXGBE_MAC_RX2TX_LPBK">IXGBE_MAC_RX2TX_LPBK</dfn>	0x00000002</u></td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td><i>/* LINKS Bit Masks */</i></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_KX_AN_COMP" data-ref="_M/IXGBE_LINKS_KX_AN_COMP">IXGBE_LINKS_KX_AN_COMP</dfn>	0x80000000</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_UP" data-ref="_M/IXGBE_LINKS_UP">IXGBE_LINKS_UP</dfn>		0x40000000</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED" data-ref="_M/IXGBE_LINKS_SPEED">IXGBE_LINKS_SPEED</dfn>	0x20000000</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_MODE" data-ref="_M/IXGBE_LINKS_MODE">IXGBE_LINKS_MODE</dfn>	0x18000000</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_RX_MODE" data-ref="_M/IXGBE_LINKS_RX_MODE">IXGBE_LINKS_RX_MODE</dfn>	0x06000000</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_TX_MODE" data-ref="_M/IXGBE_LINKS_TX_MODE">IXGBE_LINKS_TX_MODE</dfn>	0x01800000</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_XGXS_EN" data-ref="_M/IXGBE_LINKS_XGXS_EN">IXGBE_LINKS_XGXS_EN</dfn>	0x00400000</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SGMII_EN" data-ref="_M/IXGBE_LINKS_SGMII_EN">IXGBE_LINKS_SGMII_EN</dfn>	0x02000000</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_PCS_1G_EN" data-ref="_M/IXGBE_LINKS_PCS_1G_EN">IXGBE_LINKS_PCS_1G_EN</dfn>	0x00200000</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_1G_AN_EN" data-ref="_M/IXGBE_LINKS_1G_AN_EN">IXGBE_LINKS_1G_AN_EN</dfn>	0x00100000</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_KX_AN_IDLE" data-ref="_M/IXGBE_LINKS_KX_AN_IDLE">IXGBE_LINKS_KX_AN_IDLE</dfn>	0x00080000</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_1G_SYNC" data-ref="_M/IXGBE_LINKS_1G_SYNC">IXGBE_LINKS_1G_SYNC</dfn>	0x00040000</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_10G_ALIGN" data-ref="_M/IXGBE_LINKS_10G_ALIGN">IXGBE_LINKS_10G_ALIGN</dfn>	0x00020000</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_10G_LANE_SYNC" data-ref="_M/IXGBE_LINKS_10G_LANE_SYNC">IXGBE_LINKS_10G_LANE_SYNC</dfn>	0x00017000</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_TL_FAULT" data-ref="_M/IXGBE_LINKS_TL_FAULT">IXGBE_LINKS_TL_FAULT</dfn>		0x00001000</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SIGNAL" data-ref="_M/IXGBE_LINKS_SIGNAL">IXGBE_LINKS_SIGNAL</dfn>		0x00000F00</u></td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_82599" data-ref="_M/IXGBE_LINKS_SPEED_82599">IXGBE_LINKS_SPEED_82599</dfn>		0x30000000</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_10G_82599" data-ref="_M/IXGBE_LINKS_SPEED_10G_82599">IXGBE_LINKS_SPEED_10G_82599</dfn>	0x30000000</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_1G_82599" data-ref="_M/IXGBE_LINKS_SPEED_1G_82599">IXGBE_LINKS_SPEED_1G_82599</dfn>	0x20000000</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS_SPEED_100_82599" data-ref="_M/IXGBE_LINKS_SPEED_100_82599">IXGBE_LINKS_SPEED_100_82599</dfn>	0x10000000</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_UP_TIME" data-ref="_M/IXGBE_LINK_UP_TIME">IXGBE_LINK_UP_TIME</dfn>		90 /* 9.0 Seconds */</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/IXGBE_AUTO_NEG_TIME" data-ref="_M/IXGBE_AUTO_NEG_TIME">IXGBE_AUTO_NEG_TIME</dfn>		45 /* 4.5 Seconds */</u></td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINKS2_AN_SUPPORTED" data-ref="_M/IXGBE_LINKS2_AN_SUPPORTED">IXGBE_LINKS2_AN_SUPPORTED</dfn>	0x00000040</u></td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td><i>/* PCS1GLSTA Bit Masks */</i></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_LINK_OK" data-ref="_M/IXGBE_PCS1GLSTA_LINK_OK">IXGBE_PCS1GLSTA_LINK_OK</dfn>		1</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_SYNK_OK" data-ref="_M/IXGBE_PCS1GLSTA_SYNK_OK">IXGBE_PCS1GLSTA_SYNK_OK</dfn>		0x10</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_AN_COMPLETE" data-ref="_M/IXGBE_PCS1GLSTA_AN_COMPLETE">IXGBE_PCS1GLSTA_AN_COMPLETE</dfn>	0x10000</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_AN_PAGE_RX" data-ref="_M/IXGBE_PCS1GLSTA_AN_PAGE_RX">IXGBE_PCS1GLSTA_AN_PAGE_RX</dfn>	0x20000</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_AN_TIMED_OUT" data-ref="_M/IXGBE_PCS1GLSTA_AN_TIMED_OUT">IXGBE_PCS1GLSTA_AN_TIMED_OUT</dfn>	0x40000</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_AN_REMOTE_FAULT" data-ref="_M/IXGBE_PCS1GLSTA_AN_REMOTE_FAULT">IXGBE_PCS1GLSTA_AN_REMOTE_FAULT</dfn>	0x80000</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLSTA_AN_ERROR_RWS" data-ref="_M/IXGBE_PCS1GLSTA_AN_ERROR_RWS">IXGBE_PCS1GLSTA_AN_ERROR_RWS</dfn>	0x100000</u></td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GANA_SYM_PAUSE" data-ref="_M/IXGBE_PCS1GANA_SYM_PAUSE">IXGBE_PCS1GANA_SYM_PAUSE</dfn>	0x80</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GANA_ASM_PAUSE" data-ref="_M/IXGBE_PCS1GANA_ASM_PAUSE">IXGBE_PCS1GANA_ASM_PAUSE</dfn>	0x100</u></td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td><i>/* PCS1GLCTL Bit Masks */</i></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN" data-ref="_M/IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN">IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN</dfn> 0x00040000 /* PCS 1G autoneg to en */</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL_FLV_LINK_UP" data-ref="_M/IXGBE_PCS1GLCTL_FLV_LINK_UP">IXGBE_PCS1GLCTL_FLV_LINK_UP</dfn>	1</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL_FORCE_LINK" data-ref="_M/IXGBE_PCS1GLCTL_FORCE_LINK">IXGBE_PCS1GLCTL_FORCE_LINK</dfn>	0x20</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL_LOW_LINK_LATCH" data-ref="_M/IXGBE_PCS1GLCTL_LOW_LINK_LATCH">IXGBE_PCS1GLCTL_LOW_LINK_LATCH</dfn>	0x40</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL_AN_ENABLE" data-ref="_M/IXGBE_PCS1GLCTL_AN_ENABLE">IXGBE_PCS1GLCTL_AN_ENABLE</dfn>	0x10000</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCS1GLCTL_AN_RESTART" data-ref="_M/IXGBE_PCS1GLCTL_AN_RESTART">IXGBE_PCS1GLCTL_AN_RESTART</dfn>	0x20000</u></td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td><i>/* ANLP1 Bit Masks */</i></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLP1_PAUSE" data-ref="_M/IXGBE_ANLP1_PAUSE">IXGBE_ANLP1_PAUSE</dfn>		0x0C00</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLP1_SYM_PAUSE" data-ref="_M/IXGBE_ANLP1_SYM_PAUSE">IXGBE_ANLP1_SYM_PAUSE</dfn>		0x0400</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLP1_ASM_PAUSE" data-ref="_M/IXGBE_ANLP1_ASM_PAUSE">IXGBE_ANLP1_ASM_PAUSE</dfn>		0x0800</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ANLP1_AN_STATE_MASK" data-ref="_M/IXGBE_ANLP1_AN_STATE_MASK">IXGBE_ANLP1_AN_STATE_MASK</dfn>	0x000f0000</u></td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><i>/* SW Semaphore Register bitmasks */</i></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWSM_SMBI" data-ref="_M/IXGBE_SWSM_SMBI">IXGBE_SWSM_SMBI</dfn>		0x00000001 /* Driver Semaphore bit */</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWSM_SWESMBI" data-ref="_M/IXGBE_SWSM_SWESMBI">IXGBE_SWSM_SWESMBI</dfn>	0x00000002 /* FW Semaphore bit */</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWSM_WMNG" data-ref="_M/IXGBE_SWSM_WMNG">IXGBE_SWSM_WMNG</dfn>		0x00000004 /* Wake MNG Clock */</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SWFW_REGSMP" data-ref="_M/IXGBE_SWFW_REGSMP">IXGBE_SWFW_REGSMP</dfn>	0x80000000 /* Register Semaphore bit 31 */</u></td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><i>/* SW_FW_SYNC/GSSR definitions */</i></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR_EEP_SM" data-ref="_M/IXGBE_GSSR_EEP_SM">IXGBE_GSSR_EEP_SM</dfn>	0x0001</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR_PHY0_SM" data-ref="_M/IXGBE_GSSR_PHY0_SM">IXGBE_GSSR_PHY0_SM</dfn>	0x0002</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR_PHY1_SM" data-ref="_M/IXGBE_GSSR_PHY1_SM">IXGBE_GSSR_PHY1_SM</dfn>	0x0004</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR_MAC_CSR_SM" data-ref="_M/IXGBE_GSSR_MAC_CSR_SM">IXGBE_GSSR_MAC_CSR_SM</dfn>	0x0008</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR_FLASH_SM" data-ref="_M/IXGBE_GSSR_FLASH_SM">IXGBE_GSSR_FLASH_SM</dfn>	0x0010</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/IXGBE_GSSR_SW_MNG_SM" data-ref="_M/IXGBE_GSSR_SW_MNG_SM">IXGBE_GSSR_SW_MNG_SM</dfn>	0x0400</u></td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td><i>/* FW Status register bitmask */</i></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FWSTS_FWRI" data-ref="_M/IXGBE_FWSTS_FWRI">IXGBE_FWSTS_FWRI</dfn>	0x00000200 /* Firmware Reset Indication */</u></td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td><i>/* EEC Register */</i></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_SK" data-ref="_M/IXGBE_EEC_SK">IXGBE_EEC_SK</dfn>		0x00000001 /* EEPROM Clock */</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_CS" data-ref="_M/IXGBE_EEC_CS">IXGBE_EEC_CS</dfn>		0x00000002 /* EEPROM Chip Select */</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_DI" data-ref="_M/IXGBE_EEC_DI">IXGBE_EEC_DI</dfn>		0x00000004 /* EEPROM Data In */</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_DO" data-ref="_M/IXGBE_EEC_DO">IXGBE_EEC_DO</dfn>		0x00000008 /* EEPROM Data Out */</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_FWE_MASK" data-ref="_M/IXGBE_EEC_FWE_MASK">IXGBE_EEC_FWE_MASK</dfn>	0x00000030 /* FLASH Write Enable */</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_FWE_DIS" data-ref="_M/IXGBE_EEC_FWE_DIS">IXGBE_EEC_FWE_DIS</dfn>	0x00000010 /* Disable FLASH writes */</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_FWE_EN" data-ref="_M/IXGBE_EEC_FWE_EN">IXGBE_EEC_FWE_EN</dfn>	0x00000020 /* Enable FLASH writes */</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_FWE_SHIFT" data-ref="_M/IXGBE_EEC_FWE_SHIFT">IXGBE_EEC_FWE_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_REQ" data-ref="_M/IXGBE_EEC_REQ">IXGBE_EEC_REQ</dfn>		0x00000040 /* EEPROM Access Request */</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_GNT" data-ref="_M/IXGBE_EEC_GNT">IXGBE_EEC_GNT</dfn>		0x00000080 /* EEPROM Access Grant */</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_PRES" data-ref="_M/IXGBE_EEC_PRES">IXGBE_EEC_PRES</dfn>		0x00000100 /* EEPROM Present */</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_ARD" data-ref="_M/IXGBE_EEC_ARD">IXGBE_EEC_ARD</dfn>		0x00000200 /* EEPROM Auto Read Done */</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_FLUP" data-ref="_M/IXGBE_EEC_FLUP">IXGBE_EEC_FLUP</dfn>		0x00800000 /* Flash update command */</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_SEC1VAL" data-ref="_M/IXGBE_EEC_SEC1VAL">IXGBE_EEC_SEC1VAL</dfn>	0x02000000 /* Sector 1 Valid */</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_FLUDONE" data-ref="_M/IXGBE_EEC_FLUDONE">IXGBE_EEC_FLUDONE</dfn>	0x04000000 /* Flash update done */</u></td></tr>
<tr><th id="1736">1736</th><td><i>/* EEPROM Addressing bits based on type (0-small, 1-large) */</i></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_ADDR_SIZE" data-ref="_M/IXGBE_EEC_ADDR_SIZE">IXGBE_EEC_ADDR_SIZE</dfn>	0x00000400</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_SIZE" data-ref="_M/IXGBE_EEC_SIZE">IXGBE_EEC_SIZE</dfn>		0x00007800 /* EEPROM Size */</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EERD_MAX_ADDR" data-ref="_M/IXGBE_EERD_MAX_ADDR">IXGBE_EERD_MAX_ADDR</dfn>	0x00003FFF /* EERD alows 14 bits for addr. */</u></td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEC_SIZE_SHIFT" data-ref="_M/IXGBE_EEC_SIZE_SHIFT">IXGBE_EEC_SIZE_SHIFT</dfn>		11</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_WORD_SIZE_SHIFT" data-ref="_M/IXGBE_EEPROM_WORD_SIZE_SHIFT">IXGBE_EEPROM_WORD_SIZE_SHIFT</dfn>	6</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_OPCODE_BITS" data-ref="_M/IXGBE_EEPROM_OPCODE_BITS">IXGBE_EEPROM_OPCODE_BITS</dfn>	8</u></td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td><i>/* Part Number String Length */</i></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBANUM_LENGTH" data-ref="_M/IXGBE_PBANUM_LENGTH">IXGBE_PBANUM_LENGTH</dfn>	11</u></td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><i>/* Checksum and EEPROM pointers */</i></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBANUM_PTR_GUARD" data-ref="_M/IXGBE_PBANUM_PTR_GUARD">IXGBE_PBANUM_PTR_GUARD</dfn>	0xFAFA</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_CHECKSUM" data-ref="_M/IXGBE_EEPROM_CHECKSUM">IXGBE_EEPROM_CHECKSUM</dfn>	0x3F</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_SUM" data-ref="_M/IXGBE_EEPROM_SUM">IXGBE_EEPROM_SUM</dfn>	0xBABA</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_ANALOG_PTR" data-ref="_M/IXGBE_PCIE_ANALOG_PTR">IXGBE_PCIE_ANALOG_PTR</dfn>	0x03</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS0_CONFIG_PTR" data-ref="_M/IXGBE_ATLAS0_CONFIG_PTR">IXGBE_ATLAS0_CONFIG_PTR</dfn>	0x04</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_PTR" data-ref="_M/IXGBE_PHY_PTR">IXGBE_PHY_PTR</dfn>		0x04</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATLAS1_CONFIG_PTR" data-ref="_M/IXGBE_ATLAS1_CONFIG_PTR">IXGBE_ATLAS1_CONFIG_PTR</dfn>	0x05</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/IXGBE_OPTION_ROM_PTR" data-ref="_M/IXGBE_OPTION_ROM_PTR">IXGBE_OPTION_ROM_PTR</dfn>	0x05</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_GENERAL_PTR" data-ref="_M/IXGBE_PCIE_GENERAL_PTR">IXGBE_PCIE_GENERAL_PTR</dfn>	0x06</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_CONFIG0_PTR" data-ref="_M/IXGBE_PCIE_CONFIG0_PTR">IXGBE_PCIE_CONFIG0_PTR</dfn>	0x07</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_CONFIG1_PTR" data-ref="_M/IXGBE_PCIE_CONFIG1_PTR">IXGBE_PCIE_CONFIG1_PTR</dfn>	0x08</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CORE0_PTR" data-ref="_M/IXGBE_CORE0_PTR">IXGBE_CORE0_PTR</dfn>		0x09</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CORE1_PTR" data-ref="_M/IXGBE_CORE1_PTR">IXGBE_CORE1_PTR</dfn>		0x0A</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAC0_PTR" data-ref="_M/IXGBE_MAC0_PTR">IXGBE_MAC0_PTR</dfn>		0x0B</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAC1_PTR" data-ref="_M/IXGBE_MAC1_PTR">IXGBE_MAC1_PTR</dfn>		0x0C</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CSR0_CONFIG_PTR" data-ref="_M/IXGBE_CSR0_CONFIG_PTR">IXGBE_CSR0_CONFIG_PTR</dfn>	0x0D</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CSR1_CONFIG_PTR" data-ref="_M/IXGBE_CSR1_CONFIG_PTR">IXGBE_CSR1_CONFIG_PTR</dfn>	0x0E</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FW_PTR" data-ref="_M/IXGBE_FW_PTR">IXGBE_FW_PTR</dfn>		0x0F</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBANUM0_PTR" data-ref="_M/IXGBE_PBANUM0_PTR">IXGBE_PBANUM0_PTR</dfn>	0x15</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PBANUM1_PTR" data-ref="_M/IXGBE_PBANUM1_PTR">IXGBE_PBANUM1_PTR</dfn>	0x16</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_MAC_ADDR_PTR" data-ref="_M/IXGBE_ALT_MAC_ADDR_PTR">IXGBE_ALT_MAC_ADDR_PTR</dfn>	0x37</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FREE_SPACE_PTR" data-ref="_M/IXGBE_FREE_SPACE_PTR">IXGBE_FREE_SPACE_PTR</dfn>	0X3E</u></td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td><i>/* External Thermal Sensor Config */</i></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_CFG" data-ref="_M/IXGBE_ETS_CFG">IXGBE_ETS_CFG</dfn>			0x26</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_LTHRES_DELTA_MASK" data-ref="_M/IXGBE_ETS_LTHRES_DELTA_MASK">IXGBE_ETS_LTHRES_DELTA_MASK</dfn>	0x07C0</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_LTHRES_DELTA_SHIFT" data-ref="_M/IXGBE_ETS_LTHRES_DELTA_SHIFT">IXGBE_ETS_LTHRES_DELTA_SHIFT</dfn>	6</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_TYPE_MASK" data-ref="_M/IXGBE_ETS_TYPE_MASK">IXGBE_ETS_TYPE_MASK</dfn>		0x0038</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_TYPE_SHIFT" data-ref="_M/IXGBE_ETS_TYPE_SHIFT">IXGBE_ETS_TYPE_SHIFT</dfn>		3</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_TYPE_EMC" data-ref="_M/IXGBE_ETS_TYPE_EMC">IXGBE_ETS_TYPE_EMC</dfn>		0x000</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_NUM_SENSORS_MASK" data-ref="_M/IXGBE_ETS_NUM_SENSORS_MASK">IXGBE_ETS_NUM_SENSORS_MASK</dfn>	0x0007</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_DATA_LOC_MASK" data-ref="_M/IXGBE_ETS_DATA_LOC_MASK">IXGBE_ETS_DATA_LOC_MASK</dfn>		0x3C00</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_DATA_LOC_SHIFT" data-ref="_M/IXGBE_ETS_DATA_LOC_SHIFT">IXGBE_ETS_DATA_LOC_SHIFT</dfn>	10</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_DATA_INDEX_MASK" data-ref="_M/IXGBE_ETS_DATA_INDEX_MASK">IXGBE_ETS_DATA_INDEX_MASK</dfn>	0x0300</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_DATA_INDEX_SHIFT" data-ref="_M/IXGBE_ETS_DATA_INDEX_SHIFT">IXGBE_ETS_DATA_INDEX_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETS_DATA_HTHRESH_MASK" data-ref="_M/IXGBE_ETS_DATA_HTHRESH_MASK">IXGBE_ETS_DATA_HTHRESH_MASK</dfn>	0x00FF</u></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SAN_MAC_ADDR_PTR" data-ref="_M/IXGBE_SAN_MAC_ADDR_PTR">IXGBE_SAN_MAC_ADDR_PTR</dfn>		0x28</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEVICE_CAPS" data-ref="_M/IXGBE_DEVICE_CAPS">IXGBE_DEVICE_CAPS</dfn>		0x2C</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SERIAL_NUMBER_MAC_ADDR" data-ref="_M/IXGBE_SERIAL_NUMBER_MAC_ADDR">IXGBE_SERIAL_NUMBER_MAC_ADDR</dfn>	0x11</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_MSIX_82599_CAPS" data-ref="_M/IXGBE_PCIE_MSIX_82599_CAPS">IXGBE_PCIE_MSIX_82599_CAPS</dfn>	0x72</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_MSIX_VECTORS_82599" data-ref="_M/IXGBE_MAX_MSIX_VECTORS_82599">IXGBE_MAX_MSIX_VECTORS_82599</dfn>	0x40</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_MSIX_82598_CAPS" data-ref="_M/IXGBE_PCIE_MSIX_82598_CAPS">IXGBE_PCIE_MSIX_82598_CAPS</dfn>	0x62</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_MSIX_VECTORS_82598" data-ref="_M/IXGBE_MAX_MSIX_VECTORS_82598">IXGBE_MAX_MSIX_VECTORS_82598</dfn>	0x13</u></td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td><i>/* MSI-X capability fields masks */</i></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_MSIX_TBL_SZ_MASK" data-ref="_M/IXGBE_PCIE_MSIX_TBL_SZ_MASK">IXGBE_PCIE_MSIX_TBL_SZ_MASK</dfn>	0x7FF</u></td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td><i>/* Legacy EEPROM word offsets */</i></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ISCSI_BOOT_CAPS" data-ref="_M/IXGBE_ISCSI_BOOT_CAPS">IXGBE_ISCSI_BOOT_CAPS</dfn>		0x0033</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ISCSI_SETUP_PORT_0" data-ref="_M/IXGBE_ISCSI_SETUP_PORT_0">IXGBE_ISCSI_SETUP_PORT_0</dfn>	0x0030</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ISCSI_SETUP_PORT_1" data-ref="_M/IXGBE_ISCSI_SETUP_PORT_1">IXGBE_ISCSI_SETUP_PORT_1</dfn>	0x0034</u></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><i>/* EEPROM Commands - SPI */</i></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_MAX_RETRY_SPI" data-ref="_M/IXGBE_EEPROM_MAX_RETRY_SPI">IXGBE_EEPROM_MAX_RETRY_SPI</dfn>	5000 /* Max wait 5ms for RDY signal */</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_STATUS_RDY_SPI" data-ref="_M/IXGBE_EEPROM_STATUS_RDY_SPI">IXGBE_EEPROM_STATUS_RDY_SPI</dfn>	0x01</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_READ_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_READ_OPCODE_SPI">IXGBE_EEPROM_READ_OPCODE_SPI</dfn>	0x03  /* EEPROM read opcode */</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_WRITE_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_WRITE_OPCODE_SPI">IXGBE_EEPROM_WRITE_OPCODE_SPI</dfn>	0x02  /* EEPROM write opcode */</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_A8_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_A8_OPCODE_SPI">IXGBE_EEPROM_A8_OPCODE_SPI</dfn>	0x08  /* opcode bit-3 = addr bit-8 */</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_WREN_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_WREN_OPCODE_SPI">IXGBE_EEPROM_WREN_OPCODE_SPI</dfn>	0x06  /* EEPROM set Write Ena latch */</u></td></tr>
<tr><th id="1809">1809</th><td><i>/* EEPROM reset Write Enable latch */</i></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_WRDI_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_WRDI_OPCODE_SPI">IXGBE_EEPROM_WRDI_OPCODE_SPI</dfn>	0x04</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_RDSR_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_RDSR_OPCODE_SPI">IXGBE_EEPROM_RDSR_OPCODE_SPI</dfn>	0x05  /* EEPROM read Status reg */</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_WRSR_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_WRSR_OPCODE_SPI">IXGBE_EEPROM_WRSR_OPCODE_SPI</dfn>	0x01  /* EEPROM write Status reg */</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_ERASE4K_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_ERASE4K_OPCODE_SPI">IXGBE_EEPROM_ERASE4K_OPCODE_SPI</dfn>	0x20  /* EEPROM ERASE 4KB */</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_ERASE64K_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_ERASE64K_OPCODE_SPI">IXGBE_EEPROM_ERASE64K_OPCODE_SPI</dfn>	0xD8  /* EEPROM ERASE 64KB */</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_ERASE256_OPCODE_SPI" data-ref="_M/IXGBE_EEPROM_ERASE256_OPCODE_SPI">IXGBE_EEPROM_ERASE256_OPCODE_SPI</dfn>	0xDB  /* EEPROM ERASE 256B */</u></td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td><i>/* EEPROM Read Register */</i></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_RW_REG_DATA" data-ref="_M/IXGBE_EEPROM_RW_REG_DATA">IXGBE_EEPROM_RW_REG_DATA</dfn>	16 /* data offset in EEPROM read reg */</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_RW_REG_DONE" data-ref="_M/IXGBE_EEPROM_RW_REG_DONE">IXGBE_EEPROM_RW_REG_DONE</dfn>	2 /* Offset to READ done bit */</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_RW_REG_START" data-ref="_M/IXGBE_EEPROM_RW_REG_START">IXGBE_EEPROM_RW_REG_START</dfn>	1 /* First bit to start operation */</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_RW_ADDR_SHIFT" data-ref="_M/IXGBE_EEPROM_RW_ADDR_SHIFT">IXGBE_EEPROM_RW_ADDR_SHIFT</dfn>	2 /* Shift to the address bits */</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/IXGBE_NVM_POLL_WRITE" data-ref="_M/IXGBE_NVM_POLL_WRITE">IXGBE_NVM_POLL_WRITE</dfn>		1 /* Flag for polling for wr complete */</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/IXGBE_NVM_POLL_READ" data-ref="_M/IXGBE_NVM_POLL_READ">IXGBE_NVM_POLL_READ</dfn>		0 /* Flag for polling for rd complete */</u></td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ETH_LENGTH_OF_ADDRESS" data-ref="_M/IXGBE_ETH_LENGTH_OF_ADDRESS">IXGBE_ETH_LENGTH_OF_ADDRESS</dfn>	6</u></td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_PAGE_SIZE_MAX" data-ref="_M/IXGBE_EEPROM_PAGE_SIZE_MAX">IXGBE_EEPROM_PAGE_SIZE_MAX</dfn>	128</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_RD_BUFFER_MAX_COUNT" data-ref="_M/IXGBE_EEPROM_RD_BUFFER_MAX_COUNT">IXGBE_EEPROM_RD_BUFFER_MAX_COUNT</dfn>	512 /* words rd in burst */</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_WR_BUFFER_MAX_COUNT" data-ref="_M/IXGBE_EEPROM_WR_BUFFER_MAX_COUNT">IXGBE_EEPROM_WR_BUFFER_MAX_COUNT</dfn>	256 /* words wr in burst */</u></td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td><u>#<span data-ppcond="1831">ifndef</span> <span class="macro" data-ref="_M/IXGBE_EEPROM_GRANT_ATTEMPTS">IXGBE_EEPROM_GRANT_ATTEMPTS</span></u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_GRANT_ATTEMPTS" data-ref="_M/IXGBE_EEPROM_GRANT_ATTEMPTS">IXGBE_EEPROM_GRANT_ATTEMPTS</dfn>	1000 /* EEPROM attempts to gain grant */</u></td></tr>
<tr><th id="1833">1833</th><td><u>#<span data-ppcond="1831">endif</span></u></td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td><u>#<span data-ppcond="1835">ifndef</span> <span class="macro" data-ref="_M/IXGBE_EERD_EEWR_ATTEMPTS">IXGBE_EERD_EEWR_ATTEMPTS</span></u></td></tr>
<tr><th id="1836">1836</th><td><i>/* Number of 5 microseconds we wait for EERD read and</i></td></tr>
<tr><th id="1837">1837</th><td><i> * EERW write to complete */</i></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EERD_EEWR_ATTEMPTS" data-ref="_M/IXGBE_EERD_EEWR_ATTEMPTS">IXGBE_EERD_EEWR_ATTEMPTS</dfn>	100000</u></td></tr>
<tr><th id="1839">1839</th><td><u>#<span data-ppcond="1835">endif</span></u></td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td><u>#<span data-ppcond="1841">ifndef</span> <span class="macro" data-ref="_M/IXGBE_FLUDONE_ATTEMPTS">IXGBE_FLUDONE_ATTEMPTS</span></u></td></tr>
<tr><th id="1842">1842</th><td><i>/* # attempts we wait for flush update to complete */</i></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLUDONE_ATTEMPTS" data-ref="_M/IXGBE_FLUDONE_ATTEMPTS">IXGBE_FLUDONE_ATTEMPTS</dfn>		20000</u></td></tr>
<tr><th id="1844">1844</th><td><u>#<span data-ppcond="1841">endif</span></u></td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_CTRL2" data-ref="_M/IXGBE_PCIE_CTRL2">IXGBE_PCIE_CTRL2</dfn>		0x5   /* PCIe Control 2 Offset */</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_CTRL2_DUMMY_ENABLE" data-ref="_M/IXGBE_PCIE_CTRL2_DUMMY_ENABLE">IXGBE_PCIE_CTRL2_DUMMY_ENABLE</dfn>	0x8   /* Dummy Function Enable */</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_CTRL2_LAN_DISABLE" data-ref="_M/IXGBE_PCIE_CTRL2_LAN_DISABLE">IXGBE_PCIE_CTRL2_LAN_DISABLE</dfn>	0x2   /* LAN PCI Disable */</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCIE_CTRL2_DISABLE_SELECT" data-ref="_M/IXGBE_PCIE_CTRL2_DISABLE_SELECT">IXGBE_PCIE_CTRL2_DISABLE_SELECT</dfn>	0x1   /* LAN Disable Select */</u></td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SAN_MAC_ADDR_PORT0_OFFSET" data-ref="_M/IXGBE_SAN_MAC_ADDR_PORT0_OFFSET">IXGBE_SAN_MAC_ADDR_PORT0_OFFSET</dfn>		0x0</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SAN_MAC_ADDR_PORT1_OFFSET" data-ref="_M/IXGBE_SAN_MAC_ADDR_PORT1_OFFSET">IXGBE_SAN_MAC_ADDR_PORT1_OFFSET</dfn>		0x3</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP" data-ref="_M/IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP">IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP</dfn>		0x1</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEVICE_CAPS_FCOE_OFFLOADS" data-ref="_M/IXGBE_DEVICE_CAPS_FCOE_OFFLOADS">IXGBE_DEVICE_CAPS_FCOE_OFFLOADS</dfn>		0x2</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FW_LESM_PARAMETERS_PTR" data-ref="_M/IXGBE_FW_LESM_PARAMETERS_PTR">IXGBE_FW_LESM_PARAMETERS_PTR</dfn>		0x2</u></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FW_LESM_STATE_1" data-ref="_M/IXGBE_FW_LESM_STATE_1">IXGBE_FW_LESM_STATE_1</dfn>			0x1</u></td></tr>
<tr><th id="1857">1857</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FW_LESM_STATE_ENABLED" data-ref="_M/IXGBE_FW_LESM_STATE_ENABLED">IXGBE_FW_LESM_STATE_ENABLED</dfn>		0x8000 /* LESM Enable bit */</u></td></tr>
<tr><th id="1858">1858</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR" data-ref="_M/IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR">IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR</dfn>	0x4</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FW_PATCH_VERSION_4" data-ref="_M/IXGBE_FW_PATCH_VERSION_4">IXGBE_FW_PATCH_VERSION_4</dfn>		0x7</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOE_IBA_CAPS_BLK_PTR" data-ref="_M/IXGBE_FCOE_IBA_CAPS_BLK_PTR">IXGBE_FCOE_IBA_CAPS_BLK_PTR</dfn>		0x33 /* iSCSI/FCOE block */</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCOE_IBA_CAPS_FCOE" data-ref="_M/IXGBE_FCOE_IBA_CAPS_FCOE">IXGBE_FCOE_IBA_CAPS_FCOE</dfn>		0x20 /* FCOE flags */</u></td></tr>
<tr><th id="1862">1862</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ISCSI_FCOE_BLK_PTR" data-ref="_M/IXGBE_ISCSI_FCOE_BLK_PTR">IXGBE_ISCSI_FCOE_BLK_PTR</dfn>		0x17 /* iSCSI/FCOE block */</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ISCSI_FCOE_FLAGS_OFFSET" data-ref="_M/IXGBE_ISCSI_FCOE_FLAGS_OFFSET">IXGBE_ISCSI_FCOE_FLAGS_OFFSET</dfn>		0x0 /* FCOE flags */</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ISCSI_FCOE_FLAGS_ENABLE" data-ref="_M/IXGBE_ISCSI_FCOE_FLAGS_ENABLE">IXGBE_ISCSI_FCOE_FLAGS_ENABLE</dfn>		0x1 /* FCOE flags enable bit */</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR">IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR</dfn>		0x27 /* Alt. SAN MAC block */</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET">IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET</dfn>	0x0 /* Alt SAN MAC capability */</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET">IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET</dfn>	0x1 /* Alt SAN MAC 0 offset */</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET">IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET</dfn>	0x4 /* Alt SAN MAC 1 offset */</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET">IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET</dfn>	0x7 /* Alt WWNN prefix offset */</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET">IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET</dfn>	0x8 /* Alt WWPN prefix offset */</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC">IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC</dfn>	0x0 /* Alt SAN MAC exists */</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN" data-ref="_M/IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN">IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN</dfn>	0x1 /* Alt WWN base exists */</u></td></tr>
<tr><th id="1873">1873</th><td></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEVICE_CAPS_WOL_PORT0_1" data-ref="_M/IXGBE_DEVICE_CAPS_WOL_PORT0_1">IXGBE_DEVICE_CAPS_WOL_PORT0_1</dfn>	0x4 /* WoL supported on ports 0 &amp; 1 */</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEVICE_CAPS_WOL_PORT0" data-ref="_M/IXGBE_DEVICE_CAPS_WOL_PORT0">IXGBE_DEVICE_CAPS_WOL_PORT0</dfn>	0x8 /* WoL supported on port 0 */</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DEVICE_CAPS_WOL_MASK" data-ref="_M/IXGBE_DEVICE_CAPS_WOL_MASK">IXGBE_DEVICE_CAPS_WOL_MASK</dfn>	0xC /* Mask for WoL capabilities */</u></td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td><i>/* PCI Bus Info */</i></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_DEVICE_STATUS" data-ref="_M/IXGBE_PCI_DEVICE_STATUS">IXGBE_PCI_DEVICE_STATUS</dfn>		0xAA</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING" data-ref="_M/IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING">IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING</dfn>	0x0020</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_STATUS" data-ref="_M/IXGBE_PCI_LINK_STATUS">IXGBE_PCI_LINK_STATUS</dfn>		0xB2</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_DEVICE_CONTROL2" data-ref="_M/IXGBE_PCI_DEVICE_CONTROL2">IXGBE_PCI_DEVICE_CONTROL2</dfn>	0xC8</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_WIDTH" data-ref="_M/IXGBE_PCI_LINK_WIDTH">IXGBE_PCI_LINK_WIDTH</dfn>		0x3F0</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_WIDTH_1" data-ref="_M/IXGBE_PCI_LINK_WIDTH_1">IXGBE_PCI_LINK_WIDTH_1</dfn>		0x10</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_WIDTH_2" data-ref="_M/IXGBE_PCI_LINK_WIDTH_2">IXGBE_PCI_LINK_WIDTH_2</dfn>		0x20</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_WIDTH_4" data-ref="_M/IXGBE_PCI_LINK_WIDTH_4">IXGBE_PCI_LINK_WIDTH_4</dfn>		0x40</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_WIDTH_8" data-ref="_M/IXGBE_PCI_LINK_WIDTH_8">IXGBE_PCI_LINK_WIDTH_8</dfn>		0x80</u></td></tr>
<tr><th id="1888">1888</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_SPEED" data-ref="_M/IXGBE_PCI_LINK_SPEED">IXGBE_PCI_LINK_SPEED</dfn>		0xF</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_SPEED_2500" data-ref="_M/IXGBE_PCI_LINK_SPEED_2500">IXGBE_PCI_LINK_SPEED_2500</dfn>	0x1</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_SPEED_5000" data-ref="_M/IXGBE_PCI_LINK_SPEED_5000">IXGBE_PCI_LINK_SPEED_5000</dfn>	0x2</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_LINK_SPEED_8000" data-ref="_M/IXGBE_PCI_LINK_SPEED_8000">IXGBE_PCI_LINK_SPEED_8000</dfn>	0x3</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_HEADER_TYPE_REGISTER" data-ref="_M/IXGBE_PCI_HEADER_TYPE_REGISTER">IXGBE_PCI_HEADER_TYPE_REGISTER</dfn>	0x0E</u></td></tr>
<tr><th id="1893">1893</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_HEADER_TYPE_MULTIFUNC" data-ref="_M/IXGBE_PCI_HEADER_TYPE_MULTIFUNC">IXGBE_PCI_HEADER_TYPE_MULTIFUNC</dfn>	0x80</u></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_DEVICE_CONTROL2_16ms" data-ref="_M/IXGBE_PCI_DEVICE_CONTROL2_16ms">IXGBE_PCI_DEVICE_CONTROL2_16ms</dfn>	0x0005</u></td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td><i>/* Number of 100 microseconds we wait for PCI Express master disable */</i></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_MASTER_DISABLE_TIMEOUT" data-ref="_M/IXGBE_PCI_MASTER_DISABLE_TIMEOUT">IXGBE_PCI_MASTER_DISABLE_TIMEOUT</dfn>	800</u></td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td><i>/* Check whether address is multicast. This is little-endian specific check.*/</i></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IS_MULTICAST" data-ref="_M/IXGBE_IS_MULTICAST">IXGBE_IS_MULTICAST</dfn>(Address) \</u></td></tr>
<tr><th id="1901">1901</th><td><u>		(bool)(((u8 *)(Address))[0] &amp; ((u8)0x01))</u></td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td><i>/* Check whether an address is broadcast. */</i></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/IXGBE_IS_BROADCAST" data-ref="_M/IXGBE_IS_BROADCAST">IXGBE_IS_BROADCAST</dfn>(Address) \</u></td></tr>
<tr><th id="1905">1905</th><td><u>		((((u8 *)(Address))[0] == ((u8)0xff)) &amp;&amp; \</u></td></tr>
<tr><th id="1906">1906</th><td><u>		(((u8 *)(Address))[1] == ((u8)0xff)))</u></td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td><i>/* RAH */</i></td></tr>
<tr><th id="1909">1909</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RAH_VIND_MASK" data-ref="_M/IXGBE_RAH_VIND_MASK">IXGBE_RAH_VIND_MASK</dfn>	0x003C0000</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RAH_VIND_SHIFT" data-ref="_M/IXGBE_RAH_VIND_SHIFT">IXGBE_RAH_VIND_SHIFT</dfn>	18</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RAH_AV" data-ref="_M/IXGBE_RAH_AV">IXGBE_RAH_AV</dfn>		0x80000000</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CLEAR_VMDQ_ALL" data-ref="_M/IXGBE_CLEAR_VMDQ_ALL">IXGBE_CLEAR_VMDQ_ALL</dfn>	0xFFFFFFFF</u></td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td><i>/* Header split receive */</i></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_ISCSI_DIS" data-ref="_M/IXGBE_RFCTL_ISCSI_DIS">IXGBE_RFCTL_ISCSI_DIS</dfn>		0x00000001</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_ISCSI_DWC_MASK" data-ref="_M/IXGBE_RFCTL_ISCSI_DWC_MASK">IXGBE_RFCTL_ISCSI_DWC_MASK</dfn>	0x0000003E</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_ISCSI_DWC_SHIFT" data-ref="_M/IXGBE_RFCTL_ISCSI_DWC_SHIFT">IXGBE_RFCTL_ISCSI_DWC_SHIFT</dfn>	1</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_RSC_DIS" data-ref="_M/IXGBE_RFCTL_RSC_DIS">IXGBE_RFCTL_RSC_DIS</dfn>		0x00000010</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFSW_DIS" data-ref="_M/IXGBE_RFCTL_NFSW_DIS">IXGBE_RFCTL_NFSW_DIS</dfn>		0x00000040</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFSR_DIS" data-ref="_M/IXGBE_RFCTL_NFSR_DIS">IXGBE_RFCTL_NFSR_DIS</dfn>		0x00000080</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFS_VER_MASK" data-ref="_M/IXGBE_RFCTL_NFS_VER_MASK">IXGBE_RFCTL_NFS_VER_MASK</dfn>	0x00000300</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFS_VER_SHIFT" data-ref="_M/IXGBE_RFCTL_NFS_VER_SHIFT">IXGBE_RFCTL_NFS_VER_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFS_VER_2" data-ref="_M/IXGBE_RFCTL_NFS_VER_2">IXGBE_RFCTL_NFS_VER_2</dfn>		0</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFS_VER_3" data-ref="_M/IXGBE_RFCTL_NFS_VER_3">IXGBE_RFCTL_NFS_VER_3</dfn>		1</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NFS_VER_4" data-ref="_M/IXGBE_RFCTL_NFS_VER_4">IXGBE_RFCTL_NFS_VER_4</dfn>		2</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_IPV6_DIS" data-ref="_M/IXGBE_RFCTL_IPV6_DIS">IXGBE_RFCTL_IPV6_DIS</dfn>		0x00000400</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_IPV6_XSUM_DIS" data-ref="_M/IXGBE_RFCTL_IPV6_XSUM_DIS">IXGBE_RFCTL_IPV6_XSUM_DIS</dfn>	0x00000800</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_IPFRSP_DIS" data-ref="_M/IXGBE_RFCTL_IPFRSP_DIS">IXGBE_RFCTL_IPFRSP_DIS</dfn>		0x00004000</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_IPV6_EX_DIS" data-ref="_M/IXGBE_RFCTL_IPV6_EX_DIS">IXGBE_RFCTL_IPV6_EX_DIS</dfn>		0x00010000</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RFCTL_NEW_IPV6_EXT_DIS" data-ref="_M/IXGBE_RFCTL_NEW_IPV6_EXT_DIS">IXGBE_RFCTL_NEW_IPV6_EXT_DIS</dfn>	0x00020000</u></td></tr>
<tr><th id="1931">1931</th><td></td></tr>
<tr><th id="1932">1932</th><td><i>/* Transmit Config masks */</i></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_ENABLE" data-ref="_M/IXGBE_TXDCTL_ENABLE">IXGBE_TXDCTL_ENABLE</dfn>		0x02000000 /* Ena specific Tx Queue */</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_SWFLSH" data-ref="_M/IXGBE_TXDCTL_SWFLSH">IXGBE_TXDCTL_SWFLSH</dfn>		0x04000000 /* Tx Desc. wr-bk flushing */</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXDCTL_WTHRESH_SHIFT" data-ref="_M/IXGBE_TXDCTL_WTHRESH_SHIFT">IXGBE_TXDCTL_WTHRESH_SHIFT</dfn>	16 /* shift to WTHRESH bits */</u></td></tr>
<tr><th id="1936">1936</th><td><i>/* Enable short packet padding to 64 bytes */</i></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TX_PAD_ENABLE" data-ref="_M/IXGBE_TX_PAD_ENABLE">IXGBE_TX_PAD_ENABLE</dfn>		0x00000400</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define <dfn class="macro" id="_M/IXGBE_JUMBO_FRAME_ENABLE" data-ref="_M/IXGBE_JUMBO_FRAME_ENABLE">IXGBE_JUMBO_FRAME_ENABLE</dfn>	0x00000004  /* Allow jumbo frames */</u></td></tr>
<tr><th id="1939">1939</th><td><i>/* This allows for 16K packets + 4k for vlan */</i></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_FRAME_SZ" data-ref="_M/IXGBE_MAX_FRAME_SZ">IXGBE_MAX_FRAME_SZ</dfn>		0x40040000</u></td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDWBAL_HEAD_WB_ENABLE" data-ref="_M/IXGBE_TDWBAL_HEAD_WB_ENABLE">IXGBE_TDWBAL_HEAD_WB_ENABLE</dfn>	0x1 /* Tx head write-back enable */</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TDWBAL_SEQNUM_WB_ENABLE" data-ref="_M/IXGBE_TDWBAL_SEQNUM_WB_ENABLE">IXGBE_TDWBAL_SEQNUM_WB_ENABLE</dfn>	0x2 /* Tx seq# write-back enable */</u></td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><i>/* Receive Config masks */</i></td></tr>
<tr><th id="1946">1946</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCTRL_RXEN" data-ref="_M/IXGBE_RXCTRL_RXEN">IXGBE_RXCTRL_RXEN</dfn>		0x00000001 /* Enable Receiver */</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXCTRL_DMBYPS" data-ref="_M/IXGBE_RXCTRL_DMBYPS">IXGBE_RXCTRL_DMBYPS</dfn>		0x00000002 /* Desc Monitor Bypass */</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_ENABLE" data-ref="_M/IXGBE_RXDCTL_ENABLE">IXGBE_RXDCTL_ENABLE</dfn>		0x02000000 /* Ena specific Rx Queue */</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_SWFLSH" data-ref="_M/IXGBE_RXDCTL_SWFLSH">IXGBE_RXDCTL_SWFLSH</dfn>		0x04000000 /* Rx Desc wr-bk flushing */</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_RLPMLMASK" data-ref="_M/IXGBE_RXDCTL_RLPMLMASK">IXGBE_RXDCTL_RLPMLMASK</dfn>		0x00003FFF /* X540 supported only */</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_RLPML_EN" data-ref="_M/IXGBE_RXDCTL_RLPML_EN">IXGBE_RXDCTL_RLPML_EN</dfn>		0x00008000</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDCTL_VME" data-ref="_M/IXGBE_RXDCTL_VME">IXGBE_RXDCTL_VME</dfn>		0x40000000 /* VLAN mode enable */</u></td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCTXCTL_VALID" data-ref="_M/IXGBE_TSYNCTXCTL_VALID">IXGBE_TSYNCTXCTL_VALID</dfn>		0x00000001 /* Tx timestamp valid */</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCTXCTL_ENABLED" data-ref="_M/IXGBE_TSYNCTXCTL_ENABLED">IXGBE_TSYNCTXCTL_ENABLED</dfn>	0x00000010 /* Tx timestamping enabled */</u></td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_VALID" data-ref="_M/IXGBE_TSYNCRXCTL_VALID">IXGBE_TSYNCRXCTL_VALID</dfn>		0x00000001 /* Rx timestamp valid */</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_TYPE_MASK" data-ref="_M/IXGBE_TSYNCRXCTL_TYPE_MASK">IXGBE_TSYNCRXCTL_TYPE_MASK</dfn>	0x0000000E /* Rx type mask */</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_TYPE_L2_V2" data-ref="_M/IXGBE_TSYNCRXCTL_TYPE_L2_V2">IXGBE_TSYNCRXCTL_TYPE_L2_V2</dfn>	0x00</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_TYPE_L4_V1" data-ref="_M/IXGBE_TSYNCRXCTL_TYPE_L4_V1">IXGBE_TSYNCRXCTL_TYPE_L4_V1</dfn>	0x02</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2" data-ref="_M/IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2">IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2</dfn>	0x04</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_TYPE_EVENT_V2" data-ref="_M/IXGBE_TSYNCRXCTL_TYPE_EVENT_V2">IXGBE_TSYNCRXCTL_TYPE_EVENT_V2</dfn>	0x0A</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TSYNCRXCTL_ENABLED" data-ref="_M/IXGBE_TSYNCRXCTL_ENABLED">IXGBE_TSYNCRXCTL_ENABLED</dfn>	0x00000010 /* Rx Timestamping enabled */</u></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V1_CTRLT_MASK" data-ref="_M/IXGBE_RXMTRL_V1_CTRLT_MASK">IXGBE_RXMTRL_V1_CTRLT_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V1_SYNC_MSG" data-ref="_M/IXGBE_RXMTRL_V1_SYNC_MSG">IXGBE_RXMTRL_V1_SYNC_MSG</dfn>	0x00</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V1_DELAY_REQ_MSG" data-ref="_M/IXGBE_RXMTRL_V1_DELAY_REQ_MSG">IXGBE_RXMTRL_V1_DELAY_REQ_MSG</dfn>	0x01</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V1_FOLLOWUP_MSG" data-ref="_M/IXGBE_RXMTRL_V1_FOLLOWUP_MSG">IXGBE_RXMTRL_V1_FOLLOWUP_MSG</dfn>	0x02</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V1_DELAY_RESP_MSG" data-ref="_M/IXGBE_RXMTRL_V1_DELAY_RESP_MSG">IXGBE_RXMTRL_V1_DELAY_RESP_MSG</dfn>	0x03</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V1_MGMT_MSG" data-ref="_M/IXGBE_RXMTRL_V1_MGMT_MSG">IXGBE_RXMTRL_V1_MGMT_MSG</dfn>	0x04</u></td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_MSGID_MASK" data-ref="_M/IXGBE_RXMTRL_V2_MSGID_MASK">IXGBE_RXMTRL_V2_MSGID_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_SYNC_MSG" data-ref="_M/IXGBE_RXMTRL_V2_SYNC_MSG">IXGBE_RXMTRL_V2_SYNC_MSG</dfn>	0x0000</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_DELAY_REQ_MSG" data-ref="_M/IXGBE_RXMTRL_V2_DELAY_REQ_MSG">IXGBE_RXMTRL_V2_DELAY_REQ_MSG</dfn>	0x0100</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_PDELAY_REQ_MSG" data-ref="_M/IXGBE_RXMTRL_V2_PDELAY_REQ_MSG">IXGBE_RXMTRL_V2_PDELAY_REQ_MSG</dfn>	0x0200</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_PDELAY_RESP_MSG" data-ref="_M/IXGBE_RXMTRL_V2_PDELAY_RESP_MSG">IXGBE_RXMTRL_V2_PDELAY_RESP_MSG</dfn>	0x0300</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_FOLLOWUP_MSG" data-ref="_M/IXGBE_RXMTRL_V2_FOLLOWUP_MSG">IXGBE_RXMTRL_V2_FOLLOWUP_MSG</dfn>	0x0800</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_DELAY_RESP_MSG" data-ref="_M/IXGBE_RXMTRL_V2_DELAY_RESP_MSG">IXGBE_RXMTRL_V2_DELAY_RESP_MSG</dfn>	0x0900</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG" data-ref="_M/IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG">IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG</dfn> 0x0A00</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_ANNOUNCE_MSG" data-ref="_M/IXGBE_RXMTRL_V2_ANNOUNCE_MSG">IXGBE_RXMTRL_V2_ANNOUNCE_MSG</dfn>	0x0B00</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_SIGNALLING_MSG" data-ref="_M/IXGBE_RXMTRL_V2_SIGNALLING_MSG">IXGBE_RXMTRL_V2_SIGNALLING_MSG</dfn>	0x0C00</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXMTRL_V2_MGMT_MSG" data-ref="_M/IXGBE_RXMTRL_V2_MGMT_MSG">IXGBE_RXMTRL_V2_MGMT_MSG</dfn>	0x0D00</u></td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_SBP" data-ref="_M/IXGBE_FCTRL_SBP">IXGBE_FCTRL_SBP</dfn>		0x00000002 /* Store Bad Packet */</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_MPE" data-ref="_M/IXGBE_FCTRL_MPE">IXGBE_FCTRL_MPE</dfn>		0x00000100 /* Multicast Promiscuous Ena*/</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_UPE" data-ref="_M/IXGBE_FCTRL_UPE">IXGBE_FCTRL_UPE</dfn>		0x00000200 /* Unicast Promiscuous Ena */</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_BAM" data-ref="_M/IXGBE_FCTRL_BAM">IXGBE_FCTRL_BAM</dfn>		0x00000400 /* Broadcast Accept Mode */</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_PMCF" data-ref="_M/IXGBE_FCTRL_PMCF">IXGBE_FCTRL_PMCF</dfn>	0x00001000 /* Pass MAC Control Frames */</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_DPF" data-ref="_M/IXGBE_FCTRL_DPF">IXGBE_FCTRL_DPF</dfn>		0x00002000 /* Discard Pause Frame */</u></td></tr>
<tr><th id="1990">1990</th><td><i>/* Receive Priority Flow Control Enable */</i></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_RPFCE" data-ref="_M/IXGBE_FCTRL_RPFCE">IXGBE_FCTRL_RPFCE</dfn>	0x00004000</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FCTRL_RFCE" data-ref="_M/IXGBE_FCTRL_RFCE">IXGBE_FCTRL_RFCE</dfn>	0x00008000 /* Receive Flow Control Ena */</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN_PMCF" data-ref="_M/IXGBE_MFLCN_PMCF">IXGBE_MFLCN_PMCF</dfn>	0x00000001 /* Pass MAC Control Frames */</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN_DPF" data-ref="_M/IXGBE_MFLCN_DPF">IXGBE_MFLCN_DPF</dfn>		0x00000002 /* Discard Pause Frame */</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN_RPFCE" data-ref="_M/IXGBE_MFLCN_RPFCE">IXGBE_MFLCN_RPFCE</dfn>	0x00000004 /* Receive Priority FC Enable */</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN_RFCE" data-ref="_M/IXGBE_MFLCN_RFCE">IXGBE_MFLCN_RFCE</dfn>	0x00000008 /* Receive FC Enable */</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN_RPFCE_MASK" data-ref="_M/IXGBE_MFLCN_RPFCE_MASK">IXGBE_MFLCN_RPFCE_MASK</dfn>	0x00000FF4 /* Rx Priority FC bitmap mask */</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MFLCN_RPFCE_SHIFT" data-ref="_M/IXGBE_MFLCN_RPFCE_SHIFT">IXGBE_MFLCN_RPFCE_SHIFT</dfn>	4 /* Rx Priority FC bitmap shift */</u></td></tr>
<tr><th id="1999">1999</th><td></td></tr>
<tr><th id="2000">2000</th><td><i>/* Multiple Receive Queue Control */</i></td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSSEN" data-ref="_M/IXGBE_MRQC_RSSEN">IXGBE_MRQC_RSSEN</dfn>	0x00000001  /* RSS Enable */</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_MRQE_MASK" data-ref="_M/IXGBE_MRQC_MRQE_MASK">IXGBE_MRQC_MRQE_MASK</dfn>	0xF /* Bits 3:0 */</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RT8TCEN" data-ref="_M/IXGBE_MRQC_RT8TCEN">IXGBE_MRQC_RT8TCEN</dfn>	0x00000002 /* 8 TC no RSS */</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RT4TCEN" data-ref="_M/IXGBE_MRQC_RT4TCEN">IXGBE_MRQC_RT4TCEN</dfn>	0x00000003 /* 4 TC no RSS */</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RTRSS8TCEN" data-ref="_M/IXGBE_MRQC_RTRSS8TCEN">IXGBE_MRQC_RTRSS8TCEN</dfn>	0x00000004 /* 8 TC w/ RSS */</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RTRSS4TCEN" data-ref="_M/IXGBE_MRQC_RTRSS4TCEN">IXGBE_MRQC_RTRSS4TCEN</dfn>	0x00000005 /* 4 TC w/ RSS */</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_VMDQEN" data-ref="_M/IXGBE_MRQC_VMDQEN">IXGBE_MRQC_VMDQEN</dfn>	0x00000008 /* VMDq2 64 pools no RSS */</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_VMDQRSS32EN" data-ref="_M/IXGBE_MRQC_VMDQRSS32EN">IXGBE_MRQC_VMDQRSS32EN</dfn>	0x0000000A /* VMDq2 32 pools w/ RSS */</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_VMDQRSS64EN" data-ref="_M/IXGBE_MRQC_VMDQRSS64EN">IXGBE_MRQC_VMDQRSS64EN</dfn>	0x0000000B /* VMDq2 64 pools w/ RSS */</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_VMDQRT8TCEN" data-ref="_M/IXGBE_MRQC_VMDQRT8TCEN">IXGBE_MRQC_VMDQRT8TCEN</dfn>	0x0000000C /* VMDq2/RT 16 pool 8 TC */</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_VMDQRT4TCEN" data-ref="_M/IXGBE_MRQC_VMDQRT4TCEN">IXGBE_MRQC_VMDQRT4TCEN</dfn>	0x0000000D /* VMDq2/RT 32 pool 4 TC */</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_MASK" data-ref="_M/IXGBE_MRQC_RSS_FIELD_MASK">IXGBE_MRQC_RSS_FIELD_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV4_TCP" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV4_TCP">IXGBE_MRQC_RSS_FIELD_IPV4_TCP</dfn>	0x00010000</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV4" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV4">IXGBE_MRQC_RSS_FIELD_IPV4</dfn>	0x00020000</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP">IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP</dfn> 0x00040000</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV6_EX" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV6_EX">IXGBE_MRQC_RSS_FIELD_IPV6_EX</dfn>	0x00080000</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV6" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV6">IXGBE_MRQC_RSS_FIELD_IPV6</dfn>	0x00100000</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV6_TCP" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV6_TCP">IXGBE_MRQC_RSS_FIELD_IPV6_TCP</dfn>	0x00200000</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV4_UDP" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV4_UDP">IXGBE_MRQC_RSS_FIELD_IPV4_UDP</dfn>	0x00400000</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV6_UDP" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV6_UDP">IXGBE_MRQC_RSS_FIELD_IPV6_UDP</dfn>	0x00800000</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP" data-ref="_M/IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP">IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP</dfn> 0x01000000</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MRQC_L3L4TXSWEN" data-ref="_M/IXGBE_MRQC_L3L4TXSWEN">IXGBE_MRQC_L3L4TXSWEN</dfn>		0x00008000</u></td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td><i>/* Queue Drop Enable */</i></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QDE_ENABLE" data-ref="_M/IXGBE_QDE_ENABLE">IXGBE_QDE_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QDE_IDX_MASK" data-ref="_M/IXGBE_QDE_IDX_MASK">IXGBE_QDE_IDX_MASK</dfn>	0x00007F00</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QDE_IDX_SHIFT" data-ref="_M/IXGBE_QDE_IDX_SHIFT">IXGBE_QDE_IDX_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QDE_WRITE" data-ref="_M/IXGBE_QDE_WRITE">IXGBE_QDE_WRITE</dfn>		0x00010000</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/IXGBE_QDE_READ" data-ref="_M/IXGBE_QDE_READ">IXGBE_QDE_READ</dfn>		0x00020000</u></td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_POPTS_IXSM" data-ref="_M/IXGBE_TXD_POPTS_IXSM">IXGBE_TXD_POPTS_IXSM</dfn>	0x01 /* Insert IP checksum */</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_POPTS_TXSM" data-ref="_M/IXGBE_TXD_POPTS_TXSM">IXGBE_TXD_POPTS_TXSM</dfn>	0x02 /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_EOP" data-ref="_M/IXGBE_TXD_CMD_EOP">IXGBE_TXD_CMD_EOP</dfn>	0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_IFCS" data-ref="_M/IXGBE_TXD_CMD_IFCS">IXGBE_TXD_CMD_IFCS</dfn>	0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_IC" data-ref="_M/IXGBE_TXD_CMD_IC">IXGBE_TXD_CMD_IC</dfn>	0x04000000 /* Insert Checksum */</u></td></tr>
<tr><th id="2036">2036</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_RS" data-ref="_M/IXGBE_TXD_CMD_RS">IXGBE_TXD_CMD_RS</dfn>	0x08000000 /* Report Status */</u></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_DEXT" data-ref="_M/IXGBE_TXD_CMD_DEXT">IXGBE_TXD_CMD_DEXT</dfn>	0x20000000 /* Desc extension (0 = legacy) */</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_CMD_VLE" data-ref="_M/IXGBE_TXD_CMD_VLE">IXGBE_TXD_CMD_VLE</dfn>	0x40000000 /* Add VLAN tag */</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXD_STAT_DD" data-ref="_M/IXGBE_TXD_STAT_DD">IXGBE_TXD_STAT_DD</dfn>	0x00000001 /* Descriptor Done */</u></td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_IPSEC_STATUS_SECP" data-ref="_M/IXGBE_RXDADV_IPSEC_STATUS_SECP">IXGBE_RXDADV_IPSEC_STATUS_SECP</dfn>		0x00020000</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL" data-ref="_M/IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL">IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL</dfn> 0x08000000</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH" data-ref="_M/IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH">IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH</dfn>	0x10000000</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED" data-ref="_M/IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED">IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED</dfn>	0x18000000</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK" data-ref="_M/IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK">IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK</dfn>	0x18000000</u></td></tr>
<tr><th id="2046">2046</th><td><i>/* Multiple Transmit Queue Command Register */</i></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_RT_ENA" data-ref="_M/IXGBE_MTQC_RT_ENA">IXGBE_MTQC_RT_ENA</dfn>	0x1 /* DCB Enable */</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_VT_ENA" data-ref="_M/IXGBE_MTQC_VT_ENA">IXGBE_MTQC_VT_ENA</dfn>	0x2 /* VMDQ2 Enable */</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_64Q_1PB" data-ref="_M/IXGBE_MTQC_64Q_1PB">IXGBE_MTQC_64Q_1PB</dfn>	0x0 /* 64 queues 1 pack buffer */</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_32VF" data-ref="_M/IXGBE_MTQC_32VF">IXGBE_MTQC_32VF</dfn>		0x8 /* 4 TX Queues per pool w/32VF's */</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_64VF" data-ref="_M/IXGBE_MTQC_64VF">IXGBE_MTQC_64VF</dfn>		0x4 /* 2 TX Queues per pool w/64VF's */</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_4TC_4TQ" data-ref="_M/IXGBE_MTQC_4TC_4TQ">IXGBE_MTQC_4TC_4TQ</dfn>	0x8 /* 4 TC if RT_ENA and VT_ENA */</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MTQC_8TC_8TQ" data-ref="_M/IXGBE_MTQC_8TC_8TQ">IXGBE_MTQC_8TC_8TQ</dfn>	0xC /* 8 TC if RT_ENA or 8 TQ if VT_ENA */</u></td></tr>
<tr><th id="2054">2054</th><td></td></tr>
<tr><th id="2055">2055</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_DD" data-ref="_M/IXGBE_RXD_STAT_DD">IXGBE_RXD_STAT_DD</dfn>	0x01 /* Descriptor Done */</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_EOP" data-ref="_M/IXGBE_RXD_STAT_EOP">IXGBE_RXD_STAT_EOP</dfn>	0x02 /* End of Packet */</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_FLM" data-ref="_M/IXGBE_RXD_STAT_FLM">IXGBE_RXD_STAT_FLM</dfn>	0x04 /* FDir Match */</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_VP" data-ref="_M/IXGBE_RXD_STAT_VP">IXGBE_RXD_STAT_VP</dfn>	0x08 /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_NEXTP_MASK" data-ref="_M/IXGBE_RXDADV_NEXTP_MASK">IXGBE_RXDADV_NEXTP_MASK</dfn>	0x000FFFF0 /* Next Descriptor Index */</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_NEXTP_SHIFT" data-ref="_M/IXGBE_RXDADV_NEXTP_SHIFT">IXGBE_RXDADV_NEXTP_SHIFT</dfn>	0x00000004</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_UDPCS" data-ref="_M/IXGBE_RXD_STAT_UDPCS">IXGBE_RXD_STAT_UDPCS</dfn>	0x10 /* UDP xsum calculated */</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_L4CS" data-ref="_M/IXGBE_RXD_STAT_L4CS">IXGBE_RXD_STAT_L4CS</dfn>	0x20 /* L4 xsum calculated */</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_IPCS" data-ref="_M/IXGBE_RXD_STAT_IPCS">IXGBE_RXD_STAT_IPCS</dfn>	0x40 /* IP xsum calculated */</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_PIF" data-ref="_M/IXGBE_RXD_STAT_PIF">IXGBE_RXD_STAT_PIF</dfn>	0x80 /* passed in-exact filter */</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_CRCV" data-ref="_M/IXGBE_RXD_STAT_CRCV">IXGBE_RXD_STAT_CRCV</dfn>	0x100 /* Speculative CRC Valid */</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_VEXT" data-ref="_M/IXGBE_RXD_STAT_VEXT">IXGBE_RXD_STAT_VEXT</dfn>	0x200 /* 1st VLAN found */</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_UDPV" data-ref="_M/IXGBE_RXD_STAT_UDPV">IXGBE_RXD_STAT_UDPV</dfn>	0x400 /* Valid UDP checksum */</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_DYNINT" data-ref="_M/IXGBE_RXD_STAT_DYNINT">IXGBE_RXD_STAT_DYNINT</dfn>	0x800 /* Pkt caused INT via DYNINT */</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_LLINT" data-ref="_M/IXGBE_RXD_STAT_LLINT">IXGBE_RXD_STAT_LLINT</dfn>	0x800 /* Pkt caused Low Latency Interrupt */</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_TS" data-ref="_M/IXGBE_RXD_STAT_TS">IXGBE_RXD_STAT_TS</dfn>	0x10000 /* Time Stamp */</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_SECP" data-ref="_M/IXGBE_RXD_STAT_SECP">IXGBE_RXD_STAT_SECP</dfn>	0x20000 /* Security Processing */</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_LB" data-ref="_M/IXGBE_RXD_STAT_LB">IXGBE_RXD_STAT_LB</dfn>	0x40000 /* Loopback Status */</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_STAT_ACK" data-ref="_M/IXGBE_RXD_STAT_ACK">IXGBE_RXD_STAT_ACK</dfn>	0x8000 /* ACK Packet indication */</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_CE" data-ref="_M/IXGBE_RXD_ERR_CE">IXGBE_RXD_ERR_CE</dfn>	0x01 /* CRC Error */</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_LE" data-ref="_M/IXGBE_RXD_ERR_LE">IXGBE_RXD_ERR_LE</dfn>	0x02 /* Length Error */</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_PE" data-ref="_M/IXGBE_RXD_ERR_PE">IXGBE_RXD_ERR_PE</dfn>	0x08 /* Packet Error */</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_OSE" data-ref="_M/IXGBE_RXD_ERR_OSE">IXGBE_RXD_ERR_OSE</dfn>	0x10 /* Oversize Error */</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_USE" data-ref="_M/IXGBE_RXD_ERR_USE">IXGBE_RXD_ERR_USE</dfn>	0x20 /* Undersize Error */</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_TCPE" data-ref="_M/IXGBE_RXD_ERR_TCPE">IXGBE_RXD_ERR_TCPE</dfn>	0x40 /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_IPE" data-ref="_M/IXGBE_RXD_ERR_IPE">IXGBE_RXD_ERR_IPE</dfn>	0x80 /* IP Checksum Error */</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_MASK" data-ref="_M/IXGBE_RXDADV_ERR_MASK">IXGBE_RXDADV_ERR_MASK</dfn>		0xfff00000 /* RDESC.ERRORS mask */</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_SHIFT" data-ref="_M/IXGBE_RXDADV_ERR_SHIFT">IXGBE_RXDADV_ERR_SHIFT</dfn>		20 /* RDESC.ERRORS shift */</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_RXE" data-ref="_M/IXGBE_RXDADV_ERR_RXE">IXGBE_RXDADV_ERR_RXE</dfn>		0x20000000 /* Any MAC Error */</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FCEOFE" data-ref="_M/IXGBE_RXDADV_ERR_FCEOFE">IXGBE_RXDADV_ERR_FCEOFE</dfn>		0x80000000 /* FCoEFe/IPE */</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FCERR" data-ref="_M/IXGBE_RXDADV_ERR_FCERR">IXGBE_RXDADV_ERR_FCERR</dfn>		0x00700000 /* FCERR/FDIRERR */</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FDIR_LEN" data-ref="_M/IXGBE_RXDADV_ERR_FDIR_LEN">IXGBE_RXDADV_ERR_FDIR_LEN</dfn>	0x00100000 /* FDIR Length error */</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FDIR_DROP" data-ref="_M/IXGBE_RXDADV_ERR_FDIR_DROP">IXGBE_RXDADV_ERR_FDIR_DROP</dfn>	0x00200000 /* FDIR Drop error */</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FDIR_COLL" data-ref="_M/IXGBE_RXDADV_ERR_FDIR_COLL">IXGBE_RXDADV_ERR_FDIR_COLL</dfn>	0x00400000 /* FDIR Collision error */</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_HBO" data-ref="_M/IXGBE_RXDADV_ERR_HBO">IXGBE_RXDADV_ERR_HBO</dfn>	0x00800000 /*Header Buffer Overflow */</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_CE" data-ref="_M/IXGBE_RXDADV_ERR_CE">IXGBE_RXDADV_ERR_CE</dfn>	0x01000000 /* CRC Error */</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_LE" data-ref="_M/IXGBE_RXDADV_ERR_LE">IXGBE_RXDADV_ERR_LE</dfn>	0x02000000 /* Length Error */</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_PE" data-ref="_M/IXGBE_RXDADV_ERR_PE">IXGBE_RXDADV_ERR_PE</dfn>	0x08000000 /* Packet Error */</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_OSE" data-ref="_M/IXGBE_RXDADV_ERR_OSE">IXGBE_RXDADV_ERR_OSE</dfn>	0x10000000 /* Oversize Error */</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_USE" data-ref="_M/IXGBE_RXDADV_ERR_USE">IXGBE_RXDADV_ERR_USE</dfn>	0x20000000 /* Undersize Error */</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_TCPE" data-ref="_M/IXGBE_RXDADV_ERR_TCPE">IXGBE_RXDADV_ERR_TCPE</dfn>	0x40000000 /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_IPE" data-ref="_M/IXGBE_RXDADV_ERR_IPE">IXGBE_RXDADV_ERR_IPE</dfn>	0x80000000 /* IP Checksum Error */</u></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_VLAN_ID_MASK" data-ref="_M/IXGBE_RXD_VLAN_ID_MASK">IXGBE_RXD_VLAN_ID_MASK</dfn>	0x0FFF  /* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_PRI_MASK" data-ref="_M/IXGBE_RXD_PRI_MASK">IXGBE_RXD_PRI_MASK</dfn>	0xE000  /* Priority is in upper 3 bits */</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_PRI_SHIFT" data-ref="_M/IXGBE_RXD_PRI_SHIFT">IXGBE_RXD_PRI_SHIFT</dfn>	13</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_CFI_MASK" data-ref="_M/IXGBE_RXD_CFI_MASK">IXGBE_RXD_CFI_MASK</dfn>	0x1000  /* CFI is bit 12 */</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_CFI_SHIFT" data-ref="_M/IXGBE_RXD_CFI_SHIFT">IXGBE_RXD_CFI_SHIFT</dfn>	12</u></td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_DD" data-ref="_M/IXGBE_RXDADV_STAT_DD">IXGBE_RXDADV_STAT_DD</dfn>		IXGBE_RXD_STAT_DD  /* Done */</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_EOP" data-ref="_M/IXGBE_RXDADV_STAT_EOP">IXGBE_RXDADV_STAT_EOP</dfn>		IXGBE_RXD_STAT_EOP /* End of Packet */</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FLM" data-ref="_M/IXGBE_RXDADV_STAT_FLM">IXGBE_RXDADV_STAT_FLM</dfn>		IXGBE_RXD_STAT_FLM /* FDir Match */</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_VP" data-ref="_M/IXGBE_RXDADV_STAT_VP">IXGBE_RXDADV_STAT_VP</dfn>		IXGBE_RXD_STAT_VP  /* IEEE VLAN Pkt */</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_MASK" data-ref="_M/IXGBE_RXDADV_STAT_MASK">IXGBE_RXDADV_STAT_MASK</dfn>		0x000fffff /* Stat/NEXTP: bit 0-19 */</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCEOFS" data-ref="_M/IXGBE_RXDADV_STAT_FCEOFS">IXGBE_RXDADV_STAT_FCEOFS</dfn>	0x00000040 /* FCoE EOF/SOF Stat */</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT">IXGBE_RXDADV_STAT_FCSTAT</dfn>	0x00000030 /* FCoE Pkt Stat */</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_NOMTCH" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_NOMTCH">IXGBE_RXDADV_STAT_FCSTAT_NOMTCH</dfn>	0x00000000 /* 00: No Ctxt Match */</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_NODDP" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_NODDP">IXGBE_RXDADV_STAT_FCSTAT_NODDP</dfn>	0x00000010 /* 01: Ctxt w/o DDP */</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_FCPRSP" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_FCPRSP">IXGBE_RXDADV_STAT_FCSTAT_FCPRSP</dfn>	0x00000020 /* 10: Recv. FCP_RSP */</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_FCSTAT_DDP" data-ref="_M/IXGBE_RXDADV_STAT_FCSTAT_DDP">IXGBE_RXDADV_STAT_FCSTAT_DDP</dfn>	0x00000030 /* 11: Ctxt w/ DDP */</u></td></tr>
<tr><th id="2115">2115</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_STAT_TS" data-ref="_M/IXGBE_RXDADV_STAT_TS">IXGBE_RXDADV_STAT_TS</dfn>		0x00010000 /* IEEE1588 Time Stamp */</u></td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td><i>/* PSRTYPE bit definitions */</i></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_TCPHDR" data-ref="_M/IXGBE_PSRTYPE_TCPHDR">IXGBE_PSRTYPE_TCPHDR</dfn>	0x00000010</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_UDPHDR" data-ref="_M/IXGBE_PSRTYPE_UDPHDR">IXGBE_PSRTYPE_UDPHDR</dfn>	0x00000020</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_IPV4HDR" data-ref="_M/IXGBE_PSRTYPE_IPV4HDR">IXGBE_PSRTYPE_IPV4HDR</dfn>	0x00000100</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_IPV6HDR" data-ref="_M/IXGBE_PSRTYPE_IPV6HDR">IXGBE_PSRTYPE_IPV6HDR</dfn>	0x00000200</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PSRTYPE_L2HDR" data-ref="_M/IXGBE_PSRTYPE_L2HDR">IXGBE_PSRTYPE_L2HDR</dfn>	0x00001000</u></td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td><i>/* SRRCTL bit definitions */</i></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/IXGBE_SRRCTL_BSIZEPKT_SHIFT">IXGBE_SRRCTL_BSIZEPKT_SHIFT</dfn>	10 /* so many KBs */</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_RDMTS_SHIFT" data-ref="_M/IXGBE_SRRCTL_RDMTS_SHIFT">IXGBE_SRRCTL_RDMTS_SHIFT</dfn>	22</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_RDMTS_MASK" data-ref="_M/IXGBE_SRRCTL_RDMTS_MASK">IXGBE_SRRCTL_RDMTS_MASK</dfn>		0x01C00000</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DROP_EN" data-ref="_M/IXGBE_SRRCTL_DROP_EN">IXGBE_SRRCTL_DROP_EN</dfn>		0x10000000</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_BSIZEPKT_MASK" data-ref="_M/IXGBE_SRRCTL_BSIZEPKT_MASK">IXGBE_SRRCTL_BSIZEPKT_MASK</dfn>	0x0000007F</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_BSIZEHDR_MASK" data-ref="_M/IXGBE_SRRCTL_BSIZEHDR_MASK">IXGBE_SRRCTL_BSIZEHDR_MASK</dfn>	0x00003F00</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_LEGACY" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_LEGACY">IXGBE_SRRCTL_DESCTYPE_LEGACY</dfn>	0x00000000</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF">IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF</dfn> 0x02000000</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT">IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT</dfn>	0x04000000</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT">IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT</dfn> 0x08000000</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS">IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS</dfn> 0x0A000000</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SRRCTL_DESCTYPE_MASK" data-ref="_M/IXGBE_SRRCTL_DESCTYPE_MASK">IXGBE_SRRCTL_DESCTYPE_MASK</dfn>	0x0E000000</u></td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDPS_HDRSTAT_HDRSP" data-ref="_M/IXGBE_RXDPS_HDRSTAT_HDRSP">IXGBE_RXDPS_HDRSTAT_HDRSP</dfn>	0x00008000</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK" data-ref="_M/IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK">IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK</dfn>	0x000003FF</u></td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_MASK" data-ref="_M/IXGBE_RXDADV_RSSTYPE_MASK">IXGBE_RXDADV_RSSTYPE_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_MASK" data-ref="_M/IXGBE_RXDADV_PKTTYPE_MASK">IXGBE_RXDADV_PKTTYPE_MASK</dfn>	0x0000FFF0</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_MASK_EX" data-ref="_M/IXGBE_RXDADV_PKTTYPE_MASK_EX">IXGBE_RXDADV_PKTTYPE_MASK_EX</dfn>	0x0001FFF0</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_HDRBUFLEN_MASK" data-ref="_M/IXGBE_RXDADV_HDRBUFLEN_MASK">IXGBE_RXDADV_HDRBUFLEN_MASK</dfn>	0x00007FE0</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSCCNT_MASK" data-ref="_M/IXGBE_RXDADV_RSCCNT_MASK">IXGBE_RXDADV_RSCCNT_MASK</dfn>	0x001E0000</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSCCNT_SHIFT" data-ref="_M/IXGBE_RXDADV_RSCCNT_SHIFT">IXGBE_RXDADV_RSCCNT_SHIFT</dfn>	17</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_HDRBUFLEN_SHIFT" data-ref="_M/IXGBE_RXDADV_HDRBUFLEN_SHIFT">IXGBE_RXDADV_HDRBUFLEN_SHIFT</dfn>	5</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_SPLITHEADER_EN" data-ref="_M/IXGBE_RXDADV_SPLITHEADER_EN">IXGBE_RXDADV_SPLITHEADER_EN</dfn>	0x00001000</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_SPH" data-ref="_M/IXGBE_RXDADV_SPH">IXGBE_RXDADV_SPH</dfn>		0x8000</u></td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td><i>/* RSS Hash results */</i></td></tr>
<tr><th id="2152">2152</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_NONE" data-ref="_M/IXGBE_RXDADV_RSSTYPE_NONE">IXGBE_RXDADV_RSSTYPE_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="2153">2153</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV4_TCP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV4_TCP">IXGBE_RXDADV_RSSTYPE_IPV4_TCP</dfn>	0x00000001</u></td></tr>
<tr><th id="2154">2154</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV4" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV4">IXGBE_RXDADV_RSSTYPE_IPV4</dfn>	0x00000002</u></td></tr>
<tr><th id="2155">2155</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP">IXGBE_RXDADV_RSSTYPE_IPV6_TCP</dfn>	0x00000003</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_EX" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_EX">IXGBE_RXDADV_RSSTYPE_IPV6_EX</dfn>	0x00000004</u></td></tr>
<tr><th id="2157">2157</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6">IXGBE_RXDADV_RSSTYPE_IPV6</dfn>	0x00000005</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX">IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX</dfn> 0x00000006</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV4_UDP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV4_UDP">IXGBE_RXDADV_RSSTYPE_IPV4_UDP</dfn>	0x00000007</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP">IXGBE_RXDADV_RSSTYPE_IPV6_UDP</dfn>	0x00000008</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX" data-ref="_M/IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX">IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX</dfn> 0x00000009</u></td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td><i>/* RSS Packet Types as indicated in the receive descriptor. */</i></td></tr>
<tr><th id="2164">2164</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_NONE" data-ref="_M/IXGBE_RXDADV_PKTTYPE_NONE">IXGBE_RXDADV_PKTTYPE_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_IPV4" data-ref="_M/IXGBE_RXDADV_PKTTYPE_IPV4">IXGBE_RXDADV_PKTTYPE_IPV4</dfn>	0x00000010 /* IPv4 hdr present */</u></td></tr>
<tr><th id="2166">2166</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_IPV4_EX" data-ref="_M/IXGBE_RXDADV_PKTTYPE_IPV4_EX">IXGBE_RXDADV_PKTTYPE_IPV4_EX</dfn>	0x00000020 /* IPv4 hdr + extensions */</u></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_IPV6" data-ref="_M/IXGBE_RXDADV_PKTTYPE_IPV6">IXGBE_RXDADV_PKTTYPE_IPV6</dfn>	0x00000040 /* IPv6 hdr present */</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_IPV6_EX" data-ref="_M/IXGBE_RXDADV_PKTTYPE_IPV6_EX">IXGBE_RXDADV_PKTTYPE_IPV6_EX</dfn>	0x00000080 /* IPv6 hdr + extensions */</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_TCP" data-ref="_M/IXGBE_RXDADV_PKTTYPE_TCP">IXGBE_RXDADV_PKTTYPE_TCP</dfn>	0x00000100 /* TCP hdr present */</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_UDP" data-ref="_M/IXGBE_RXDADV_PKTTYPE_UDP">IXGBE_RXDADV_PKTTYPE_UDP</dfn>	0x00000200 /* UDP hdr present */</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_SCTP" data-ref="_M/IXGBE_RXDADV_PKTTYPE_SCTP">IXGBE_RXDADV_PKTTYPE_SCTP</dfn>	0x00000400 /* SCTP hdr present */</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_NFS" data-ref="_M/IXGBE_RXDADV_PKTTYPE_NFS">IXGBE_RXDADV_PKTTYPE_NFS</dfn>	0x00000800 /* NFS hdr present */</u></td></tr>
<tr><th id="2173">2173</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_IPSEC_ESP" data-ref="_M/IXGBE_RXDADV_PKTTYPE_IPSEC_ESP">IXGBE_RXDADV_PKTTYPE_IPSEC_ESP</dfn>	0x00001000 /* IPSec ESP */</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_IPSEC_AH" data-ref="_M/IXGBE_RXDADV_PKTTYPE_IPSEC_AH">IXGBE_RXDADV_PKTTYPE_IPSEC_AH</dfn>	0x00002000 /* IPSec AH */</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_LINKSEC" data-ref="_M/IXGBE_RXDADV_PKTTYPE_LINKSEC">IXGBE_RXDADV_PKTTYPE_LINKSEC</dfn>	0x00004000 /* LinkSec Encap */</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_ETQF" data-ref="_M/IXGBE_RXDADV_PKTTYPE_ETQF">IXGBE_RXDADV_PKTTYPE_ETQF</dfn>	0x00008000 /* PKTTYPE is ETQF index */</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_ETQF_MASK" data-ref="_M/IXGBE_RXDADV_PKTTYPE_ETQF_MASK">IXGBE_RXDADV_PKTTYPE_ETQF_MASK</dfn>	0x00000070 /* ETQF has 8 indices */</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT" data-ref="_M/IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT">IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT</dfn>	4 /* Right-shift 4 bits */</u></td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td><i>/* Security Processing bit Indication */</i></td></tr>
<tr><th id="2181">2181</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_LNKSEC_STATUS_SECP" data-ref="_M/IXGBE_RXDADV_LNKSEC_STATUS_SECP">IXGBE_RXDADV_LNKSEC_STATUS_SECP</dfn>		0x00020000</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH" data-ref="_M/IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH">IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH</dfn>	0x08000000</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR" data-ref="_M/IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR">IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR</dfn>	0x10000000</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK" data-ref="_M/IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK">IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK</dfn>	0x18000000</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG" data-ref="_M/IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG">IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG</dfn>	0x18000000</u></td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td><i>/* Masks to determine if packets should be dropped due to frame errors */</i></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXD_ERR_FRAME_ERR_MASK" data-ref="_M/IXGBE_RXD_ERR_FRAME_ERR_MASK">IXGBE_RXD_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="2189">2189</th><td><u>				IXGBE_RXD_ERR_CE | \</u></td></tr>
<tr><th id="2190">2190</th><td><u>				IXGBE_RXD_ERR_LE | \</u></td></tr>
<tr><th id="2191">2191</th><td><u>				IXGBE_RXD_ERR_PE | \</u></td></tr>
<tr><th id="2192">2192</th><td><u>				IXGBE_RXD_ERR_OSE | \</u></td></tr>
<tr><th id="2193">2193</th><td><u>				IXGBE_RXD_ERR_USE)</u></td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FRAME_ERR_MASK" data-ref="_M/IXGBE_RXDADV_ERR_FRAME_ERR_MASK">IXGBE_RXDADV_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="2196">2196</th><td><u>				IXGBE_RXDADV_ERR_CE | \</u></td></tr>
<tr><th id="2197">2197</th><td><u>				IXGBE_RXDADV_ERR_LE | \</u></td></tr>
<tr><th id="2198">2198</th><td><u>				IXGBE_RXDADV_ERR_PE | \</u></td></tr>
<tr><th id="2199">2199</th><td><u>				IXGBE_RXDADV_ERR_OSE | \</u></td></tr>
<tr><th id="2200">2200</th><td><u>				IXGBE_RXDADV_ERR_USE)</u></td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RXDADV_ERR_FRAME_ERR_MASK_82599" data-ref="_M/IXGBE_RXDADV_ERR_FRAME_ERR_MASK_82599">IXGBE_RXDADV_ERR_FRAME_ERR_MASK_82599</dfn>	IXGBE_RXDADV_ERR_RXE</u></td></tr>
<tr><th id="2203">2203</th><td></td></tr>
<tr><th id="2204">2204</th><td><i>/* Multicast bit mask */</i></td></tr>
<tr><th id="2205">2205</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MCSTCTRL_MFE" data-ref="_M/IXGBE_MCSTCTRL_MFE">IXGBE_MCSTCTRL_MFE</dfn>	0x4</u></td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="2208">2208</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE">IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE">IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE</dfn>	8</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define <dfn class="macro" id="_M/IXGBE_REQ_TX_BUFFER_GRANULARITY" data-ref="_M/IXGBE_REQ_TX_BUFFER_GRANULARITY">IXGBE_REQ_TX_BUFFER_GRANULARITY</dfn>		1024</u></td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td><i>/* Vlan-specific macros */</i></td></tr>
<tr><th id="2213">2213</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RX_DESC_SPECIAL_VLAN_MASK" data-ref="_M/IXGBE_RX_DESC_SPECIAL_VLAN_MASK">IXGBE_RX_DESC_SPECIAL_VLAN_MASK</dfn>	0x0FFF /* VLAN ID in lower 12 bits */</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RX_DESC_SPECIAL_PRI_MASK" data-ref="_M/IXGBE_RX_DESC_SPECIAL_PRI_MASK">IXGBE_RX_DESC_SPECIAL_PRI_MASK</dfn>	0xE000 /* Priority in upper 3 bits */</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RX_DESC_SPECIAL_PRI_SHIFT" data-ref="_M/IXGBE_RX_DESC_SPECIAL_PRI_SHIFT">IXGBE_RX_DESC_SPECIAL_PRI_SHIFT</dfn>	0x000D /* Priority in upper 3 of 16 */</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TX_DESC_SPECIAL_PRI_SHIFT" data-ref="_M/IXGBE_TX_DESC_SPECIAL_PRI_SHIFT">IXGBE_TX_DESC_SPECIAL_PRI_SHIFT</dfn>	IXGBE_RX_DESC_SPECIAL_PRI_SHIFT</u></td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td><i>/* SR-IOV specific macros */</i></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MBVFICR_INDEX" data-ref="_M/IXGBE_MBVFICR_INDEX">IXGBE_MBVFICR_INDEX</dfn>(vf_number)	(vf_number &gt;&gt; 4)</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MBVFICR" data-ref="_M/IXGBE_MBVFICR">IXGBE_MBVFICR</dfn>(_i)		(0x00710 + ((_i) * 4))</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFLRE" data-ref="_M/IXGBE_VFLRE">IXGBE_VFLRE</dfn>(_i)			(((_i &amp; 1) ? 0x001C0 : 0x00600))</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFLREC" data-ref="_M/IXGBE_VFLREC">IXGBE_VFLREC</dfn>(_i)		 (0x00700 + ((_i) * 4))</u></td></tr>
<tr><th id="2223">2223</th><td><i>/* Translated register #defines */</i></td></tr>
<tr><th id="2224">2224</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFCTRL" data-ref="_M/IXGBE_PVFCTRL">IXGBE_PVFCTRL</dfn>(P)	(0x00300 + (4 * (P)))</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFSTATUS" data-ref="_M/IXGBE_PVFSTATUS">IXGBE_PVFSTATUS</dfn>(P)	(0x00008 + (0 * (P)))</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFLINKS" data-ref="_M/IXGBE_PVFLINKS">IXGBE_PVFLINKS</dfn>(P)	(0x042A4 + (0 * (P)))</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRTIMER" data-ref="_M/IXGBE_PVFRTIMER">IXGBE_PVFRTIMER</dfn>(P)	(0x00048 + (0 * (P)))</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFMAILBOX" data-ref="_M/IXGBE_PVFMAILBOX">IXGBE_PVFMAILBOX</dfn>(P)	(0x04C00 + (4 * (P)))</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRXMEMWRAP" data-ref="_M/IXGBE_PVFRXMEMWRAP">IXGBE_PVFRXMEMWRAP</dfn>(P)	(0x03190 + (0 * (P)))</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEICR" data-ref="_M/IXGBE_PVTEICR">IXGBE_PVTEICR</dfn>(P)	(0x00B00 + (4 * (P)))</u></td></tr>
<tr><th id="2231">2231</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEICS" data-ref="_M/IXGBE_PVTEICS">IXGBE_PVTEICS</dfn>(P)	(0x00C00 + (4 * (P)))</u></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEIMS" data-ref="_M/IXGBE_PVTEIMS">IXGBE_PVTEIMS</dfn>(P)	(0x00D00 + (4 * (P)))</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEIMC" data-ref="_M/IXGBE_PVTEIMC">IXGBE_PVTEIMC</dfn>(P)	(0x00E00 + (4 * (P)))</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEIAC" data-ref="_M/IXGBE_PVTEIAC">IXGBE_PVTEIAC</dfn>(P)	(0x00F00 + (4 * (P)))</u></td></tr>
<tr><th id="2235">2235</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEIAM" data-ref="_M/IXGBE_PVTEIAM">IXGBE_PVTEIAM</dfn>(P)	(0x04D00 + (4 * (P)))</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTEITR" data-ref="_M/IXGBE_PVTEITR">IXGBE_PVTEITR</dfn>(P)	(((P) &lt; 24) ? (0x00820 + ((P) * 4)) : \</u></td></tr>
<tr><th id="2237">2237</th><td><u>				 (0x012300 + (((P) - 24) * 4)))</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTIVAR" data-ref="_M/IXGBE_PVTIVAR">IXGBE_PVTIVAR</dfn>(P)	(0x12500 + (4 * (P)))</u></td></tr>
<tr><th id="2239">2239</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTIVAR_MISC" data-ref="_M/IXGBE_PVTIVAR_MISC">IXGBE_PVTIVAR_MISC</dfn>(P)	(0x04E00 + (4 * (P)))</u></td></tr>
<tr><th id="2240">2240</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVTRSCINT" data-ref="_M/IXGBE_PVTRSCINT">IXGBE_PVTRSCINT</dfn>(P)	(0x12000 + (4 * (P)))</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define <dfn class="macro" id="_M/IXGBE_VFPBACL" data-ref="_M/IXGBE_VFPBACL">IXGBE_VFPBACL</dfn>(P)	(0x110C8 + (4 * (P)))</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRDBAL" data-ref="_M/IXGBE_PVFRDBAL">IXGBE_PVFRDBAL</dfn>(P)	((P &lt; 64) ? (0x01000 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2243">2243</th><td><u>				 : (0x0D000 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRDBAH" data-ref="_M/IXGBE_PVFRDBAH">IXGBE_PVFRDBAH</dfn>(P)	((P &lt; 64) ? (0x01004 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2245">2245</th><td><u>				 : (0x0D004 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2246">2246</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRDLEN" data-ref="_M/IXGBE_PVFRDLEN">IXGBE_PVFRDLEN</dfn>(P)	((P &lt; 64) ? (0x01008 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2247">2247</th><td><u>				 : (0x0D008 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRDH" data-ref="_M/IXGBE_PVFRDH">IXGBE_PVFRDH</dfn>(P)		((P &lt; 64) ? (0x01010 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2249">2249</th><td><u>				 : (0x0D010 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRDT" data-ref="_M/IXGBE_PVFRDT">IXGBE_PVFRDT</dfn>(P)		((P &lt; 64) ? (0x01018 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2251">2251</th><td><u>				 : (0x0D018 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFRXDCTL" data-ref="_M/IXGBE_PVFRXDCTL">IXGBE_PVFRXDCTL</dfn>(P)	((P &lt; 64) ? (0x01028 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2253">2253</th><td><u>				 : (0x0D028 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFSRRCTL" data-ref="_M/IXGBE_PVFSRRCTL">IXGBE_PVFSRRCTL</dfn>(P)	((P &lt; 64) ? (0x01014 + (0x40 * (P))) \</u></td></tr>
<tr><th id="2255">2255</th><td><u>				 : (0x0D014 + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFPSRTYPE" data-ref="_M/IXGBE_PVFPSRTYPE">IXGBE_PVFPSRTYPE</dfn>(P)	(0x0EA00 + (4 * (P)))</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDBAL" data-ref="_M/IXGBE_PVFTDBAL">IXGBE_PVFTDBAL</dfn>(P)	(0x06000 + (0x40 * (P)))</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDBAH" data-ref="_M/IXGBE_PVFTDBAH">IXGBE_PVFTDBAH</dfn>(P)	(0x06004 + (0x40 * (P)))</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTTDLEN" data-ref="_M/IXGBE_PVFTTDLEN">IXGBE_PVFTTDLEN</dfn>(P)	(0x06008 + (0x40 * (P)))</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDH" data-ref="_M/IXGBE_PVFTDH">IXGBE_PVFTDH</dfn>(P)		(0x06010 + (0x40 * (P)))</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDT" data-ref="_M/IXGBE_PVFTDT">IXGBE_PVFTDT</dfn>(P)		(0x06018 + (0x40 * (P)))</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTXDCTL" data-ref="_M/IXGBE_PVFTXDCTL">IXGBE_PVFTXDCTL</dfn>(P)	(0x06028 + (0x40 * (P)))</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDWBAL" data-ref="_M/IXGBE_PVFTDWBAL">IXGBE_PVFTDWBAL</dfn>(P)	(0x06038 + (0x40 * (P)))</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDWBAH" data-ref="_M/IXGBE_PVFTDWBAH">IXGBE_PVFTDWBAH</dfn>(P)	(0x0603C + (0x40 * (P)))</u></td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFDCA_RXCTRL" data-ref="_M/IXGBE_PVFDCA_RXCTRL">IXGBE_PVFDCA_RXCTRL</dfn>(P)	(((P) &lt; 64) ? (0x0100C + (0x40 * (P))) \</u></td></tr>
<tr><th id="2266">2266</th><td><u>				 : (0x0D00C + (0x40 * ((P) - 64))))</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFDCA_TXCTRL" data-ref="_M/IXGBE_PVFDCA_TXCTRL">IXGBE_PVFDCA_TXCTRL</dfn>(P)	(0x0600C + (0x40 * (P)))</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFGPRC" data-ref="_M/IXGBE_PVFGPRC">IXGBE_PVFGPRC</dfn>(x)	(0x0101C + (0x40 * (x)))</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFGPTC" data-ref="_M/IXGBE_PVFGPTC">IXGBE_PVFGPTC</dfn>(x)	(0x08300 + (0x04 * (x)))</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFGORC_LSB" data-ref="_M/IXGBE_PVFGORC_LSB">IXGBE_PVFGORC_LSB</dfn>(x)	(0x01020 + (0x40 * (x)))</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFGORC_MSB" data-ref="_M/IXGBE_PVFGORC_MSB">IXGBE_PVFGORC_MSB</dfn>(x)	(0x0D020 + (0x40 * (x)))</u></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFGOTC_LSB" data-ref="_M/IXGBE_PVFGOTC_LSB">IXGBE_PVFGOTC_LSB</dfn>(x)	(0x08400 + (0x08 * (x)))</u></td></tr>
<tr><th id="2273">2273</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFGOTC_MSB" data-ref="_M/IXGBE_PVFGOTC_MSB">IXGBE_PVFGOTC_MSB</dfn>(x)	(0x08404 + (0x08 * (x)))</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFMPRC" data-ref="_M/IXGBE_PVFMPRC">IXGBE_PVFMPRC</dfn>(x)	(0x0D01C + (0x40 * (x)))</u></td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDWBALn" data-ref="_M/IXGBE_PVFTDWBALn">IXGBE_PVFTDWBALn</dfn>(q_per_pool, vf_number, vf_q_index) \</u></td></tr>
<tr><th id="2277">2277</th><td><u>		(IXGBE_PVFTDWBAL((q_per_pool)*(vf_number) + (vf_q_index)))</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PVFTDWBAHn" data-ref="_M/IXGBE_PVFTDWBAHn">IXGBE_PVFTDWBAHn</dfn>(q_per_pool, vf_number, vf_q_index) \</u></td></tr>
<tr><th id="2279">2279</th><td><u>		(IXGBE_PVFTDWBAH((q_per_pool)*(vf_number) + (vf_q_index)))</u></td></tr>
<tr><th id="2280">2280</th><td></td></tr>
<tr><th id="2281">2281</th><td><i>/* Little Endian defines */</i></td></tr>
<tr><th id="2282">2282</th><td><u>#<span data-ppcond="2282">ifndef</span> <span class="macro" data-ref="_M/__le16">__le16</span></u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/__le16" data-ref="_M/__le16">__le16</dfn>  <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span></u></td></tr>
<tr><th id="2284">2284</th><td><u>#<span data-ppcond="2282">endif</span></u></td></tr>
<tr><th id="2285">2285</th><td><u>#<span data-ppcond="2285">ifndef</span> <span class="macro" data-ref="_M/__le32">__le32</span></u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/__le32" data-ref="_M/__le32">__le32</dfn>  <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span></u></td></tr>
<tr><th id="2287">2287</th><td><u>#<span data-ppcond="2285">endif</span></u></td></tr>
<tr><th id="2288">2288</th><td><u>#<span data-ppcond="2288">ifndef</span> <span class="macro" data-ref="_M/__le64">__le64</span></u></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/__le64" data-ref="_M/__le64">__le64</dfn>  <span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span></u></td></tr>
<tr><th id="2290">2290</th><td></td></tr>
<tr><th id="2291">2291</th><td><u>#<span data-ppcond="2288">endif</span></u></td></tr>
<tr><th id="2292">2292</th><td><u>#<span data-ppcond="2292">ifndef</span> <span class="macro" data-ref="_M/__be16">__be16</span></u></td></tr>
<tr><th id="2293">2293</th><td><i>/* Big Endian defines */</i></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/__be16" data-ref="_M/__be16">__be16</dfn>  <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span></u></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/__be32" data-ref="_M/__be32">__be32</dfn>  <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span></u></td></tr>
<tr><th id="2296">2296</th><td><u>#define <dfn class="macro" id="_M/__be64" data-ref="_M/__be64">__be64</dfn>  u64</u></td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td><u>#<span data-ppcond="2292">endif</span></u></td></tr>
<tr><th id="2299">2299</th><td><b>enum</b> <dfn class="type def" id="ixgbe_fdir_pballoc_type" title='ixgbe_fdir_pballoc_type' data-ref="ixgbe_fdir_pballoc_type">ixgbe_fdir_pballoc_type</dfn> {</td></tr>
<tr><th id="2300">2300</th><td>	<dfn class="enum" id="IXGBE_FDIR_PBALLOC_NONE" title='IXGBE_FDIR_PBALLOC_NONE' data-ref="IXGBE_FDIR_PBALLOC_NONE">IXGBE_FDIR_PBALLOC_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="2301">2301</th><td>	<dfn class="enum" id="IXGBE_FDIR_PBALLOC_64K" title='IXGBE_FDIR_PBALLOC_64K' data-ref="IXGBE_FDIR_PBALLOC_64K">IXGBE_FDIR_PBALLOC_64K</dfn>  = <var>1</var>,</td></tr>
<tr><th id="2302">2302</th><td>	<dfn class="enum" id="IXGBE_FDIR_PBALLOC_128K" title='IXGBE_FDIR_PBALLOC_128K' data-ref="IXGBE_FDIR_PBALLOC_128K">IXGBE_FDIR_PBALLOC_128K</dfn> = <var>2</var>,</td></tr>
<tr><th id="2303">2303</th><td>	<dfn class="enum" id="IXGBE_FDIR_PBALLOC_256K" title='IXGBE_FDIR_PBALLOC_256K' data-ref="IXGBE_FDIR_PBALLOC_256K">IXGBE_FDIR_PBALLOC_256K</dfn> = <var>3</var>,</td></tr>
<tr><th id="2304">2304</th><td>};</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td><i>/* Flow Director register values */</i></td></tr>
<tr><th id="2307">2307</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_PBALLOC_64K" data-ref="_M/IXGBE_FDIRCTRL_PBALLOC_64K">IXGBE_FDIRCTRL_PBALLOC_64K</dfn>		0x00000001</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_PBALLOC_128K" data-ref="_M/IXGBE_FDIRCTRL_PBALLOC_128K">IXGBE_FDIRCTRL_PBALLOC_128K</dfn>		0x00000002</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_PBALLOC_256K" data-ref="_M/IXGBE_FDIRCTRL_PBALLOC_256K">IXGBE_FDIRCTRL_PBALLOC_256K</dfn>		0x00000003</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_INIT_DONE" data-ref="_M/IXGBE_FDIRCTRL_INIT_DONE">IXGBE_FDIRCTRL_INIT_DONE</dfn>		0x00000008</u></td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_PERFECT_MATCH" data-ref="_M/IXGBE_FDIRCTRL_PERFECT_MATCH">IXGBE_FDIRCTRL_PERFECT_MATCH</dfn>		0x00000010</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_REPORT_STATUS" data-ref="_M/IXGBE_FDIRCTRL_REPORT_STATUS">IXGBE_FDIRCTRL_REPORT_STATUS</dfn>		0x00000020</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS" data-ref="_M/IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS">IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS</dfn>	0x00000080</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_DROP_Q_SHIFT" data-ref="_M/IXGBE_FDIRCTRL_DROP_Q_SHIFT">IXGBE_FDIRCTRL_DROP_Q_SHIFT</dfn>		8</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_FLEX_SHIFT" data-ref="_M/IXGBE_FDIRCTRL_FLEX_SHIFT">IXGBE_FDIRCTRL_FLEX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_SEARCHLIM" data-ref="_M/IXGBE_FDIRCTRL_SEARCHLIM">IXGBE_FDIRCTRL_SEARCHLIM</dfn>		0x00800000</u></td></tr>
<tr><th id="2317">2317</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT" data-ref="_M/IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT">IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT</dfn>		24</u></td></tr>
<tr><th id="2318">2318</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_FULL_THRESH_MASK" data-ref="_M/IXGBE_FDIRCTRL_FULL_THRESH_MASK">IXGBE_FDIRCTRL_FULL_THRESH_MASK</dfn>		0xF0000000</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCTRL_FULL_THRESH_SHIFT" data-ref="_M/IXGBE_FDIRCTRL_FULL_THRESH_SHIFT">IXGBE_FDIRCTRL_FULL_THRESH_SHIFT</dfn>	28</u></td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRTCPM_DPORTM_SHIFT" data-ref="_M/IXGBE_FDIRTCPM_DPORTM_SHIFT">IXGBE_FDIRTCPM_DPORTM_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUDPM_DPORTM_SHIFT" data-ref="_M/IXGBE_FDIRUDPM_DPORTM_SHIFT">IXGBE_FDIRUDPM_DPORTM_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRIP6M_DIPM_SHIFT" data-ref="_M/IXGBE_FDIRIP6M_DIPM_SHIFT">IXGBE_FDIRIP6M_DIPM_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM_VLANID" data-ref="_M/IXGBE_FDIRM_VLANID">IXGBE_FDIRM_VLANID</dfn>			0x00000001</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM_VLANP" data-ref="_M/IXGBE_FDIRM_VLANP">IXGBE_FDIRM_VLANP</dfn>			0x00000002</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM_POOL" data-ref="_M/IXGBE_FDIRM_POOL">IXGBE_FDIRM_POOL</dfn>			0x00000004</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM_L4P" data-ref="_M/IXGBE_FDIRM_L4P">IXGBE_FDIRM_L4P</dfn>				0x00000008</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM_FLEX" data-ref="_M/IXGBE_FDIRM_FLEX">IXGBE_FDIRM_FLEX</dfn>			0x00000010</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRM_DIPv6" data-ref="_M/IXGBE_FDIRM_DIPv6">IXGBE_FDIRM_DIPv6</dfn>			0x00000020</u></td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFREE_FREE_MASK" data-ref="_M/IXGBE_FDIRFREE_FREE_MASK">IXGBE_FDIRFREE_FREE_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFREE_FREE_SHIFT" data-ref="_M/IXGBE_FDIRFREE_FREE_SHIFT">IXGBE_FDIRFREE_FREE_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFREE_COLL_MASK" data-ref="_M/IXGBE_FDIRFREE_COLL_MASK">IXGBE_FDIRFREE_COLL_MASK</dfn>		0x7FFF0000</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFREE_COLL_SHIFT" data-ref="_M/IXGBE_FDIRFREE_COLL_SHIFT">IXGBE_FDIRFREE_COLL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRLEN_MAXLEN_MASK" data-ref="_M/IXGBE_FDIRLEN_MAXLEN_MASK">IXGBE_FDIRLEN_MAXLEN_MASK</dfn>		0x3F</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRLEN_MAXLEN_SHIFT" data-ref="_M/IXGBE_FDIRLEN_MAXLEN_SHIFT">IXGBE_FDIRLEN_MAXLEN_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRLEN_MAXHASH_MASK" data-ref="_M/IXGBE_FDIRLEN_MAXHASH_MASK">IXGBE_FDIRLEN_MAXHASH_MASK</dfn>		0x7FFF0000</u></td></tr>
<tr><th id="2338">2338</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRLEN_MAXHASH_SHIFT" data-ref="_M/IXGBE_FDIRLEN_MAXHASH_SHIFT">IXGBE_FDIRLEN_MAXHASH_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2339">2339</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUSTAT_ADD_MASK" data-ref="_M/IXGBE_FDIRUSTAT_ADD_MASK">IXGBE_FDIRUSTAT_ADD_MASK</dfn>		0xFFFF</u></td></tr>
<tr><th id="2340">2340</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUSTAT_ADD_SHIFT" data-ref="_M/IXGBE_FDIRUSTAT_ADD_SHIFT">IXGBE_FDIRUSTAT_ADD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2341">2341</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUSTAT_REMOVE_MASK" data-ref="_M/IXGBE_FDIRUSTAT_REMOVE_MASK">IXGBE_FDIRUSTAT_REMOVE_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRUSTAT_REMOVE_SHIFT" data-ref="_M/IXGBE_FDIRUSTAT_REMOVE_SHIFT">IXGBE_FDIRUSTAT_REMOVE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFSTAT_FADD_MASK" data-ref="_M/IXGBE_FDIRFSTAT_FADD_MASK">IXGBE_FDIRFSTAT_FADD_MASK</dfn>		0x00FF</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFSTAT_FADD_SHIFT" data-ref="_M/IXGBE_FDIRFSTAT_FADD_SHIFT">IXGBE_FDIRFSTAT_FADD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2345">2345</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFSTAT_FREMOVE_MASK" data-ref="_M/IXGBE_FDIRFSTAT_FREMOVE_MASK">IXGBE_FDIRFSTAT_FREMOVE_MASK</dfn>		0xFF00</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRFSTAT_FREMOVE_SHIFT" data-ref="_M/IXGBE_FDIRFSTAT_FREMOVE_SHIFT">IXGBE_FDIRFSTAT_FREMOVE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRPORT_DESTINATION_SHIFT" data-ref="_M/IXGBE_FDIRPORT_DESTINATION_SHIFT">IXGBE_FDIRPORT_DESTINATION_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRVLAN_FLEX_SHIFT" data-ref="_M/IXGBE_FDIRVLAN_FLEX_SHIFT">IXGBE_FDIRVLAN_FLEX_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRHASH_BUCKET_VALID_SHIFT" data-ref="_M/IXGBE_FDIRHASH_BUCKET_VALID_SHIFT">IXGBE_FDIRHASH_BUCKET_VALID_SHIFT</dfn>	15</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT" data-ref="_M/IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT">IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_CMD_MASK" data-ref="_M/IXGBE_FDIRCMD_CMD_MASK">IXGBE_FDIRCMD_CMD_MASK</dfn>			0x00000003</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_CMD_ADD_FLOW" data-ref="_M/IXGBE_FDIRCMD_CMD_ADD_FLOW">IXGBE_FDIRCMD_CMD_ADD_FLOW</dfn>		0x00000001</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_CMD_REMOVE_FLOW" data-ref="_M/IXGBE_FDIRCMD_CMD_REMOVE_FLOW">IXGBE_FDIRCMD_CMD_REMOVE_FLOW</dfn>		0x00000002</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_CMD_QUERY_REM_FILT" data-ref="_M/IXGBE_FDIRCMD_CMD_QUERY_REM_FILT">IXGBE_FDIRCMD_CMD_QUERY_REM_FILT</dfn>	0x00000003</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_FILTER_VALID" data-ref="_M/IXGBE_FDIRCMD_FILTER_VALID">IXGBE_FDIRCMD_FILTER_VALID</dfn>		0x00000004</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_FILTER_UPDATE" data-ref="_M/IXGBE_FDIRCMD_FILTER_UPDATE">IXGBE_FDIRCMD_FILTER_UPDATE</dfn>		0x00000008</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_IPv6DMATCH" data-ref="_M/IXGBE_FDIRCMD_IPv6DMATCH">IXGBE_FDIRCMD_IPv6DMATCH</dfn>		0x00000010</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_L4TYPE_UDP" data-ref="_M/IXGBE_FDIRCMD_L4TYPE_UDP">IXGBE_FDIRCMD_L4TYPE_UDP</dfn>		0x00000020</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_L4TYPE_TCP" data-ref="_M/IXGBE_FDIRCMD_L4TYPE_TCP">IXGBE_FDIRCMD_L4TYPE_TCP</dfn>		0x00000040</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_L4TYPE_SCTP" data-ref="_M/IXGBE_FDIRCMD_L4TYPE_SCTP">IXGBE_FDIRCMD_L4TYPE_SCTP</dfn>		0x00000060</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_IPV6" data-ref="_M/IXGBE_FDIRCMD_IPV6">IXGBE_FDIRCMD_IPV6</dfn>			0x00000080</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_CLEARHT" data-ref="_M/IXGBE_FDIRCMD_CLEARHT">IXGBE_FDIRCMD_CLEARHT</dfn>			0x00000100</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_DROP" data-ref="_M/IXGBE_FDIRCMD_DROP">IXGBE_FDIRCMD_DROP</dfn>			0x00000200</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_INT" data-ref="_M/IXGBE_FDIRCMD_INT">IXGBE_FDIRCMD_INT</dfn>			0x00000400</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_LAST" data-ref="_M/IXGBE_FDIRCMD_LAST">IXGBE_FDIRCMD_LAST</dfn>			0x00000800</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_COLLISION" data-ref="_M/IXGBE_FDIRCMD_COLLISION">IXGBE_FDIRCMD_COLLISION</dfn>			0x00001000</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_QUEUE_EN" data-ref="_M/IXGBE_FDIRCMD_QUEUE_EN">IXGBE_FDIRCMD_QUEUE_EN</dfn>			0x00008000</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_FLOW_TYPE_SHIFT" data-ref="_M/IXGBE_FDIRCMD_FLOW_TYPE_SHIFT">IXGBE_FDIRCMD_FLOW_TYPE_SHIFT</dfn>		5</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_RX_QUEUE_SHIFT" data-ref="_M/IXGBE_FDIRCMD_RX_QUEUE_SHIFT">IXGBE_FDIRCMD_RX_QUEUE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2371">2371</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_VT_POOL_SHIFT" data-ref="_M/IXGBE_FDIRCMD_VT_POOL_SHIFT">IXGBE_FDIRCMD_VT_POOL_SHIFT</dfn>		24</u></td></tr>
<tr><th id="2372">2372</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIR_INIT_DONE_POLL" data-ref="_M/IXGBE_FDIR_INIT_DONE_POLL">IXGBE_FDIR_INIT_DONE_POLL</dfn>		10</u></td></tr>
<tr><th id="2373">2373</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIRCMD_CMD_POLL" data-ref="_M/IXGBE_FDIRCMD_CMD_POLL">IXGBE_FDIRCMD_CMD_POLL</dfn>			10</u></td></tr>
<tr><th id="2374">2374</th><td></td></tr>
<tr><th id="2375">2375</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FDIR_DROP_QUEUE" data-ref="_M/IXGBE_FDIR_DROP_QUEUE">IXGBE_FDIR_DROP_QUEUE</dfn>			127</u></td></tr>
<tr><th id="2376">2376</th><td></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/IXGBE_STATUS_OVERHEATING_BIT" data-ref="_M/IXGBE_STATUS_OVERHEATING_BIT">IXGBE_STATUS_OVERHEATING_BIT</dfn>		20 /* STATUS overtemp bit num */</u></td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td><i>/* Manageablility Host Interface defines */</i></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HI_MAX_BLOCK_BYTE_LENGTH" data-ref="_M/IXGBE_HI_MAX_BLOCK_BYTE_LENGTH">IXGBE_HI_MAX_BLOCK_BYTE_LENGTH</dfn>	1792 /* Num of bytes in range */</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HI_MAX_BLOCK_DWORD_LENGTH" data-ref="_M/IXGBE_HI_MAX_BLOCK_DWORD_LENGTH">IXGBE_HI_MAX_BLOCK_DWORD_LENGTH</dfn>	448 /* Num of dwords in range */</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HI_COMMAND_TIMEOUT" data-ref="_M/IXGBE_HI_COMMAND_TIMEOUT">IXGBE_HI_COMMAND_TIMEOUT</dfn>	500 /* Process HI command limit */</u></td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td><i>/* CEM Support */</i></td></tr>
<tr><th id="2385">2385</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_HDR_LEN" data-ref="_M/FW_CEM_HDR_LEN">FW_CEM_HDR_LEN</dfn>			0x4</u></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_CMD_DRIVER_INFO" data-ref="_M/FW_CEM_CMD_DRIVER_INFO">FW_CEM_CMD_DRIVER_INFO</dfn>		0xDD</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_CMD_DRIVER_INFO_LEN" data-ref="_M/FW_CEM_CMD_DRIVER_INFO_LEN">FW_CEM_CMD_DRIVER_INFO_LEN</dfn>	0x5</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_CMD_RESERVED" data-ref="_M/FW_CEM_CMD_RESERVED">FW_CEM_CMD_RESERVED</dfn>		0X0</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_UNUSED_VER" data-ref="_M/FW_CEM_UNUSED_VER">FW_CEM_UNUSED_VER</dfn>		0x0</u></td></tr>
<tr><th id="2390">2390</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_MAX_RETRIES" data-ref="_M/FW_CEM_MAX_RETRIES">FW_CEM_MAX_RETRIES</dfn>		3</u></td></tr>
<tr><th id="2391">2391</th><td><u>#define <dfn class="macro" id="_M/FW_CEM_RESP_STATUS_SUCCESS" data-ref="_M/FW_CEM_RESP_STATUS_SUCCESS">FW_CEM_RESP_STATUS_SUCCESS</dfn>	0x1</u></td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td><i>/* Host Interface Command Structures */</i></td></tr>
<tr><th id="2394">2394</th><td></td></tr>
<tr><th id="2395">2395</th><td><b>struct</b> <dfn class="type def" id="ixgbe_hic_hdr" title='ixgbe_hic_hdr' data-ref="ixgbe_hic_hdr">ixgbe_hic_hdr</dfn> {</td></tr>
<tr><th id="2396">2396</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_hdr::cmd" title='ixgbe_hic_hdr::cmd' data-ref="ixgbe_hic_hdr::cmd">cmd</dfn>;</td></tr>
<tr><th id="2397">2397</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_hdr::buf_len" title='ixgbe_hic_hdr::buf_len' data-ref="ixgbe_hic_hdr::buf_len">buf_len</dfn>;</td></tr>
<tr><th id="2398">2398</th><td>	<b>union</b> {</td></tr>
<tr><th id="2399">2399</th><td>		<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_hdr::(anonymous)::cmd_resv" title='ixgbe_hic_hdr::(anonymous union)::cmd_resv' data-ref="ixgbe_hic_hdr::(anonymous)::cmd_resv">cmd_resv</dfn>;</td></tr>
<tr><th id="2400">2400</th><td>		<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_hdr::(anonymous)::ret_status" title='ixgbe_hic_hdr::(anonymous union)::ret_status' data-ref="ixgbe_hic_hdr::(anonymous)::ret_status">ret_status</dfn>;</td></tr>
<tr><th id="2401">2401</th><td>	} <dfn class="decl field" id="ixgbe_hic_hdr::cmd_or_resp" title='ixgbe_hic_hdr::cmd_or_resp' data-ref="ixgbe_hic_hdr::cmd_or_resp">cmd_or_resp</dfn>;</td></tr>
<tr><th id="2402">2402</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_hdr::checksum" title='ixgbe_hic_hdr::checksum' data-ref="ixgbe_hic_hdr::checksum">checksum</dfn>;</td></tr>
<tr><th id="2403">2403</th><td>};</td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td><b>struct</b> <dfn class="type def" id="ixgbe_hic_drv_info" title='ixgbe_hic_drv_info' data-ref="ixgbe_hic_drv_info">ixgbe_hic_drv_info</dfn> {</td></tr>
<tr><th id="2406">2406</th><td>	<b>struct</b> <a class="type" href="#ixgbe_hic_hdr" title='ixgbe_hic_hdr' data-ref="ixgbe_hic_hdr">ixgbe_hic_hdr</a> <dfn class="decl field" id="ixgbe_hic_drv_info::hdr" title='ixgbe_hic_drv_info::hdr' data-ref="ixgbe_hic_drv_info::hdr">hdr</dfn>;</td></tr>
<tr><th id="2407">2407</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_drv_info::port_num" title='ixgbe_hic_drv_info::port_num' data-ref="ixgbe_hic_drv_info::port_num">port_num</dfn>;</td></tr>
<tr><th id="2408">2408</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_drv_info::ver_sub" title='ixgbe_hic_drv_info::ver_sub' data-ref="ixgbe_hic_drv_info::ver_sub">ver_sub</dfn>;</td></tr>
<tr><th id="2409">2409</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_drv_info::ver_build" title='ixgbe_hic_drv_info::ver_build' data-ref="ixgbe_hic_drv_info::ver_build">ver_build</dfn>;</td></tr>
<tr><th id="2410">2410</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_drv_info::ver_min" title='ixgbe_hic_drv_info::ver_min' data-ref="ixgbe_hic_drv_info::ver_min">ver_min</dfn>;</td></tr>
<tr><th id="2411">2411</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_drv_info::ver_maj" title='ixgbe_hic_drv_info::ver_maj' data-ref="ixgbe_hic_drv_info::ver_maj">ver_maj</dfn>;</td></tr>
<tr><th id="2412">2412</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hic_drv_info::pad" title='ixgbe_hic_drv_info::pad' data-ref="ixgbe_hic_drv_info::pad">pad</dfn>; <i>/* end spacing to ensure length is mult. of dword */</i></td></tr>
<tr><th id="2413">2413</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_hic_drv_info::pad2" title='ixgbe_hic_drv_info::pad2' data-ref="ixgbe_hic_drv_info::pad2">pad2</dfn>; <i>/* end spacing to ensure length is mult. of dword2 */</i></td></tr>
<tr><th id="2414">2414</th><td>};</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td><i>/* Transmit Descriptor - Legacy */</i></td></tr>
<tr><th id="2417">2417</th><td><b>struct</b> <dfn class="type def" id="ixgbe_legacy_tx_desc" title='ixgbe_legacy_tx_desc' data-ref="ixgbe_legacy_tx_desc">ixgbe_legacy_tx_desc</dfn> {</td></tr>
<tr><th id="2418">2418</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_legacy_tx_desc::buffer_addr" title='ixgbe_legacy_tx_desc::buffer_addr' data-ref="ixgbe_legacy_tx_desc::buffer_addr">buffer_addr</dfn>; <i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="2419">2419</th><td>	<b>union</b> {</td></tr>
<tr><th id="2420">2420</th><td>		<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymous)::data" title='ixgbe_legacy_tx_desc::(anonymous union)::data' data-ref="ixgbe_legacy_tx_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="2421">2421</th><td>		<b>struct</b> {</td></tr>
<tr><th id="2422">2422</th><td>			<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::length" title='ixgbe_legacy_tx_desc::(anonymous union)::(anonymous struct)::length' data-ref="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::length">length</dfn>; <i>/* Data buffer length */</i></td></tr>
<tr><th id="2423">2423</th><td>			<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::cso" title='ixgbe_legacy_tx_desc::(anonymous union)::(anonymous struct)::cso' data-ref="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::cso">cso</dfn>; <i>/* Checksum offset */</i></td></tr>
<tr><th id="2424">2424</th><td>			<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::cmd" title='ixgbe_legacy_tx_desc::(anonymous union)::(anonymous struct)::cmd' data-ref="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::cmd">cmd</dfn>; <i>/* Descriptor control */</i></td></tr>
<tr><th id="2425">2425</th><td>		} <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymous)::flags" title='ixgbe_legacy_tx_desc::(anonymous union)::flags' data-ref="ixgbe_legacy_tx_desc::(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="2426">2426</th><td>	} <dfn class="decl field" id="ixgbe_legacy_tx_desc::lower" title='ixgbe_legacy_tx_desc::lower' data-ref="ixgbe_legacy_tx_desc::lower">lower</dfn>;</td></tr>
<tr><th id="2427">2427</th><td>	<b>union</b> {</td></tr>
<tr><th id="2428">2428</th><td>		<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymous)::data" title='ixgbe_legacy_tx_desc::(anonymous union)::data' data-ref="ixgbe_legacy_tx_desc::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="2429">2429</th><td>		<b>struct</b> {</td></tr>
<tr><th id="2430">2430</th><td>			<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::status" title='ixgbe_legacy_tx_desc::(anonymous union)::(anonymous struct)::status' data-ref="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::status">status</dfn>; <i>/* Descriptor status */</i></td></tr>
<tr><th id="2431">2431</th><td>			<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::css" title='ixgbe_legacy_tx_desc::(anonymous union)::(anonymous struct)::css' data-ref="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::css">css</dfn>; <i>/* Checksum start */</i></td></tr>
<tr><th id="2432">2432</th><td>			<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::vlan" title='ixgbe_legacy_tx_desc::(anonymous union)::(anonymous struct)::vlan' data-ref="ixgbe_legacy_tx_desc::(anonymousunion)::(anonymous)::vlan">vlan</dfn>;</td></tr>
<tr><th id="2433">2433</th><td>		} <dfn class="decl field" id="ixgbe_legacy_tx_desc::(anonymous)::fields" title='ixgbe_legacy_tx_desc::(anonymous union)::fields' data-ref="ixgbe_legacy_tx_desc::(anonymous)::fields">fields</dfn>;</td></tr>
<tr><th id="2434">2434</th><td>	} <dfn class="decl field" id="ixgbe_legacy_tx_desc::upper" title='ixgbe_legacy_tx_desc::upper' data-ref="ixgbe_legacy_tx_desc::upper">upper</dfn>;</td></tr>
<tr><th id="2435">2435</th><td>};</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td><i>/* Transmit Descriptor - Advanced */</i></td></tr>
<tr><th id="2438">2438</th><td><b>union</b> <dfn class="type def" id="ixgbe_adv_tx_desc" title='ixgbe_adv_tx_desc' data-ref="ixgbe_adv_tx_desc">ixgbe_adv_tx_desc</dfn> {</td></tr>
<tr><th id="2439">2439</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2440">2440</th><td>		<a class="macro" href="#2289" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::buffer_addr" title='ixgbe_adv_tx_desc::(anonymous struct)::buffer_addr' data-ref="ixgbe_adv_tx_desc::(anonymous)::buffer_addr">buffer_addr</dfn>; <i>/* Address of descriptor's data buf */</i></td></tr>
<tr><th id="2441">2441</th><td>		<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::cmd_type_len" title='ixgbe_adv_tx_desc::(anonymous struct)::cmd_type_len' data-ref="ixgbe_adv_tx_desc::(anonymous)::cmd_type_len">cmd_type_len</dfn>;</td></tr>
<tr><th id="2442">2442</th><td>		<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::olinfo_status" title='ixgbe_adv_tx_desc::(anonymous struct)::olinfo_status' data-ref="ixgbe_adv_tx_desc::(anonymous)::olinfo_status">olinfo_status</dfn>;</td></tr>
<tr><th id="2443">2443</th><td>	} <dfn class="decl field" id="ixgbe_adv_tx_desc::read" title='ixgbe_adv_tx_desc::read' data-ref="ixgbe_adv_tx_desc::read">read</dfn>;</td></tr>
<tr><th id="2444">2444</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2445">2445</th><td>		<a class="macro" href="#2289" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::rsvd" title='ixgbe_adv_tx_desc::(anonymous struct)::rsvd' data-ref="ixgbe_adv_tx_desc::(anonymous)::rsvd">rsvd</dfn>; <i>/* Reserved */</i></td></tr>
<tr><th id="2446">2446</th><td>		<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::nxtseq_seed" title='ixgbe_adv_tx_desc::(anonymous struct)::nxtseq_seed' data-ref="ixgbe_adv_tx_desc::(anonymous)::nxtseq_seed">nxtseq_seed</dfn>;</td></tr>
<tr><th id="2447">2447</th><td>		<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_desc::(anonymous)::status" title='ixgbe_adv_tx_desc::(anonymous struct)::status' data-ref="ixgbe_adv_tx_desc::(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="2448">2448</th><td>	} <dfn class="decl field" id="ixgbe_adv_tx_desc::wb" title='ixgbe_adv_tx_desc::wb' data-ref="ixgbe_adv_tx_desc::wb">wb</dfn>;</td></tr>
<tr><th id="2449">2449</th><td>};</td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td><i>/* Receive Descriptor - Legacy */</i></td></tr>
<tr><th id="2452">2452</th><td><b>struct</b> <dfn class="type def" id="ixgbe_legacy_rx_desc" title='ixgbe_legacy_rx_desc' data-ref="ixgbe_legacy_rx_desc">ixgbe_legacy_rx_desc</dfn> {</td></tr>
<tr><th id="2453">2453</th><td>	<a class="macro" href="#2289" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="ixgbe_legacy_rx_desc::buffer_addr" title='ixgbe_legacy_rx_desc::buffer_addr' data-ref="ixgbe_legacy_rx_desc::buffer_addr">buffer_addr</dfn>; <i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="2454">2454</th><td>	<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_legacy_rx_desc::length" title='ixgbe_legacy_rx_desc::length' data-ref="ixgbe_legacy_rx_desc::length">length</dfn>; <i>/* Length of data DMAed into data buffer */</i></td></tr>
<tr><th id="2455">2455</th><td>	<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_legacy_rx_desc::csum" title='ixgbe_legacy_rx_desc::csum' data-ref="ixgbe_legacy_rx_desc::csum">csum</dfn>; <i>/* Packet checksum */</i></td></tr>
<tr><th id="2456">2456</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_legacy_rx_desc::status" title='ixgbe_legacy_rx_desc::status' data-ref="ixgbe_legacy_rx_desc::status">status</dfn>;   <i>/* Descriptor status */</i></td></tr>
<tr><th id="2457">2457</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_legacy_rx_desc::errors" title='ixgbe_legacy_rx_desc::errors' data-ref="ixgbe_legacy_rx_desc::errors">errors</dfn>;   <i>/* Descriptor Errors */</i></td></tr>
<tr><th id="2458">2458</th><td>	<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_legacy_rx_desc::vlan" title='ixgbe_legacy_rx_desc::vlan' data-ref="ixgbe_legacy_rx_desc::vlan">vlan</dfn>;</td></tr>
<tr><th id="2459">2459</th><td>};</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td><i>/* Receive Descriptor - Advanced */</i></td></tr>
<tr><th id="2462">2462</th><td><b>union</b> <dfn class="type def" id="ixgbe_adv_rx_desc" title='ixgbe_adv_rx_desc' data-ref="ixgbe_adv_rx_desc">ixgbe_adv_rx_desc</dfn> {</td></tr>
<tr><th id="2463">2463</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2464">2464</th><td>		<a class="macro" href="#2289" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::pkt_addr" title='ixgbe_adv_rx_desc::(anonymous struct)::pkt_addr' data-ref="ixgbe_adv_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>; <i>/* Packet buffer address */</i></td></tr>
<tr><th id="2465">2465</th><td>		<a class="macro" href="#2289" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::hdr_addr" title='ixgbe_adv_rx_desc::(anonymous struct)::hdr_addr' data-ref="ixgbe_adv_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>; <i>/* Header buffer address */</i></td></tr>
<tr><th id="2466">2466</th><td>	} <dfn class="decl field" id="ixgbe_adv_rx_desc::read" title='ixgbe_adv_rx_desc::read' data-ref="ixgbe_adv_rx_desc::read">read</dfn>;</td></tr>
<tr><th id="2467">2467</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2468">2468</th><td>		<b>struct</b> {</td></tr>
<tr><th id="2469">2469</th><td>			<b>union</b> {</td></tr>
<tr><th id="2470">2470</th><td>				<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::data" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::data' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="2471">2471</th><td>				<b>struct</b> {</td></tr>
<tr><th id="2472">2472</th><td>					<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::pkt_info" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::pkt_info' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::pkt_info">pkt_info</dfn>; <i>/* RSS, Pkt type */</i></td></tr>
<tr><th id="2473">2473</th><td>					<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::hdr_info" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::hdr_info' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::hdr_info">hdr_info</dfn>; <i>/* Splithdr, hdrlen */</i></td></tr>
<tr><th id="2474">2474</th><td>				} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hs_rss" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::hs_rss' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hs_rss">hs_rss</dfn>;</td></tr>
<tr><th id="2475">2475</th><td>			} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="2476">2476</th><td>			<b>union</b> {</td></tr>
<tr><th id="2477">2477</th><td>				<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>; <i>/* RSS Hash */</i></td></tr>
<tr><th id="2478">2478</th><td>				<b>struct</b> {</td></tr>
<tr><th id="2479">2479</th><td>					<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>; <i>/* IP id */</i></td></tr>
<tr><th id="2480">2480</th><td>					<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>; <i>/* Packet Checksum */</i></td></tr>
<tr><th id="2481">2481</th><td>				} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="2482">2482</th><td>			} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="2483">2483</th><td>		} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::lower" title='ixgbe_adv_rx_desc::(anonymous struct)::lower' data-ref="ixgbe_adv_rx_desc::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="2484">2484</th><td>		<b>struct</b> {</td></tr>
<tr><th id="2485">2485</th><td>			<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::status_error' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>; <i>/* ext status/error */</i></td></tr>
<tr><th id="2486">2486</th><td>			<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::length" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::length' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::length">length</dfn>; <i>/* Packet length */</i></td></tr>
<tr><th id="2487">2487</th><td>			<a class="macro" href="#2283" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan" title='ixgbe_adv_rx_desc::(anonymous struct)::(anonymous struct)::vlan' data-ref="ixgbe_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>; <i>/* VLAN tag */</i></td></tr>
<tr><th id="2488">2488</th><td>		} <dfn class="decl field" id="ixgbe_adv_rx_desc::(anonymous)::upper" title='ixgbe_adv_rx_desc::(anonymous struct)::upper' data-ref="ixgbe_adv_rx_desc::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="2489">2489</th><td>	} <dfn class="decl field" id="ixgbe_adv_rx_desc::wb" title='ixgbe_adv_rx_desc::wb' data-ref="ixgbe_adv_rx_desc::wb">wb</dfn>;  <i>/* writeback */</i></td></tr>
<tr><th id="2490">2490</th><td>};</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td><i>/* Context descriptors */</i></td></tr>
<tr><th id="2493">2493</th><td><b>struct</b> <dfn class="type def" id="ixgbe_adv_tx_context_desc" title='ixgbe_adv_tx_context_desc' data-ref="ixgbe_adv_tx_context_desc">ixgbe_adv_tx_context_desc</dfn> {</td></tr>
<tr><th id="2494">2494</th><td>	<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::vlan_macip_lens" title='ixgbe_adv_tx_context_desc::vlan_macip_lens' data-ref="ixgbe_adv_tx_context_desc::vlan_macip_lens">vlan_macip_lens</dfn>;</td></tr>
<tr><th id="2495">2495</th><td>	<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::seqnum_seed" title='ixgbe_adv_tx_context_desc::seqnum_seed' data-ref="ixgbe_adv_tx_context_desc::seqnum_seed">seqnum_seed</dfn>;</td></tr>
<tr><th id="2496">2496</th><td>	<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::type_tucmd_mlhl" title='ixgbe_adv_tx_context_desc::type_tucmd_mlhl' data-ref="ixgbe_adv_tx_context_desc::type_tucmd_mlhl">type_tucmd_mlhl</dfn>;</td></tr>
<tr><th id="2497">2497</th><td>	<a class="macro" href="#2286" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="ixgbe_adv_tx_context_desc::mss_l4len_idx" title='ixgbe_adv_tx_context_desc::mss_l4len_idx' data-ref="ixgbe_adv_tx_context_desc::mss_l4len_idx">mss_l4len_idx</dfn>;</td></tr>
<tr><th id="2498">2498</th><td>};</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td><i>/* Adv Transmit Descriptor Config Masks */</i></td></tr>
<tr><th id="2501">2501</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTALEN_MASK" data-ref="_M/IXGBE_ADVTXD_DTALEN_MASK">IXGBE_ADVTXD_DTALEN_MASK</dfn>	0x0000FFFF /* Data buf length(bytes) */</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_MAC_LINKSEC" data-ref="_M/IXGBE_ADVTXD_MAC_LINKSEC">IXGBE_ADVTXD_MAC_LINKSEC</dfn>	0x00040000 /* Insert LinkSec */</u></td></tr>
<tr><th id="2503">2503</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_MAC_TSTAMP" data-ref="_M/IXGBE_ADVTXD_MAC_TSTAMP">IXGBE_ADVTXD_MAC_TSTAMP</dfn>		0x00080000 /* IEEE1588 time stamp */</u></td></tr>
<tr><th id="2504">2504</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK" data-ref="_M/IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK">IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK</dfn> 0x000003FF /* IPSec SA index */</u></td></tr>
<tr><th id="2505">2505</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK" data-ref="_M/IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK">IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK</dfn>	0x000001FF /* IPSec ESP length */</u></td></tr>
<tr><th id="2506">2506</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTYP_MASK" data-ref="_M/IXGBE_ADVTXD_DTYP_MASK">IXGBE_ADVTXD_DTYP_MASK</dfn>		0x00F00000 /* DTYP mask */</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTYP_CTXT" data-ref="_M/IXGBE_ADVTXD_DTYP_CTXT">IXGBE_ADVTXD_DTYP_CTXT</dfn>		0x00200000 /* Adv Context Desc */</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DTYP_DATA" data-ref="_M/IXGBE_ADVTXD_DTYP_DATA">IXGBE_ADVTXD_DTYP_DATA</dfn>		0x00300000 /* Adv Data Descriptor */</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_EOP" data-ref="_M/IXGBE_ADVTXD_DCMD_EOP">IXGBE_ADVTXD_DCMD_EOP</dfn>		IXGBE_TXD_CMD_EOP  /* End of Packet */</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_IFCS" data-ref="_M/IXGBE_ADVTXD_DCMD_IFCS">IXGBE_ADVTXD_DCMD_IFCS</dfn>		IXGBE_TXD_CMD_IFCS /* Insert FCS */</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_RS" data-ref="_M/IXGBE_ADVTXD_DCMD_RS">IXGBE_ADVTXD_DCMD_RS</dfn>		IXGBE_TXD_CMD_RS /* Report Status */</u></td></tr>
<tr><th id="2512">2512</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_DDTYP_ISCSI" data-ref="_M/IXGBE_ADVTXD_DCMD_DDTYP_ISCSI">IXGBE_ADVTXD_DCMD_DDTYP_ISCSI</dfn>	0x10000000 /* DDP hdr type or iSCSI */</u></td></tr>
<tr><th id="2513">2513</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_DEXT" data-ref="_M/IXGBE_ADVTXD_DCMD_DEXT">IXGBE_ADVTXD_DCMD_DEXT</dfn>		IXGBE_TXD_CMD_DEXT /* Desc ext 1=Adv */</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_VLE" data-ref="_M/IXGBE_ADVTXD_DCMD_VLE">IXGBE_ADVTXD_DCMD_VLE</dfn>		IXGBE_TXD_CMD_VLE  /* VLAN pkt enable */</u></td></tr>
<tr><th id="2515">2515</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_DCMD_TSE" data-ref="_M/IXGBE_ADVTXD_DCMD_TSE">IXGBE_ADVTXD_DCMD_TSE</dfn>		0x80000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_STAT_DD" data-ref="_M/IXGBE_ADVTXD_STAT_DD">IXGBE_ADVTXD_STAT_DD</dfn>		IXGBE_TXD_STAT_DD  /* Descriptor Done */</u></td></tr>
<tr><th id="2517">2517</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_STAT_SN_CRC" data-ref="_M/IXGBE_ADVTXD_STAT_SN_CRC">IXGBE_ADVTXD_STAT_SN_CRC</dfn>	0x00000002 /* NXTSEQ/SEED pres in WB */</u></td></tr>
<tr><th id="2518">2518</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_STAT_RSV" data-ref="_M/IXGBE_ADVTXD_STAT_RSV">IXGBE_ADVTXD_STAT_RSV</dfn>		0x0000000C /* STA Reserved */</u></td></tr>
<tr><th id="2519">2519</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_IDX_SHIFT" data-ref="_M/IXGBE_ADVTXD_IDX_SHIFT">IXGBE_ADVTXD_IDX_SHIFT</dfn>		4 /* Adv desc Index shift */</u></td></tr>
<tr><th id="2520">2520</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_CC" data-ref="_M/IXGBE_ADVTXD_CC">IXGBE_ADVTXD_CC</dfn>			0x00000080 /* Check Context */</u></td></tr>
<tr><th id="2521">2521</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_SHIFT" data-ref="_M/IXGBE_ADVTXD_POPTS_SHIFT">IXGBE_ADVTXD_POPTS_SHIFT</dfn>	8  /* Adv desc POPTS shift */</u></td></tr>
<tr><th id="2522">2522</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_IXSM" data-ref="_M/IXGBE_ADVTXD_POPTS_IXSM">IXGBE_ADVTXD_POPTS_IXSM</dfn>		(IXGBE_TXD_POPTS_IXSM &lt;&lt; \</u></td></tr>
<tr><th id="2523">2523</th><td><u>					 IXGBE_ADVTXD_POPTS_SHIFT)</u></td></tr>
<tr><th id="2524">2524</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_TXSM" data-ref="_M/IXGBE_ADVTXD_POPTS_TXSM">IXGBE_ADVTXD_POPTS_TXSM</dfn>		(IXGBE_TXD_POPTS_TXSM &lt;&lt; \</u></td></tr>
<tr><th id="2525">2525</th><td><u>					 IXGBE_ADVTXD_POPTS_SHIFT)</u></td></tr>
<tr><th id="2526">2526</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_ISCO_1ST" data-ref="_M/IXGBE_ADVTXD_POPTS_ISCO_1ST">IXGBE_ADVTXD_POPTS_ISCO_1ST</dfn>	0x00000000 /* 1st TSO of iSCSI PDU */</u></td></tr>
<tr><th id="2527">2527</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_ISCO_MDL" data-ref="_M/IXGBE_ADVTXD_POPTS_ISCO_MDL">IXGBE_ADVTXD_POPTS_ISCO_MDL</dfn>	0x00000800 /* Middle TSO of iSCSI PDU */</u></td></tr>
<tr><th id="2528">2528</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_ISCO_LAST" data-ref="_M/IXGBE_ADVTXD_POPTS_ISCO_LAST">IXGBE_ADVTXD_POPTS_ISCO_LAST</dfn>	0x00001000 /* Last TSO of iSCSI PDU */</u></td></tr>
<tr><th id="2529">2529</th><td><i>/* 1st&amp;Last TSO-full iSCSI PDU */</i></td></tr>
<tr><th id="2530">2530</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_ISCO_FULL" data-ref="_M/IXGBE_ADVTXD_POPTS_ISCO_FULL">IXGBE_ADVTXD_POPTS_ISCO_FULL</dfn>	0x00001800</u></td></tr>
<tr><th id="2531">2531</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_RSV" data-ref="_M/IXGBE_ADVTXD_POPTS_RSV">IXGBE_ADVTXD_POPTS_RSV</dfn>		0x00002000 /* POPTS Reserved */</u></td></tr>
<tr><th id="2532">2532</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_PAYLEN_SHIFT" data-ref="_M/IXGBE_ADVTXD_PAYLEN_SHIFT">IXGBE_ADVTXD_PAYLEN_SHIFT</dfn>	14 /* Adv desc PAYLEN shift */</u></td></tr>
<tr><th id="2533">2533</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_MACLEN_SHIFT" data-ref="_M/IXGBE_ADVTXD_MACLEN_SHIFT">IXGBE_ADVTXD_MACLEN_SHIFT</dfn>	9  /* Adv ctxt desc mac len shift */</u></td></tr>
<tr><th id="2534">2534</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_VLAN_SHIFT" data-ref="_M/IXGBE_ADVTXD_VLAN_SHIFT">IXGBE_ADVTXD_VLAN_SHIFT</dfn>		16  /* Adv ctxt vlan tag shift */</u></td></tr>
<tr><th id="2535">2535</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_IPV4" data-ref="_M/IXGBE_ADVTXD_TUCMD_IPV4">IXGBE_ADVTXD_TUCMD_IPV4</dfn>		0x00000400 /* IP Packet Type: 1=IPv4 */</u></td></tr>
<tr><th id="2536">2536</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_IPV6" data-ref="_M/IXGBE_ADVTXD_TUCMD_IPV6">IXGBE_ADVTXD_TUCMD_IPV6</dfn>		0x00000000 /* IP Packet Type: 0=IPv6 */</u></td></tr>
<tr><th id="2537">2537</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_L4T_UDP" data-ref="_M/IXGBE_ADVTXD_TUCMD_L4T_UDP">IXGBE_ADVTXD_TUCMD_L4T_UDP</dfn>	0x00000000 /* L4 Packet TYPE of UDP */</u></td></tr>
<tr><th id="2538">2538</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_L4T_TCP" data-ref="_M/IXGBE_ADVTXD_TUCMD_L4T_TCP">IXGBE_ADVTXD_TUCMD_L4T_TCP</dfn>	0x00000800 /* L4 Packet TYPE of TCP */</u></td></tr>
<tr><th id="2539">2539</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_L4T_SCTP" data-ref="_M/IXGBE_ADVTXD_TUCMD_L4T_SCTP">IXGBE_ADVTXD_TUCMD_L4T_SCTP</dfn>	0x00001000 /* L4 Packet TYPE of SCTP */</u></td></tr>
<tr><th id="2540">2540</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_MKRREQ" data-ref="_M/IXGBE_ADVTXD_TUCMD_MKRREQ">IXGBE_ADVTXD_TUCMD_MKRREQ</dfn>	0x00002000 /* req Markers and CRC */</u></td></tr>
<tr><th id="2541">2541</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_POPTS_IPSEC" data-ref="_M/IXGBE_ADVTXD_POPTS_IPSEC">IXGBE_ADVTXD_POPTS_IPSEC</dfn>	0x00000400 /* IPSec offload request */</u></td></tr>
<tr><th id="2542">2542</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP" data-ref="_M/IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP">IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP</dfn> 0x00002000 /* IPSec Type ESP */</u></td></tr>
<tr><th id="2543">2543</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN" data-ref="_M/IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN">IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN</dfn> 0x00004000/* ESP Encrypt Enable */</u></td></tr>
<tr><th id="2544">2544</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXT_TUCMD_FCOE" data-ref="_M/IXGBE_ADVTXT_TUCMD_FCOE">IXGBE_ADVTXT_TUCMD_FCOE</dfn>		0x00008000 /* FCoE Frame Type */</u></td></tr>
<tr><th id="2545">2545</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_EOF_MASK" data-ref="_M/IXGBE_ADVTXD_FCOEF_EOF_MASK">IXGBE_ADVTXD_FCOEF_EOF_MASK</dfn>	(0x3 &lt;&lt; 10) /* FC EOF index */</u></td></tr>
<tr><th id="2546">2546</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_SOF" data-ref="_M/IXGBE_ADVTXD_FCOEF_SOF">IXGBE_ADVTXD_FCOEF_SOF</dfn>		((1 &lt;&lt; 2) &lt;&lt; 10) /* FC SOF index */</u></td></tr>
<tr><th id="2547">2547</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_PARINC" data-ref="_M/IXGBE_ADVTXD_FCOEF_PARINC">IXGBE_ADVTXD_FCOEF_PARINC</dfn>	((1 &lt;&lt; 3) &lt;&lt; 10) /* Rel_Off in F_CTL */</u></td></tr>
<tr><th id="2548">2548</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_ORIE" data-ref="_M/IXGBE_ADVTXD_FCOEF_ORIE">IXGBE_ADVTXD_FCOEF_ORIE</dfn>		((1 &lt;&lt; 4) &lt;&lt; 10) /* Orientation End */</u></td></tr>
<tr><th id="2549">2549</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_ORIS" data-ref="_M/IXGBE_ADVTXD_FCOEF_ORIS">IXGBE_ADVTXD_FCOEF_ORIS</dfn>		((1 &lt;&lt; 5) &lt;&lt; 10) /* Orientation Start */</u></td></tr>
<tr><th id="2550">2550</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_EOF_N" data-ref="_M/IXGBE_ADVTXD_FCOEF_EOF_N">IXGBE_ADVTXD_FCOEF_EOF_N</dfn>	(0x0 &lt;&lt; 10) /* 00: EOFn */</u></td></tr>
<tr><th id="2551">2551</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_EOF_T" data-ref="_M/IXGBE_ADVTXD_FCOEF_EOF_T">IXGBE_ADVTXD_FCOEF_EOF_T</dfn>	(0x1 &lt;&lt; 10) /* 01: EOFt */</u></td></tr>
<tr><th id="2552">2552</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_EOF_NI" data-ref="_M/IXGBE_ADVTXD_FCOEF_EOF_NI">IXGBE_ADVTXD_FCOEF_EOF_NI</dfn>	(0x2 &lt;&lt; 10) /* 10: EOFni */</u></td></tr>
<tr><th id="2553">2553</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_FCOEF_EOF_A" data-ref="_M/IXGBE_ADVTXD_FCOEF_EOF_A">IXGBE_ADVTXD_FCOEF_EOF_A</dfn>	(0x3 &lt;&lt; 10) /* 11: EOFa */</u></td></tr>
<tr><th id="2554">2554</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_L4LEN_SHIFT" data-ref="_M/IXGBE_ADVTXD_L4LEN_SHIFT">IXGBE_ADVTXD_L4LEN_SHIFT</dfn>	8  /* Adv ctxt L4LEN shift */</u></td></tr>
<tr><th id="2555">2555</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ADVTXD_MSS_SHIFT" data-ref="_M/IXGBE_ADVTXD_MSS_SHIFT">IXGBE_ADVTXD_MSS_SHIFT</dfn>		16  /* Adv ctxt MSS shift */</u></td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td><i>/* Autonegotiation advertised speeds */</i></td></tr>
<tr><th id="2558">2558</th><td><b>typedef</b> <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="typedef" id="ixgbe_autoneg_advertised" title='ixgbe_autoneg_advertised' data-type='u32' data-ref="ixgbe_autoneg_advertised">ixgbe_autoneg_advertised</dfn>;</td></tr>
<tr><th id="2559">2559</th><td><i>/* Link speed */</i></td></tr>
<tr><th id="2560">2560</th><td><b>typedef</b> <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="typedef" id="ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</dfn>;</td></tr>
<tr><th id="2561">2561</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_UNKNOWN" data-ref="_M/IXGBE_LINK_SPEED_UNKNOWN">IXGBE_LINK_SPEED_UNKNOWN</dfn>	0</u></td></tr>
<tr><th id="2562">2562</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_100_FULL" data-ref="_M/IXGBE_LINK_SPEED_100_FULL">IXGBE_LINK_SPEED_100_FULL</dfn>	0x0008</u></td></tr>
<tr><th id="2563">2563</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_1GB_FULL" data-ref="_M/IXGBE_LINK_SPEED_1GB_FULL">IXGBE_LINK_SPEED_1GB_FULL</dfn>	0x0020</u></td></tr>
<tr><th id="2564">2564</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_10GB_FULL" data-ref="_M/IXGBE_LINK_SPEED_10GB_FULL">IXGBE_LINK_SPEED_10GB_FULL</dfn>	0x0080</u></td></tr>
<tr><th id="2565">2565</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_82598_AUTONEG" data-ref="_M/IXGBE_LINK_SPEED_82598_AUTONEG">IXGBE_LINK_SPEED_82598_AUTONEG</dfn>	(IXGBE_LINK_SPEED_1GB_FULL | \</u></td></tr>
<tr><th id="2566">2566</th><td><u>					 IXGBE_LINK_SPEED_10GB_FULL)</u></td></tr>
<tr><th id="2567">2567</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LINK_SPEED_82599_AUTONEG" data-ref="_M/IXGBE_LINK_SPEED_82599_AUTONEG">IXGBE_LINK_SPEED_82599_AUTONEG</dfn>	(IXGBE_LINK_SPEED_100_FULL | \</u></td></tr>
<tr><th id="2568">2568</th><td><u>					 IXGBE_LINK_SPEED_1GB_FULL | \</u></td></tr>
<tr><th id="2569">2569</th><td><u>					 IXGBE_LINK_SPEED_10GB_FULL)</u></td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td></td></tr>
<tr><th id="2572">2572</th><td><i>/* Physical layer type */</i></td></tr>
<tr><th id="2573">2573</th><td><b>typedef</b> <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="typedef" id="ixgbe_physical_layer" title='ixgbe_physical_layer' data-type='u32' data-ref="ixgbe_physical_layer">ixgbe_physical_layer</dfn>;</td></tr>
<tr><th id="2574">2574</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_UNKNOWN" data-ref="_M/IXGBE_PHYSICAL_LAYER_UNKNOWN">IXGBE_PHYSICAL_LAYER_UNKNOWN</dfn>		0</u></td></tr>
<tr><th id="2575">2575</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_T" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_T">IXGBE_PHYSICAL_LAYER_10GBASE_T</dfn>		0x0001</u></td></tr>
<tr><th id="2576">2576</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_1000BASE_T" data-ref="_M/IXGBE_PHYSICAL_LAYER_1000BASE_T">IXGBE_PHYSICAL_LAYER_1000BASE_T</dfn>		0x0002</u></td></tr>
<tr><th id="2577">2577</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_100BASE_TX" data-ref="_M/IXGBE_PHYSICAL_LAYER_100BASE_TX">IXGBE_PHYSICAL_LAYER_100BASE_TX</dfn>		0x0004</u></td></tr>
<tr><th id="2578">2578</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU" data-ref="_M/IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU">IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU</dfn>	0x0008</u></td></tr>
<tr><th id="2579">2579</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_LR" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_LR">IXGBE_PHYSICAL_LAYER_10GBASE_LR</dfn>		0x0010</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_LRM" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_LRM">IXGBE_PHYSICAL_LAYER_10GBASE_LRM</dfn>	0x0020</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_SR" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_SR">IXGBE_PHYSICAL_LAYER_10GBASE_SR</dfn>		0x0040</u></td></tr>
<tr><th id="2582">2582</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_KX4" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_KX4">IXGBE_PHYSICAL_LAYER_10GBASE_KX4</dfn>	0x0080</u></td></tr>
<tr><th id="2583">2583</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_CX4" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_CX4">IXGBE_PHYSICAL_LAYER_10GBASE_CX4</dfn>	0x0100</u></td></tr>
<tr><th id="2584">2584</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_1000BASE_KX" data-ref="_M/IXGBE_PHYSICAL_LAYER_1000BASE_KX">IXGBE_PHYSICAL_LAYER_1000BASE_KX</dfn>	0x0200</u></td></tr>
<tr><th id="2585">2585</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_1000BASE_BX" data-ref="_M/IXGBE_PHYSICAL_LAYER_1000BASE_BX">IXGBE_PHYSICAL_LAYER_1000BASE_BX</dfn>	0x0400</u></td></tr>
<tr><th id="2586">2586</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_KR" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_KR">IXGBE_PHYSICAL_LAYER_10GBASE_KR</dfn>		0x0800</u></td></tr>
<tr><th id="2587">2587</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_10GBASE_XAUI" data-ref="_M/IXGBE_PHYSICAL_LAYER_10GBASE_XAUI">IXGBE_PHYSICAL_LAYER_10GBASE_XAUI</dfn>	0x1000</u></td></tr>
<tr><th id="2588">2588</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA" data-ref="_M/IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA">IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA</dfn>	0x2000</u></td></tr>
<tr><th id="2589">2589</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHYSICAL_LAYER_1000BASE_SX" data-ref="_M/IXGBE_PHYSICAL_LAYER_1000BASE_SX">IXGBE_PHYSICAL_LAYER_1000BASE_SX</dfn>	0x4000</u></td></tr>
<tr><th id="2590">2590</th><td></td></tr>
<tr><th id="2591">2591</th><td><i>/* Flow Control Data Sheet defined values</i></td></tr>
<tr><th id="2592">2592</th><td><i> * Calculation and defines taken from 802.1bb Annex O</i></td></tr>
<tr><th id="2593">2593</th><td><i> */</i></td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td><i>/* BitTimes (BT) conversion */</i></td></tr>
<tr><th id="2596">2596</th><td><u>#define <dfn class="macro" id="_M/IXGBE_BT2KB" data-ref="_M/IXGBE_BT2KB">IXGBE_BT2KB</dfn>(BT)		((BT + (8 * 1024 - 1)) / (8 * 1024))</u></td></tr>
<tr><th id="2597">2597</th><td><u>#define <dfn class="macro" id="_M/IXGBE_B2BT" data-ref="_M/IXGBE_B2BT">IXGBE_B2BT</dfn>(BT)		(BT * 8)</u></td></tr>
<tr><th id="2598">2598</th><td></td></tr>
<tr><th id="2599">2599</th><td><i>/* Calculate Delay to respond to PFC */</i></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PFC_D" data-ref="_M/IXGBE_PFC_D">IXGBE_PFC_D</dfn>	672</u></td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td><i>/* Calculate Cable Delay */</i></td></tr>
<tr><th id="2603">2603</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CABLE_DC" data-ref="_M/IXGBE_CABLE_DC">IXGBE_CABLE_DC</dfn>	5556 /* Delay Copper */</u></td></tr>
<tr><th id="2604">2604</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CABLE_DO" data-ref="_M/IXGBE_CABLE_DO">IXGBE_CABLE_DO</dfn>	5000 /* Delay Optical */</u></td></tr>
<tr><th id="2605">2605</th><td></td></tr>
<tr><th id="2606">2606</th><td><i>/* Calculate Interface Delay X540 */</i></td></tr>
<tr><th id="2607">2607</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_DC" data-ref="_M/IXGBE_PHY_DC">IXGBE_PHY_DC</dfn>	25600 /* Delay 10G BASET */</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAC_DC" data-ref="_M/IXGBE_MAC_DC">IXGBE_MAC_DC</dfn>	8192  /* Delay Copper XAUI interface */</u></td></tr>
<tr><th id="2609">2609</th><td><u>#define <dfn class="macro" id="_M/IXGBE_XAUI_DC" data-ref="_M/IXGBE_XAUI_DC">IXGBE_XAUI_DC</dfn>	(2 * 2048) /* Delay Copper Phy */</u></td></tr>
<tr><th id="2610">2610</th><td></td></tr>
<tr><th id="2611">2611</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ID_X540" data-ref="_M/IXGBE_ID_X540">IXGBE_ID_X540</dfn>	(IXGBE_MAC_DC + IXGBE_XAUI_DC + IXGBE_PHY_DC)</u></td></tr>
<tr><th id="2612">2612</th><td></td></tr>
<tr><th id="2613">2613</th><td><i>/* Calculate Interface Delay 82598, 82599 */</i></td></tr>
<tr><th id="2614">2614</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PHY_D" data-ref="_M/IXGBE_PHY_D">IXGBE_PHY_D</dfn>	12800</u></td></tr>
<tr><th id="2615">2615</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAC_D" data-ref="_M/IXGBE_MAC_D">IXGBE_MAC_D</dfn>	4096</u></td></tr>
<tr><th id="2616">2616</th><td><u>#define <dfn class="macro" id="_M/IXGBE_XAUI_D" data-ref="_M/IXGBE_XAUI_D">IXGBE_XAUI_D</dfn>	(2 * 1024)</u></td></tr>
<tr><th id="2617">2617</th><td></td></tr>
<tr><th id="2618">2618</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ID" data-ref="_M/IXGBE_ID">IXGBE_ID</dfn>	(IXGBE_MAC_D + IXGBE_XAUI_D + IXGBE_PHY_D)</u></td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td><i>/* Calculate Delay incurred from higher layer */</i></td></tr>
<tr><th id="2621">2621</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HD" data-ref="_M/IXGBE_HD">IXGBE_HD</dfn>	6144</u></td></tr>
<tr><th id="2622">2622</th><td></td></tr>
<tr><th id="2623">2623</th><td><i>/* Calculate PCI Bus delay for low thresholds */</i></td></tr>
<tr><th id="2624">2624</th><td><u>#define <dfn class="macro" id="_M/IXGBE_PCI_DELAY" data-ref="_M/IXGBE_PCI_DELAY">IXGBE_PCI_DELAY</dfn>	10000</u></td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td><i>/* Calculate X540 delay value in bit times */</i></td></tr>
<tr><th id="2627">2627</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DV_X540" data-ref="_M/IXGBE_DV_X540">IXGBE_DV_X540</dfn>(_max_frame_link, _max_frame_tc) \</u></td></tr>
<tr><th id="2628">2628</th><td><u>			((36 * \</u></td></tr>
<tr><th id="2629">2629</th><td><u>			  (IXGBE_B2BT(_max_frame_link) + \</u></td></tr>
<tr><th id="2630">2630</th><td><u>			   IXGBE_PFC_D + \</u></td></tr>
<tr><th id="2631">2631</th><td><u>			   (2 * IXGBE_CABLE_DC) + \</u></td></tr>
<tr><th id="2632">2632</th><td><u>			   (2 * IXGBE_ID_X540) + \</u></td></tr>
<tr><th id="2633">2633</th><td><u>			   IXGBE_HD) / 25 + 1) + \</u></td></tr>
<tr><th id="2634">2634</th><td><u>			 2 * IXGBE_B2BT(_max_frame_tc))</u></td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td><i>/* Calculate 82599, 82598 delay value in bit times */</i></td></tr>
<tr><th id="2637">2637</th><td><u>#define <dfn class="macro" id="_M/IXGBE_DV" data-ref="_M/IXGBE_DV">IXGBE_DV</dfn>(_max_frame_link, _max_frame_tc) \</u></td></tr>
<tr><th id="2638">2638</th><td><u>			((36 * \</u></td></tr>
<tr><th id="2639">2639</th><td><u>			  (IXGBE_B2BT(_max_frame_link) + \</u></td></tr>
<tr><th id="2640">2640</th><td><u>			   IXGBE_PFC_D + \</u></td></tr>
<tr><th id="2641">2641</th><td><u>			   (2 * IXGBE_CABLE_DC) + \</u></td></tr>
<tr><th id="2642">2642</th><td><u>			   (2 * IXGBE_ID) + \</u></td></tr>
<tr><th id="2643">2643</th><td><u>			   IXGBE_HD) / 25 + 1) + \</u></td></tr>
<tr><th id="2644">2644</th><td><u>			 2 * IXGBE_B2BT(_max_frame_tc))</u></td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td><i>/* Calculate low threshold delay values */</i></td></tr>
<tr><th id="2647">2647</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LOW_DV_X540" data-ref="_M/IXGBE_LOW_DV_X540">IXGBE_LOW_DV_X540</dfn>(_max_frame_tc) \</u></td></tr>
<tr><th id="2648">2648</th><td><u>			(2 * IXGBE_B2BT(_max_frame_tc) + \</u></td></tr>
<tr><th id="2649">2649</th><td><u>			(36 * IXGBE_PCI_DELAY / 25) + 1)</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LOW_DV" data-ref="_M/IXGBE_LOW_DV">IXGBE_LOW_DV</dfn>(_max_frame_tc) \</u></td></tr>
<tr><th id="2651">2651</th><td><u>			(2 * IXGBE_LOW_DV_X540(_max_frame_tc))</u></td></tr>
<tr><th id="2652">2652</th><td></td></tr>
<tr><th id="2653">2653</th><td><i>/* Software ATR hash keys */</i></td></tr>
<tr><th id="2654">2654</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_BUCKET_HASH_KEY" data-ref="_M/IXGBE_ATR_BUCKET_HASH_KEY">IXGBE_ATR_BUCKET_HASH_KEY</dfn>	0x3DAD14E2</u></td></tr>
<tr><th id="2655">2655</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_SIGNATURE_HASH_KEY" data-ref="_M/IXGBE_ATR_SIGNATURE_HASH_KEY">IXGBE_ATR_SIGNATURE_HASH_KEY</dfn>	0x174D3614</u></td></tr>
<tr><th id="2656">2656</th><td></td></tr>
<tr><th id="2657">2657</th><td><i>/* Software ATR input stream values and masks */</i></td></tr>
<tr><th id="2658">2658</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_HASH_MASK" data-ref="_M/IXGBE_ATR_HASH_MASK">IXGBE_ATR_HASH_MASK</dfn>		0x7fff</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_L4TYPE_MASK" data-ref="_M/IXGBE_ATR_L4TYPE_MASK">IXGBE_ATR_L4TYPE_MASK</dfn>		0x3</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_L4TYPE_UDP" data-ref="_M/IXGBE_ATR_L4TYPE_UDP">IXGBE_ATR_L4TYPE_UDP</dfn>		0x1</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_L4TYPE_TCP" data-ref="_M/IXGBE_ATR_L4TYPE_TCP">IXGBE_ATR_L4TYPE_TCP</dfn>		0x2</u></td></tr>
<tr><th id="2662">2662</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_L4TYPE_SCTP" data-ref="_M/IXGBE_ATR_L4TYPE_SCTP">IXGBE_ATR_L4TYPE_SCTP</dfn>		0x3</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ATR_L4TYPE_IPV6_MASK" data-ref="_M/IXGBE_ATR_L4TYPE_IPV6_MASK">IXGBE_ATR_L4TYPE_IPV6_MASK</dfn>	0x4</u></td></tr>
<tr><th id="2664">2664</th><td><b>enum</b> <dfn class="type def" id="ixgbe_atr_flow_type" title='ixgbe_atr_flow_type' data-ref="ixgbe_atr_flow_type">ixgbe_atr_flow_type</dfn> {</td></tr>
<tr><th id="2665">2665</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_IPV4" title='IXGBE_ATR_FLOW_TYPE_IPV4' data-ref="IXGBE_ATR_FLOW_TYPE_IPV4">IXGBE_ATR_FLOW_TYPE_IPV4</dfn>	= <var>0x0</var>,</td></tr>
<tr><th id="2666">2666</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_UDPV4" title='IXGBE_ATR_FLOW_TYPE_UDPV4' data-ref="IXGBE_ATR_FLOW_TYPE_UDPV4">IXGBE_ATR_FLOW_TYPE_UDPV4</dfn>	= <var>0x1</var>,</td></tr>
<tr><th id="2667">2667</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_TCPV4" title='IXGBE_ATR_FLOW_TYPE_TCPV4' data-ref="IXGBE_ATR_FLOW_TYPE_TCPV4">IXGBE_ATR_FLOW_TYPE_TCPV4</dfn>	= <var>0x2</var>,</td></tr>
<tr><th id="2668">2668</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_SCTPV4" title='IXGBE_ATR_FLOW_TYPE_SCTPV4' data-ref="IXGBE_ATR_FLOW_TYPE_SCTPV4">IXGBE_ATR_FLOW_TYPE_SCTPV4</dfn>	= <var>0x3</var>,</td></tr>
<tr><th id="2669">2669</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_IPV6" title='IXGBE_ATR_FLOW_TYPE_IPV6' data-ref="IXGBE_ATR_FLOW_TYPE_IPV6">IXGBE_ATR_FLOW_TYPE_IPV6</dfn>	= <var>0x4</var>,</td></tr>
<tr><th id="2670">2670</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_UDPV6" title='IXGBE_ATR_FLOW_TYPE_UDPV6' data-ref="IXGBE_ATR_FLOW_TYPE_UDPV6">IXGBE_ATR_FLOW_TYPE_UDPV6</dfn>	= <var>0x5</var>,</td></tr>
<tr><th id="2671">2671</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_TCPV6" title='IXGBE_ATR_FLOW_TYPE_TCPV6' data-ref="IXGBE_ATR_FLOW_TYPE_TCPV6">IXGBE_ATR_FLOW_TYPE_TCPV6</dfn>	= <var>0x6</var>,</td></tr>
<tr><th id="2672">2672</th><td>	<dfn class="enum" id="IXGBE_ATR_FLOW_TYPE_SCTPV6" title='IXGBE_ATR_FLOW_TYPE_SCTPV6' data-ref="IXGBE_ATR_FLOW_TYPE_SCTPV6">IXGBE_ATR_FLOW_TYPE_SCTPV6</dfn>	= <var>0x7</var>,</td></tr>
<tr><th id="2673">2673</th><td>};</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td><i>/* Flow Director ATR input struct. */</i></td></tr>
<tr><th id="2676">2676</th><td><b>union</b> <dfn class="type def" id="ixgbe_atr_input" title='ixgbe_atr_input' data-ref="ixgbe_atr_input">ixgbe_atr_input</dfn> {</td></tr>
<tr><th id="2677">2677</th><td>	<i>/*</i></td></tr>
<tr><th id="2678">2678</th><td><i>	 * Byte layout in order, all values with MSB first:</i></td></tr>
<tr><th id="2679">2679</th><td><i>	 *</i></td></tr>
<tr><th id="2680">2680</th><td><i>	 * vm_pool	- 1 byte</i></td></tr>
<tr><th id="2681">2681</th><td><i>	 * flow_type	- 1 byte</i></td></tr>
<tr><th id="2682">2682</th><td><i>	 * vlan_id	- 2 bytes</i></td></tr>
<tr><th id="2683">2683</th><td><i>	 * src_ip	- 16 bytes</i></td></tr>
<tr><th id="2684">2684</th><td><i>	 * dst_ip	- 16 bytes</i></td></tr>
<tr><th id="2685">2685</th><td><i>	 * src_port	- 2 bytes</i></td></tr>
<tr><th id="2686">2686</th><td><i>	 * dst_port	- 2 bytes</i></td></tr>
<tr><th id="2687">2687</th><td><i>	 * flex_bytes	- 2 bytes</i></td></tr>
<tr><th id="2688">2688</th><td><i>	 * bkt_hash	- 2 bytes</i></td></tr>
<tr><th id="2689">2689</th><td><i>	 */</i></td></tr>
<tr><th id="2690">2690</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2691">2691</th><td>		<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::vm_pool" title='ixgbe_atr_input::(anonymous struct)::vm_pool' data-ref="ixgbe_atr_input::(anonymous)::vm_pool">vm_pool</dfn>;</td></tr>
<tr><th id="2692">2692</th><td>		<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::flow_type" title='ixgbe_atr_input::(anonymous struct)::flow_type' data-ref="ixgbe_atr_input::(anonymous)::flow_type">flow_type</dfn>;</td></tr>
<tr><th id="2693">2693</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::vlan_id" title='ixgbe_atr_input::(anonymous struct)::vlan_id' data-ref="ixgbe_atr_input::(anonymous)::vlan_id">vlan_id</dfn>;</td></tr>
<tr><th id="2694">2694</th><td>		<a class="macro" href="#2295" title="u32" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::dst_ip" title='ixgbe_atr_input::(anonymous struct)::dst_ip' data-ref="ixgbe_atr_input::(anonymous)::dst_ip">dst_ip</dfn>[<var>4</var>];</td></tr>
<tr><th id="2695">2695</th><td>		<a class="macro" href="#2295" title="u32" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::src_ip" title='ixgbe_atr_input::(anonymous struct)::src_ip' data-ref="ixgbe_atr_input::(anonymous)::src_ip">src_ip</dfn>[<var>4</var>];</td></tr>
<tr><th id="2696">2696</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::src_port" title='ixgbe_atr_input::(anonymous struct)::src_port' data-ref="ixgbe_atr_input::(anonymous)::src_port">src_port</dfn>;</td></tr>
<tr><th id="2697">2697</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::dst_port" title='ixgbe_atr_input::(anonymous struct)::dst_port' data-ref="ixgbe_atr_input::(anonymous)::dst_port">dst_port</dfn>;</td></tr>
<tr><th id="2698">2698</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::flex_bytes" title='ixgbe_atr_input::(anonymous struct)::flex_bytes' data-ref="ixgbe_atr_input::(anonymous)::flex_bytes">flex_bytes</dfn>;</td></tr>
<tr><th id="2699">2699</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_input::(anonymous)::bkt_hash" title='ixgbe_atr_input::(anonymous struct)::bkt_hash' data-ref="ixgbe_atr_input::(anonymous)::bkt_hash">bkt_hash</dfn>;</td></tr>
<tr><th id="2700">2700</th><td>	} <dfn class="decl field" id="ixgbe_atr_input::formatted" title='ixgbe_atr_input::formatted' data-ref="ixgbe_atr_input::formatted">formatted</dfn>;</td></tr>
<tr><th id="2701">2701</th><td>	<a class="macro" href="#2295" title="u32" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ixgbe_atr_input::dword_stream" title='ixgbe_atr_input::dword_stream' data-ref="ixgbe_atr_input::dword_stream">dword_stream</dfn>[<var>11</var>];</td></tr>
<tr><th id="2702">2702</th><td>};</td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td><i>/* Flow Director compressed ATR hash input struct */</i></td></tr>
<tr><th id="2705">2705</th><td><b>union</b> <dfn class="type def" id="ixgbe_atr_hash_dword" title='ixgbe_atr_hash_dword' data-ref="ixgbe_atr_hash_dword">ixgbe_atr_hash_dword</dfn> {</td></tr>
<tr><th id="2706">2706</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2707">2707</th><td>		<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_atr_hash_dword::(anonymous)::vm_pool" title='ixgbe_atr_hash_dword::(anonymous struct)::vm_pool' data-ref="ixgbe_atr_hash_dword::(anonymous)::vm_pool">vm_pool</dfn>;</td></tr>
<tr><th id="2708">2708</th><td>		<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_atr_hash_dword::(anonymous)::flow_type" title='ixgbe_atr_hash_dword::(anonymous struct)::flow_type' data-ref="ixgbe_atr_hash_dword::(anonymous)::flow_type">flow_type</dfn>;</td></tr>
<tr><th id="2709">2709</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_hash_dword::(anonymous)::vlan_id" title='ixgbe_atr_hash_dword::(anonymous struct)::vlan_id' data-ref="ixgbe_atr_hash_dword::(anonymous)::vlan_id">vlan_id</dfn>;</td></tr>
<tr><th id="2710">2710</th><td>	} <dfn class="decl field" id="ixgbe_atr_hash_dword::formatted" title='ixgbe_atr_hash_dword::formatted' data-ref="ixgbe_atr_hash_dword::formatted">formatted</dfn>;</td></tr>
<tr><th id="2711">2711</th><td>	<a class="macro" href="#2295" title="u32" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ixgbe_atr_hash_dword::ip" title='ixgbe_atr_hash_dword::ip' data-ref="ixgbe_atr_hash_dword::ip">ip</dfn>;</td></tr>
<tr><th id="2712">2712</th><td>	<b>struct</b> {</td></tr>
<tr><th id="2713">2713</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_hash_dword::(anonymous)::src" title='ixgbe_atr_hash_dword::(anonymous struct)::src' data-ref="ixgbe_atr_hash_dword::(anonymous)::src">src</dfn>;</td></tr>
<tr><th id="2714">2714</th><td>		<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_hash_dword::(anonymous)::dst" title='ixgbe_atr_hash_dword::(anonymous struct)::dst' data-ref="ixgbe_atr_hash_dword::(anonymous)::dst">dst</dfn>;</td></tr>
<tr><th id="2715">2715</th><td>	} <dfn class="decl field" id="ixgbe_atr_hash_dword::port" title='ixgbe_atr_hash_dword::port' data-ref="ixgbe_atr_hash_dword::port">port</dfn>;</td></tr>
<tr><th id="2716">2716</th><td>	<a class="macro" href="#2294" title="u16" data-ref="_M/__be16">__be16</a> <dfn class="decl field" id="ixgbe_atr_hash_dword::flex_bytes" title='ixgbe_atr_hash_dword::flex_bytes' data-ref="ixgbe_atr_hash_dword::flex_bytes">flex_bytes</dfn>;</td></tr>
<tr><th id="2717">2717</th><td>	<a class="macro" href="#2295" title="u32" data-ref="_M/__be32">__be32</a> <dfn class="decl field" id="ixgbe_atr_hash_dword::dword" title='ixgbe_atr_hash_dword::dword' data-ref="ixgbe_atr_hash_dword::dword">dword</dfn>;</td></tr>
<tr><th id="2718">2718</th><td>};</td></tr>
<tr><th id="2719">2719</th><td></td></tr>
<tr><th id="2720">2720</th><td></td></tr>
<tr><th id="2721">2721</th><td><i>/*</i></td></tr>
<tr><th id="2722">2722</th><td><i> * Unavailable: The FCoE Boot Option ROM is not present in the flash.</i></td></tr>
<tr><th id="2723">2723</th><td><i> * Disabled: Present; boot order is not set for any targets on the port.</i></td></tr>
<tr><th id="2724">2724</th><td><i> * Enabled: Present; boot order is set for at least one target on the port.</i></td></tr>
<tr><th id="2725">2725</th><td><i> */</i></td></tr>
<tr><th id="2726">2726</th><td><b>enum</b> <dfn class="type def" id="ixgbe_fcoe_boot_status" title='ixgbe_fcoe_boot_status' data-ref="ixgbe_fcoe_boot_status">ixgbe_fcoe_boot_status</dfn> {</td></tr>
<tr><th id="2727">2727</th><td>	<dfn class="enum" id="ixgbe_fcoe_bootstatus_disabled" title='ixgbe_fcoe_bootstatus_disabled' data-ref="ixgbe_fcoe_bootstatus_disabled">ixgbe_fcoe_bootstatus_disabled</dfn> = <var>0</var>,</td></tr>
<tr><th id="2728">2728</th><td>	<dfn class="enum" id="ixgbe_fcoe_bootstatus_enabled" title='ixgbe_fcoe_bootstatus_enabled' data-ref="ixgbe_fcoe_bootstatus_enabled">ixgbe_fcoe_bootstatus_enabled</dfn> = <var>1</var>,</td></tr>
<tr><th id="2729">2729</th><td>	<dfn class="enum" id="ixgbe_fcoe_bootstatus_unavailable" title='ixgbe_fcoe_bootstatus_unavailable' data-ref="ixgbe_fcoe_bootstatus_unavailable">ixgbe_fcoe_bootstatus_unavailable</dfn> = <var>0xFFFF</var></td></tr>
<tr><th id="2730">2730</th><td>};</td></tr>
<tr><th id="2731">2731</th><td></td></tr>
<tr><th id="2732">2732</th><td><b>enum</b> <dfn class="type def" id="ixgbe_eeprom_type" title='ixgbe_eeprom_type' data-ref="ixgbe_eeprom_type">ixgbe_eeprom_type</dfn> {</td></tr>
<tr><th id="2733">2733</th><td>	<dfn class="enum" id="ixgbe_eeprom_uninitialized" title='ixgbe_eeprom_uninitialized' data-ref="ixgbe_eeprom_uninitialized">ixgbe_eeprom_uninitialized</dfn> = <var>0</var>,</td></tr>
<tr><th id="2734">2734</th><td>	<dfn class="enum" id="ixgbe_eeprom_spi" title='ixgbe_eeprom_spi' data-ref="ixgbe_eeprom_spi">ixgbe_eeprom_spi</dfn>,</td></tr>
<tr><th id="2735">2735</th><td>	<dfn class="enum" id="ixgbe_flash" title='ixgbe_flash' data-ref="ixgbe_flash">ixgbe_flash</dfn>,</td></tr>
<tr><th id="2736">2736</th><td>	<dfn class="enum" id="ixgbe_eeprom_none" title='ixgbe_eeprom_none' data-ref="ixgbe_eeprom_none">ixgbe_eeprom_none</dfn> <i>/* No NVM support */</i></td></tr>
<tr><th id="2737">2737</th><td>};</td></tr>
<tr><th id="2738">2738</th><td></td></tr>
<tr><th id="2739">2739</th><td><b>enum</b> <dfn class="type def" id="ixgbe_mac_type" title='ixgbe_mac_type' data-ref="ixgbe_mac_type">ixgbe_mac_type</dfn> {</td></tr>
<tr><th id="2740">2740</th><td>	<dfn class="enum" id="ixgbe_mac_unknown" title='ixgbe_mac_unknown' data-ref="ixgbe_mac_unknown">ixgbe_mac_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="2741">2741</th><td>	<dfn class="enum" id="ixgbe_mac_82598EB" title='ixgbe_mac_82598EB' data-ref="ixgbe_mac_82598EB">ixgbe_mac_82598EB</dfn>,</td></tr>
<tr><th id="2742">2742</th><td>	<dfn class="enum" id="ixgbe_mac_82599EB" title='ixgbe_mac_82599EB' data-ref="ixgbe_mac_82599EB">ixgbe_mac_82599EB</dfn>,</td></tr>
<tr><th id="2743">2743</th><td>	<dfn class="enum" id="ixgbe_mac_X540" title='ixgbe_mac_X540' data-ref="ixgbe_mac_X540">ixgbe_mac_X540</dfn>,</td></tr>
<tr><th id="2744">2744</th><td>	<dfn class="enum" id="ixgbe_num_macs" title='ixgbe_num_macs' data-ref="ixgbe_num_macs">ixgbe_num_macs</dfn></td></tr>
<tr><th id="2745">2745</th><td>};</td></tr>
<tr><th id="2746">2746</th><td></td></tr>
<tr><th id="2747">2747</th><td><b>enum</b> <dfn class="type def" id="ixgbe_phy_type" title='ixgbe_phy_type' data-ref="ixgbe_phy_type">ixgbe_phy_type</dfn> {</td></tr>
<tr><th id="2748">2748</th><td>	<dfn class="enum" id="ixgbe_phy_unknown" title='ixgbe_phy_unknown' data-ref="ixgbe_phy_unknown">ixgbe_phy_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="2749">2749</th><td>	<dfn class="enum" id="ixgbe_phy_none" title='ixgbe_phy_none' data-ref="ixgbe_phy_none">ixgbe_phy_none</dfn>,</td></tr>
<tr><th id="2750">2750</th><td>	<dfn class="enum" id="ixgbe_phy_tn" title='ixgbe_phy_tn' data-ref="ixgbe_phy_tn">ixgbe_phy_tn</dfn>,</td></tr>
<tr><th id="2751">2751</th><td>	<dfn class="enum" id="ixgbe_phy_aq" title='ixgbe_phy_aq' data-ref="ixgbe_phy_aq">ixgbe_phy_aq</dfn>,</td></tr>
<tr><th id="2752">2752</th><td>	<dfn class="enum" id="ixgbe_phy_cu_unknown" title='ixgbe_phy_cu_unknown' data-ref="ixgbe_phy_cu_unknown">ixgbe_phy_cu_unknown</dfn>,</td></tr>
<tr><th id="2753">2753</th><td>	<dfn class="enum" id="ixgbe_phy_qt" title='ixgbe_phy_qt' data-ref="ixgbe_phy_qt">ixgbe_phy_qt</dfn>,</td></tr>
<tr><th id="2754">2754</th><td>	<dfn class="enum" id="ixgbe_phy_xaui" title='ixgbe_phy_xaui' data-ref="ixgbe_phy_xaui">ixgbe_phy_xaui</dfn>,</td></tr>
<tr><th id="2755">2755</th><td>	<dfn class="enum" id="ixgbe_phy_nl" title='ixgbe_phy_nl' data-ref="ixgbe_phy_nl">ixgbe_phy_nl</dfn>,</td></tr>
<tr><th id="2756">2756</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_passive_tyco" title='ixgbe_phy_sfp_passive_tyco' data-ref="ixgbe_phy_sfp_passive_tyco">ixgbe_phy_sfp_passive_tyco</dfn>,</td></tr>
<tr><th id="2757">2757</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_passive_unknown" title='ixgbe_phy_sfp_passive_unknown' data-ref="ixgbe_phy_sfp_passive_unknown">ixgbe_phy_sfp_passive_unknown</dfn>,</td></tr>
<tr><th id="2758">2758</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_active_unknown" title='ixgbe_phy_sfp_active_unknown' data-ref="ixgbe_phy_sfp_active_unknown">ixgbe_phy_sfp_active_unknown</dfn>,</td></tr>
<tr><th id="2759">2759</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_avago" title='ixgbe_phy_sfp_avago' data-ref="ixgbe_phy_sfp_avago">ixgbe_phy_sfp_avago</dfn>,</td></tr>
<tr><th id="2760">2760</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_ftl" title='ixgbe_phy_sfp_ftl' data-ref="ixgbe_phy_sfp_ftl">ixgbe_phy_sfp_ftl</dfn>,</td></tr>
<tr><th id="2761">2761</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_ftl_active" title='ixgbe_phy_sfp_ftl_active' data-ref="ixgbe_phy_sfp_ftl_active">ixgbe_phy_sfp_ftl_active</dfn>,</td></tr>
<tr><th id="2762">2762</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_unknown" title='ixgbe_phy_sfp_unknown' data-ref="ixgbe_phy_sfp_unknown">ixgbe_phy_sfp_unknown</dfn>,</td></tr>
<tr><th id="2763">2763</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_intel" title='ixgbe_phy_sfp_intel' data-ref="ixgbe_phy_sfp_intel">ixgbe_phy_sfp_intel</dfn>,</td></tr>
<tr><th id="2764">2764</th><td>	<dfn class="enum" id="ixgbe_phy_sfp_unsupported" title='ixgbe_phy_sfp_unsupported' data-ref="ixgbe_phy_sfp_unsupported">ixgbe_phy_sfp_unsupported</dfn>, <i>/*Enforce bit set with unsupported module*/</i></td></tr>
<tr><th id="2765">2765</th><td>	<dfn class="enum" id="ixgbe_phy_generic" title='ixgbe_phy_generic' data-ref="ixgbe_phy_generic">ixgbe_phy_generic</dfn></td></tr>
<tr><th id="2766">2766</th><td>};</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td><i>/*</i></td></tr>
<tr><th id="2769">2769</th><td><i> * SFP+ module type IDs:</i></td></tr>
<tr><th id="2770">2770</th><td><i> *</i></td></tr>
<tr><th id="2771">2771</th><td><i> * ID	Module Type</i></td></tr>
<tr><th id="2772">2772</th><td><i> * =============</i></td></tr>
<tr><th id="2773">2773</th><td><i> * 0	SFP_DA_CU</i></td></tr>
<tr><th id="2774">2774</th><td><i> * 1	SFP_SR</i></td></tr>
<tr><th id="2775">2775</th><td><i> * 2	SFP_LR</i></td></tr>
<tr><th id="2776">2776</th><td><i> * 3	SFP_DA_CU_CORE0 - 82599-specific</i></td></tr>
<tr><th id="2777">2777</th><td><i> * 4	SFP_DA_CU_CORE1 - 82599-specific</i></td></tr>
<tr><th id="2778">2778</th><td><i> * 5	SFP_SR/LR_CORE0 - 82599-specific</i></td></tr>
<tr><th id="2779">2779</th><td><i> * 6	SFP_SR/LR_CORE1 - 82599-specific</i></td></tr>
<tr><th id="2780">2780</th><td><i> */</i></td></tr>
<tr><th id="2781">2781</th><td><b>enum</b> <dfn class="type def" id="ixgbe_sfp_type" title='ixgbe_sfp_type' data-ref="ixgbe_sfp_type">ixgbe_sfp_type</dfn> {</td></tr>
<tr><th id="2782">2782</th><td>	<dfn class="enum" id="ixgbe_sfp_type_da_cu" title='ixgbe_sfp_type_da_cu' data-ref="ixgbe_sfp_type_da_cu">ixgbe_sfp_type_da_cu</dfn> = <var>0</var>,</td></tr>
<tr><th id="2783">2783</th><td>	<dfn class="enum" id="ixgbe_sfp_type_sr" title='ixgbe_sfp_type_sr' data-ref="ixgbe_sfp_type_sr">ixgbe_sfp_type_sr</dfn> = <var>1</var>,</td></tr>
<tr><th id="2784">2784</th><td>	<dfn class="enum" id="ixgbe_sfp_type_lr" title='ixgbe_sfp_type_lr' data-ref="ixgbe_sfp_type_lr">ixgbe_sfp_type_lr</dfn> = <var>2</var>,</td></tr>
<tr><th id="2785">2785</th><td>	<dfn class="enum" id="ixgbe_sfp_type_da_cu_core0" title='ixgbe_sfp_type_da_cu_core0' data-ref="ixgbe_sfp_type_da_cu_core0">ixgbe_sfp_type_da_cu_core0</dfn> = <var>3</var>,</td></tr>
<tr><th id="2786">2786</th><td>	<dfn class="enum" id="ixgbe_sfp_type_da_cu_core1" title='ixgbe_sfp_type_da_cu_core1' data-ref="ixgbe_sfp_type_da_cu_core1">ixgbe_sfp_type_da_cu_core1</dfn> = <var>4</var>,</td></tr>
<tr><th id="2787">2787</th><td>	<dfn class="enum" id="ixgbe_sfp_type_srlr_core0" title='ixgbe_sfp_type_srlr_core0' data-ref="ixgbe_sfp_type_srlr_core0">ixgbe_sfp_type_srlr_core0</dfn> = <var>5</var>,</td></tr>
<tr><th id="2788">2788</th><td>	<dfn class="enum" id="ixgbe_sfp_type_srlr_core1" title='ixgbe_sfp_type_srlr_core1' data-ref="ixgbe_sfp_type_srlr_core1">ixgbe_sfp_type_srlr_core1</dfn> = <var>6</var>,</td></tr>
<tr><th id="2789">2789</th><td>	<dfn class="enum" id="ixgbe_sfp_type_da_act_lmt_core0" title='ixgbe_sfp_type_da_act_lmt_core0' data-ref="ixgbe_sfp_type_da_act_lmt_core0">ixgbe_sfp_type_da_act_lmt_core0</dfn> = <var>7</var>,</td></tr>
<tr><th id="2790">2790</th><td>	<dfn class="enum" id="ixgbe_sfp_type_da_act_lmt_core1" title='ixgbe_sfp_type_da_act_lmt_core1' data-ref="ixgbe_sfp_type_da_act_lmt_core1">ixgbe_sfp_type_da_act_lmt_core1</dfn> = <var>8</var>,</td></tr>
<tr><th id="2791">2791</th><td>	<dfn class="enum" id="ixgbe_sfp_type_1g_cu_core0" title='ixgbe_sfp_type_1g_cu_core0' data-ref="ixgbe_sfp_type_1g_cu_core0">ixgbe_sfp_type_1g_cu_core0</dfn> = <var>9</var>,</td></tr>
<tr><th id="2792">2792</th><td>	<dfn class="enum" id="ixgbe_sfp_type_1g_cu_core1" title='ixgbe_sfp_type_1g_cu_core1' data-ref="ixgbe_sfp_type_1g_cu_core1">ixgbe_sfp_type_1g_cu_core1</dfn> = <var>10</var>,</td></tr>
<tr><th id="2793">2793</th><td>	<dfn class="enum" id="ixgbe_sfp_type_1g_sx_core0" title='ixgbe_sfp_type_1g_sx_core0' data-ref="ixgbe_sfp_type_1g_sx_core0">ixgbe_sfp_type_1g_sx_core0</dfn> = <var>11</var>,</td></tr>
<tr><th id="2794">2794</th><td>	<dfn class="enum" id="ixgbe_sfp_type_1g_sx_core1" title='ixgbe_sfp_type_1g_sx_core1' data-ref="ixgbe_sfp_type_1g_sx_core1">ixgbe_sfp_type_1g_sx_core1</dfn> = <var>12</var>,</td></tr>
<tr><th id="2795">2795</th><td>	<dfn class="enum" id="ixgbe_sfp_type_not_present" title='ixgbe_sfp_type_not_present' data-ref="ixgbe_sfp_type_not_present">ixgbe_sfp_type_not_present</dfn> = <var>0xFFFE</var>,</td></tr>
<tr><th id="2796">2796</th><td>	<dfn class="enum" id="ixgbe_sfp_type_unknown" title='ixgbe_sfp_type_unknown' data-ref="ixgbe_sfp_type_unknown">ixgbe_sfp_type_unknown</dfn> = <var>0xFFFF</var></td></tr>
<tr><th id="2797">2797</th><td>};</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td><b>enum</b> <dfn class="type def" id="ixgbe_media_type" title='ixgbe_media_type' data-ref="ixgbe_media_type">ixgbe_media_type</dfn> {</td></tr>
<tr><th id="2800">2800</th><td>	<dfn class="enum" id="ixgbe_media_type_unknown" title='ixgbe_media_type_unknown' data-ref="ixgbe_media_type_unknown">ixgbe_media_type_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="2801">2801</th><td>	<dfn class="enum" id="ixgbe_media_type_fiber" title='ixgbe_media_type_fiber' data-ref="ixgbe_media_type_fiber">ixgbe_media_type_fiber</dfn>,</td></tr>
<tr><th id="2802">2802</th><td>	<dfn class="enum" id="ixgbe_media_type_fiber_qsfp" title='ixgbe_media_type_fiber_qsfp' data-ref="ixgbe_media_type_fiber_qsfp">ixgbe_media_type_fiber_qsfp</dfn>,</td></tr>
<tr><th id="2803">2803</th><td>	<dfn class="enum" id="ixgbe_media_type_fiber_lco" title='ixgbe_media_type_fiber_lco' data-ref="ixgbe_media_type_fiber_lco">ixgbe_media_type_fiber_lco</dfn>,</td></tr>
<tr><th id="2804">2804</th><td>	<dfn class="enum" id="ixgbe_media_type_copper" title='ixgbe_media_type_copper' data-ref="ixgbe_media_type_copper">ixgbe_media_type_copper</dfn>,</td></tr>
<tr><th id="2805">2805</th><td>	<dfn class="enum" id="ixgbe_media_type_backplane" title='ixgbe_media_type_backplane' data-ref="ixgbe_media_type_backplane">ixgbe_media_type_backplane</dfn>,</td></tr>
<tr><th id="2806">2806</th><td>	<dfn class="enum" id="ixgbe_media_type_cx4" title='ixgbe_media_type_cx4' data-ref="ixgbe_media_type_cx4">ixgbe_media_type_cx4</dfn>,</td></tr>
<tr><th id="2807">2807</th><td>	<dfn class="enum" id="ixgbe_media_type_virtual" title='ixgbe_media_type_virtual' data-ref="ixgbe_media_type_virtual">ixgbe_media_type_virtual</dfn></td></tr>
<tr><th id="2808">2808</th><td>};</td></tr>
<tr><th id="2809">2809</th><td></td></tr>
<tr><th id="2810">2810</th><td><i>/* Flow Control Settings */</i></td></tr>
<tr><th id="2811">2811</th><td><b>enum</b> <dfn class="type def" id="ixgbe_fc_mode" title='ixgbe_fc_mode' data-ref="ixgbe_fc_mode">ixgbe_fc_mode</dfn> {</td></tr>
<tr><th id="2812">2812</th><td>	<dfn class="enum" id="ixgbe_fc_none" title='ixgbe_fc_none' data-ref="ixgbe_fc_none">ixgbe_fc_none</dfn> = <var>0</var>,</td></tr>
<tr><th id="2813">2813</th><td>	<dfn class="enum" id="ixgbe_fc_rx_pause" title='ixgbe_fc_rx_pause' data-ref="ixgbe_fc_rx_pause">ixgbe_fc_rx_pause</dfn>,</td></tr>
<tr><th id="2814">2814</th><td>	<dfn class="enum" id="ixgbe_fc_tx_pause" title='ixgbe_fc_tx_pause' data-ref="ixgbe_fc_tx_pause">ixgbe_fc_tx_pause</dfn>,</td></tr>
<tr><th id="2815">2815</th><td>	<dfn class="enum" id="ixgbe_fc_full" title='ixgbe_fc_full' data-ref="ixgbe_fc_full">ixgbe_fc_full</dfn>,</td></tr>
<tr><th id="2816">2816</th><td>	<dfn class="enum" id="ixgbe_fc_default" title='ixgbe_fc_default' data-ref="ixgbe_fc_default">ixgbe_fc_default</dfn></td></tr>
<tr><th id="2817">2817</th><td>};</td></tr>
<tr><th id="2818">2818</th><td></td></tr>
<tr><th id="2819">2819</th><td><i>/* Smart Speed Settings */</i></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SMARTSPEED_MAX_RETRIES" data-ref="_M/IXGBE_SMARTSPEED_MAX_RETRIES">IXGBE_SMARTSPEED_MAX_RETRIES</dfn>	3</u></td></tr>
<tr><th id="2821">2821</th><td><b>enum</b> <dfn class="type def" id="ixgbe_smart_speed" title='ixgbe_smart_speed' data-ref="ixgbe_smart_speed">ixgbe_smart_speed</dfn> {</td></tr>
<tr><th id="2822">2822</th><td>	<dfn class="enum" id="ixgbe_smart_speed_auto" title='ixgbe_smart_speed_auto' data-ref="ixgbe_smart_speed_auto">ixgbe_smart_speed_auto</dfn> = <var>0</var>,</td></tr>
<tr><th id="2823">2823</th><td>	<dfn class="enum" id="ixgbe_smart_speed_on" title='ixgbe_smart_speed_on' data-ref="ixgbe_smart_speed_on">ixgbe_smart_speed_on</dfn>,</td></tr>
<tr><th id="2824">2824</th><td>	<dfn class="enum" id="ixgbe_smart_speed_off" title='ixgbe_smart_speed_off' data-ref="ixgbe_smart_speed_off">ixgbe_smart_speed_off</dfn></td></tr>
<tr><th id="2825">2825</th><td>};</td></tr>
<tr><th id="2826">2826</th><td></td></tr>
<tr><th id="2827">2827</th><td><i>/* PCI bus types */</i></td></tr>
<tr><th id="2828">2828</th><td><b>enum</b> <dfn class="type def" id="ixgbe_bus_type" title='ixgbe_bus_type' data-ref="ixgbe_bus_type">ixgbe_bus_type</dfn> {</td></tr>
<tr><th id="2829">2829</th><td>	<dfn class="enum" id="ixgbe_bus_type_unknown" title='ixgbe_bus_type_unknown' data-ref="ixgbe_bus_type_unknown">ixgbe_bus_type_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="2830">2830</th><td>	<dfn class="enum" id="ixgbe_bus_type_pci" title='ixgbe_bus_type_pci' data-ref="ixgbe_bus_type_pci">ixgbe_bus_type_pci</dfn>,</td></tr>
<tr><th id="2831">2831</th><td>	<dfn class="enum" id="ixgbe_bus_type_pcix" title='ixgbe_bus_type_pcix' data-ref="ixgbe_bus_type_pcix">ixgbe_bus_type_pcix</dfn>,</td></tr>
<tr><th id="2832">2832</th><td>	<dfn class="enum" id="ixgbe_bus_type_pci_express" title='ixgbe_bus_type_pci_express' data-ref="ixgbe_bus_type_pci_express">ixgbe_bus_type_pci_express</dfn>,</td></tr>
<tr><th id="2833">2833</th><td>	<dfn class="enum" id="ixgbe_bus_type_reserved" title='ixgbe_bus_type_reserved' data-ref="ixgbe_bus_type_reserved">ixgbe_bus_type_reserved</dfn></td></tr>
<tr><th id="2834">2834</th><td>};</td></tr>
<tr><th id="2835">2835</th><td></td></tr>
<tr><th id="2836">2836</th><td><i>/* PCI bus speeds */</i></td></tr>
<tr><th id="2837">2837</th><td><b>enum</b> <dfn class="type def" id="ixgbe_bus_speed" title='ixgbe_bus_speed' data-ref="ixgbe_bus_speed">ixgbe_bus_speed</dfn> {</td></tr>
<tr><th id="2838">2838</th><td>	<dfn class="enum" id="ixgbe_bus_speed_unknown" title='ixgbe_bus_speed_unknown' data-ref="ixgbe_bus_speed_unknown">ixgbe_bus_speed_unknown</dfn>	= <var>0</var>,</td></tr>
<tr><th id="2839">2839</th><td>	<dfn class="enum" id="ixgbe_bus_speed_33" title='ixgbe_bus_speed_33' data-ref="ixgbe_bus_speed_33">ixgbe_bus_speed_33</dfn>	= <var>33</var>,</td></tr>
<tr><th id="2840">2840</th><td>	<dfn class="enum" id="ixgbe_bus_speed_66" title='ixgbe_bus_speed_66' data-ref="ixgbe_bus_speed_66">ixgbe_bus_speed_66</dfn>	= <var>66</var>,</td></tr>
<tr><th id="2841">2841</th><td>	<dfn class="enum" id="ixgbe_bus_speed_100" title='ixgbe_bus_speed_100' data-ref="ixgbe_bus_speed_100">ixgbe_bus_speed_100</dfn>	= <var>100</var>,</td></tr>
<tr><th id="2842">2842</th><td>	<dfn class="enum" id="ixgbe_bus_speed_120" title='ixgbe_bus_speed_120' data-ref="ixgbe_bus_speed_120">ixgbe_bus_speed_120</dfn>	= <var>120</var>,</td></tr>
<tr><th id="2843">2843</th><td>	<dfn class="enum" id="ixgbe_bus_speed_133" title='ixgbe_bus_speed_133' data-ref="ixgbe_bus_speed_133">ixgbe_bus_speed_133</dfn>	= <var>133</var>,</td></tr>
<tr><th id="2844">2844</th><td>	<dfn class="enum" id="ixgbe_bus_speed_2500" title='ixgbe_bus_speed_2500' data-ref="ixgbe_bus_speed_2500">ixgbe_bus_speed_2500</dfn>	= <var>2500</var>,</td></tr>
<tr><th id="2845">2845</th><td>	<dfn class="enum" id="ixgbe_bus_speed_5000" title='ixgbe_bus_speed_5000' data-ref="ixgbe_bus_speed_5000">ixgbe_bus_speed_5000</dfn>	= <var>5000</var>,</td></tr>
<tr><th id="2846">2846</th><td>	<dfn class="enum" id="ixgbe_bus_speed_8000" title='ixgbe_bus_speed_8000' data-ref="ixgbe_bus_speed_8000">ixgbe_bus_speed_8000</dfn>	= <var>8000</var>,</td></tr>
<tr><th id="2847">2847</th><td>	<dfn class="enum" id="ixgbe_bus_speed_reserved" title='ixgbe_bus_speed_reserved' data-ref="ixgbe_bus_speed_reserved">ixgbe_bus_speed_reserved</dfn></td></tr>
<tr><th id="2848">2848</th><td>};</td></tr>
<tr><th id="2849">2849</th><td></td></tr>
<tr><th id="2850">2850</th><td><i>/* PCI bus widths */</i></td></tr>
<tr><th id="2851">2851</th><td><b>enum</b> <dfn class="type def" id="ixgbe_bus_width" title='ixgbe_bus_width' data-ref="ixgbe_bus_width">ixgbe_bus_width</dfn> {</td></tr>
<tr><th id="2852">2852</th><td>	<dfn class="enum" id="ixgbe_bus_width_unknown" title='ixgbe_bus_width_unknown' data-ref="ixgbe_bus_width_unknown">ixgbe_bus_width_unknown</dfn>	= <var>0</var>,</td></tr>
<tr><th id="2853">2853</th><td>	<dfn class="enum" id="ixgbe_bus_width_pcie_x1" title='ixgbe_bus_width_pcie_x1' data-ref="ixgbe_bus_width_pcie_x1">ixgbe_bus_width_pcie_x1</dfn>	= <var>1</var>,</td></tr>
<tr><th id="2854">2854</th><td>	<dfn class="enum" id="ixgbe_bus_width_pcie_x2" title='ixgbe_bus_width_pcie_x2' data-ref="ixgbe_bus_width_pcie_x2">ixgbe_bus_width_pcie_x2</dfn>	= <var>2</var>,</td></tr>
<tr><th id="2855">2855</th><td>	<dfn class="enum" id="ixgbe_bus_width_pcie_x4" title='ixgbe_bus_width_pcie_x4' data-ref="ixgbe_bus_width_pcie_x4">ixgbe_bus_width_pcie_x4</dfn>	= <var>4</var>,</td></tr>
<tr><th id="2856">2856</th><td>	<dfn class="enum" id="ixgbe_bus_width_pcie_x8" title='ixgbe_bus_width_pcie_x8' data-ref="ixgbe_bus_width_pcie_x8">ixgbe_bus_width_pcie_x8</dfn>	= <var>8</var>,</td></tr>
<tr><th id="2857">2857</th><td>	<dfn class="enum" id="ixgbe_bus_width_32" title='ixgbe_bus_width_32' data-ref="ixgbe_bus_width_32">ixgbe_bus_width_32</dfn>	= <var>32</var>,</td></tr>
<tr><th id="2858">2858</th><td>	<dfn class="enum" id="ixgbe_bus_width_64" title='ixgbe_bus_width_64' data-ref="ixgbe_bus_width_64">ixgbe_bus_width_64</dfn>	= <var>64</var>,</td></tr>
<tr><th id="2859">2859</th><td>	<dfn class="enum" id="ixgbe_bus_width_reserved" title='ixgbe_bus_width_reserved' data-ref="ixgbe_bus_width_reserved">ixgbe_bus_width_reserved</dfn></td></tr>
<tr><th id="2860">2860</th><td>};</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td><b>struct</b> <dfn class="type def" id="ixgbe_addr_filter_info" title='ixgbe_addr_filter_info' data-ref="ixgbe_addr_filter_info">ixgbe_addr_filter_info</dfn> {</td></tr>
<tr><th id="2863">2863</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_addr_filter_info::num_mc_addrs" title='ixgbe_addr_filter_info::num_mc_addrs' data-ref="ixgbe_addr_filter_info::num_mc_addrs">num_mc_addrs</dfn>;</td></tr>
<tr><th id="2864">2864</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_addr_filter_info::rar_used_count" title='ixgbe_addr_filter_info::rar_used_count' data-ref="ixgbe_addr_filter_info::rar_used_count">rar_used_count</dfn>;</td></tr>
<tr><th id="2865">2865</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_addr_filter_info::mta_in_use" title='ixgbe_addr_filter_info::mta_in_use' data-ref="ixgbe_addr_filter_info::mta_in_use">mta_in_use</dfn>;</td></tr>
<tr><th id="2866">2866</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_addr_filter_info::overflow_promisc" title='ixgbe_addr_filter_info::overflow_promisc' data-ref="ixgbe_addr_filter_info::overflow_promisc">overflow_promisc</dfn>;</td></tr>
<tr><th id="2867">2867</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_addr_filter_info::user_set_promisc" title='ixgbe_addr_filter_info::user_set_promisc' data-ref="ixgbe_addr_filter_info::user_set_promisc">user_set_promisc</dfn>;</td></tr>
<tr><th id="2868">2868</th><td>};</td></tr>
<tr><th id="2869">2869</th><td></td></tr>
<tr><th id="2870">2870</th><td><i>/* Bus parameters */</i></td></tr>
<tr><th id="2871">2871</th><td><b>struct</b> <dfn class="type def" id="ixgbe_bus_info" title='ixgbe_bus_info' data-ref="ixgbe_bus_info">ixgbe_bus_info</dfn> {</td></tr>
<tr><th id="2872">2872</th><td>	<b>enum</b> <a class="type" href="#ixgbe_bus_speed" title='ixgbe_bus_speed' data-ref="ixgbe_bus_speed">ixgbe_bus_speed</a> <dfn class="decl field" id="ixgbe_bus_info::speed" title='ixgbe_bus_info::speed' data-ref="ixgbe_bus_info::speed">speed</dfn>;</td></tr>
<tr><th id="2873">2873</th><td>	<b>enum</b> <a class="type" href="#ixgbe_bus_width" title='ixgbe_bus_width' data-ref="ixgbe_bus_width">ixgbe_bus_width</a> <dfn class="decl field" id="ixgbe_bus_info::width" title='ixgbe_bus_info::width' data-ref="ixgbe_bus_info::width">width</dfn>;</td></tr>
<tr><th id="2874">2874</th><td>	<b>enum</b> <a class="type" href="#ixgbe_bus_type" title='ixgbe_bus_type' data-ref="ixgbe_bus_type">ixgbe_bus_type</a> <dfn class="decl field" id="ixgbe_bus_info::type" title='ixgbe_bus_info::type' data-ref="ixgbe_bus_info::type">type</dfn>;</td></tr>
<tr><th id="2875">2875</th><td></td></tr>
<tr><th id="2876">2876</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_bus_info::func" title='ixgbe_bus_info::func' data-ref="ixgbe_bus_info::func">func</dfn>;</td></tr>
<tr><th id="2877">2877</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_bus_info::lan_id" title='ixgbe_bus_info::lan_id' data-ref="ixgbe_bus_info::lan_id">lan_id</dfn>;</td></tr>
<tr><th id="2878">2878</th><td>};</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td><i>/* Flow control parameters */</i></td></tr>
<tr><th id="2881">2881</th><td><b>struct</b> <dfn class="type def" id="ixgbe_fc_info" title='ixgbe_fc_info' data-ref="ixgbe_fc_info">ixgbe_fc_info</dfn> {</td></tr>
<tr><th id="2882">2882</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_fc_info::high_water" title='ixgbe_fc_info::high_water' data-ref="ixgbe_fc_info::high_water">high_water</dfn>[<a class="macro" href="#424" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>]; <i>/* Flow Ctrl High-water */</i></td></tr>
<tr><th id="2883">2883</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_fc_info::low_water" title='ixgbe_fc_info::low_water' data-ref="ixgbe_fc_info::low_water">low_water</dfn>[<a class="macro" href="#424" title="8" data-ref="_M/IXGBE_DCB_MAX_TRAFFIC_CLASS">IXGBE_DCB_MAX_TRAFFIC_CLASS</a>]; <i>/* Flow Ctrl Low-water */</i></td></tr>
<tr><th id="2884">2884</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_fc_info::pause_time" title='ixgbe_fc_info::pause_time' data-ref="ixgbe_fc_info::pause_time">pause_time</dfn>; <i>/* Flow Control Pause timer */</i></td></tr>
<tr><th id="2885">2885</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_fc_info::send_xon" title='ixgbe_fc_info::send_xon' data-ref="ixgbe_fc_info::send_xon">send_xon</dfn>; <i>/* Flow control send XON */</i></td></tr>
<tr><th id="2886">2886</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_fc_info::strict_ieee" title='ixgbe_fc_info::strict_ieee' data-ref="ixgbe_fc_info::strict_ieee">strict_ieee</dfn>; <i>/* Strict IEEE mode */</i></td></tr>
<tr><th id="2887">2887</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_fc_info::disable_fc_autoneg" title='ixgbe_fc_info::disable_fc_autoneg' data-ref="ixgbe_fc_info::disable_fc_autoneg">disable_fc_autoneg</dfn>; <i>/* Do not autonegotiate FC */</i></td></tr>
<tr><th id="2888">2888</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_fc_info::fc_was_autonegged" title='ixgbe_fc_info::fc_was_autonegged' data-ref="ixgbe_fc_info::fc_was_autonegged">fc_was_autonegged</dfn>; <i>/* Is current_mode the result of autonegging? */</i></td></tr>
<tr><th id="2889">2889</th><td>	<b>enum</b> <a class="type" href="#ixgbe_fc_mode" title='ixgbe_fc_mode' data-ref="ixgbe_fc_mode">ixgbe_fc_mode</a> <dfn class="decl field" id="ixgbe_fc_info::current_mode" title='ixgbe_fc_info::current_mode' data-ref="ixgbe_fc_info::current_mode">current_mode</dfn>; <i>/* FC mode in effect */</i></td></tr>
<tr><th id="2890">2890</th><td>	<b>enum</b> <a class="type" href="#ixgbe_fc_mode" title='ixgbe_fc_mode' data-ref="ixgbe_fc_mode">ixgbe_fc_mode</a> <dfn class="decl field" id="ixgbe_fc_info::requested_mode" title='ixgbe_fc_info::requested_mode' data-ref="ixgbe_fc_info::requested_mode">requested_mode</dfn>; <i>/* FC mode requested by caller */</i></td></tr>
<tr><th id="2891">2891</th><td>};</td></tr>
<tr><th id="2892">2892</th><td></td></tr>
<tr><th id="2893">2893</th><td><i>/* Statistics counters collected by the MAC */</i></td></tr>
<tr><th id="2894">2894</th><td><b>struct</b> <dfn class="type def" id="ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</dfn> {</td></tr>
<tr><th id="2895">2895</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::crcerrs" title='ixgbe_hw_stats::crcerrs' data-ref="ixgbe_hw_stats::crcerrs">crcerrs</dfn>;</td></tr>
<tr><th id="2896">2896</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::illerrc" title='ixgbe_hw_stats::illerrc' data-ref="ixgbe_hw_stats::illerrc">illerrc</dfn>;</td></tr>
<tr><th id="2897">2897</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::errbc" title='ixgbe_hw_stats::errbc' data-ref="ixgbe_hw_stats::errbc">errbc</dfn>;</td></tr>
<tr><th id="2898">2898</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mspdc" title='ixgbe_hw_stats::mspdc' data-ref="ixgbe_hw_stats::mspdc">mspdc</dfn>;</td></tr>
<tr><th id="2899">2899</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mpctotal" title='ixgbe_hw_stats::mpctotal' data-ref="ixgbe_hw_stats::mpctotal">mpctotal</dfn>;</td></tr>
<tr><th id="2900">2900</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mpc" title='ixgbe_hw_stats::mpc' data-ref="ixgbe_hw_stats::mpc">mpc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2901">2901</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mlfc" title='ixgbe_hw_stats::mlfc' data-ref="ixgbe_hw_stats::mlfc">mlfc</dfn>;</td></tr>
<tr><th id="2902">2902</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mrfc" title='ixgbe_hw_stats::mrfc' data-ref="ixgbe_hw_stats::mrfc">mrfc</dfn>;</td></tr>
<tr><th id="2903">2903</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::rlec" title='ixgbe_hw_stats::rlec' data-ref="ixgbe_hw_stats::rlec">rlec</dfn>;</td></tr>
<tr><th id="2904">2904</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::lxontxc" title='ixgbe_hw_stats::lxontxc' data-ref="ixgbe_hw_stats::lxontxc">lxontxc</dfn>;</td></tr>
<tr><th id="2905">2905</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::lxonrxc" title='ixgbe_hw_stats::lxonrxc' data-ref="ixgbe_hw_stats::lxonrxc">lxonrxc</dfn>;</td></tr>
<tr><th id="2906">2906</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::lxofftxc" title='ixgbe_hw_stats::lxofftxc' data-ref="ixgbe_hw_stats::lxofftxc">lxofftxc</dfn>;</td></tr>
<tr><th id="2907">2907</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::lxoffrxc" title='ixgbe_hw_stats::lxoffrxc' data-ref="ixgbe_hw_stats::lxoffrxc">lxoffrxc</dfn>;</td></tr>
<tr><th id="2908">2908</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::pxontxc" title='ixgbe_hw_stats::pxontxc' data-ref="ixgbe_hw_stats::pxontxc">pxontxc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2909">2909</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::pxonrxc" title='ixgbe_hw_stats::pxonrxc' data-ref="ixgbe_hw_stats::pxonrxc">pxonrxc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2910">2910</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::pxofftxc" title='ixgbe_hw_stats::pxofftxc' data-ref="ixgbe_hw_stats::pxofftxc">pxofftxc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2911">2911</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::pxoffrxc" title='ixgbe_hw_stats::pxoffrxc' data-ref="ixgbe_hw_stats::pxoffrxc">pxoffrxc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2912">2912</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::prc64" title='ixgbe_hw_stats::prc64' data-ref="ixgbe_hw_stats::prc64">prc64</dfn>;</td></tr>
<tr><th id="2913">2913</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::prc127" title='ixgbe_hw_stats::prc127' data-ref="ixgbe_hw_stats::prc127">prc127</dfn>;</td></tr>
<tr><th id="2914">2914</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::prc255" title='ixgbe_hw_stats::prc255' data-ref="ixgbe_hw_stats::prc255">prc255</dfn>;</td></tr>
<tr><th id="2915">2915</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::prc511" title='ixgbe_hw_stats::prc511' data-ref="ixgbe_hw_stats::prc511">prc511</dfn>;</td></tr>
<tr><th id="2916">2916</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::prc1023" title='ixgbe_hw_stats::prc1023' data-ref="ixgbe_hw_stats::prc1023">prc1023</dfn>;</td></tr>
<tr><th id="2917">2917</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::prc1522" title='ixgbe_hw_stats::prc1522' data-ref="ixgbe_hw_stats::prc1522">prc1522</dfn>;</td></tr>
<tr><th id="2918">2918</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::gprc" title='ixgbe_hw_stats::gprc' data-ref="ixgbe_hw_stats::gprc">gprc</dfn>;</td></tr>
<tr><th id="2919">2919</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::bprc" title='ixgbe_hw_stats::bprc' data-ref="ixgbe_hw_stats::bprc">bprc</dfn>;</td></tr>
<tr><th id="2920">2920</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mprc" title='ixgbe_hw_stats::mprc' data-ref="ixgbe_hw_stats::mprc">mprc</dfn>;</td></tr>
<tr><th id="2921">2921</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::gptc" title='ixgbe_hw_stats::gptc' data-ref="ixgbe_hw_stats::gptc">gptc</dfn>;</td></tr>
<tr><th id="2922">2922</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::gorc" title='ixgbe_hw_stats::gorc' data-ref="ixgbe_hw_stats::gorc">gorc</dfn>;</td></tr>
<tr><th id="2923">2923</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::gotc" title='ixgbe_hw_stats::gotc' data-ref="ixgbe_hw_stats::gotc">gotc</dfn>;</td></tr>
<tr><th id="2924">2924</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::rnbc" title='ixgbe_hw_stats::rnbc' data-ref="ixgbe_hw_stats::rnbc">rnbc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2925">2925</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ruc" title='ixgbe_hw_stats::ruc' data-ref="ixgbe_hw_stats::ruc">ruc</dfn>;</td></tr>
<tr><th id="2926">2926</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::rfc" title='ixgbe_hw_stats::rfc' data-ref="ixgbe_hw_stats::rfc">rfc</dfn>;</td></tr>
<tr><th id="2927">2927</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::roc" title='ixgbe_hw_stats::roc' data-ref="ixgbe_hw_stats::roc">roc</dfn>;</td></tr>
<tr><th id="2928">2928</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::rjc" title='ixgbe_hw_stats::rjc' data-ref="ixgbe_hw_stats::rjc">rjc</dfn>;</td></tr>
<tr><th id="2929">2929</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mngprc" title='ixgbe_hw_stats::mngprc' data-ref="ixgbe_hw_stats::mngprc">mngprc</dfn>;</td></tr>
<tr><th id="2930">2930</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mngpdc" title='ixgbe_hw_stats::mngpdc' data-ref="ixgbe_hw_stats::mngpdc">mngpdc</dfn>;</td></tr>
<tr><th id="2931">2931</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mngptc" title='ixgbe_hw_stats::mngptc' data-ref="ixgbe_hw_stats::mngptc">mngptc</dfn>;</td></tr>
<tr><th id="2932">2932</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::tor" title='ixgbe_hw_stats::tor' data-ref="ixgbe_hw_stats::tor">tor</dfn>;</td></tr>
<tr><th id="2933">2933</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::tpr" title='ixgbe_hw_stats::tpr' data-ref="ixgbe_hw_stats::tpr">tpr</dfn>;</td></tr>
<tr><th id="2934">2934</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::tpt" title='ixgbe_hw_stats::tpt' data-ref="ixgbe_hw_stats::tpt">tpt</dfn>;</td></tr>
<tr><th id="2935">2935</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ptc64" title='ixgbe_hw_stats::ptc64' data-ref="ixgbe_hw_stats::ptc64">ptc64</dfn>;</td></tr>
<tr><th id="2936">2936</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ptc127" title='ixgbe_hw_stats::ptc127' data-ref="ixgbe_hw_stats::ptc127">ptc127</dfn>;</td></tr>
<tr><th id="2937">2937</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ptc255" title='ixgbe_hw_stats::ptc255' data-ref="ixgbe_hw_stats::ptc255">ptc255</dfn>;</td></tr>
<tr><th id="2938">2938</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ptc511" title='ixgbe_hw_stats::ptc511' data-ref="ixgbe_hw_stats::ptc511">ptc511</dfn>;</td></tr>
<tr><th id="2939">2939</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ptc1023" title='ixgbe_hw_stats::ptc1023' data-ref="ixgbe_hw_stats::ptc1023">ptc1023</dfn>;</td></tr>
<tr><th id="2940">2940</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ptc1522" title='ixgbe_hw_stats::ptc1522' data-ref="ixgbe_hw_stats::ptc1522">ptc1522</dfn>;</td></tr>
<tr><th id="2941">2941</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::mptc" title='ixgbe_hw_stats::mptc' data-ref="ixgbe_hw_stats::mptc">mptc</dfn>;</td></tr>
<tr><th id="2942">2942</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::bptc" title='ixgbe_hw_stats::bptc' data-ref="ixgbe_hw_stats::bptc">bptc</dfn>;</td></tr>
<tr><th id="2943">2943</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::xec" title='ixgbe_hw_stats::xec' data-ref="ixgbe_hw_stats::xec">xec</dfn>;</td></tr>
<tr><th id="2944">2944</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::qprc" title='ixgbe_hw_stats::qprc' data-ref="ixgbe_hw_stats::qprc">qprc</dfn>[<var>16</var>];</td></tr>
<tr><th id="2945">2945</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::qptc" title='ixgbe_hw_stats::qptc' data-ref="ixgbe_hw_stats::qptc">qptc</dfn>[<var>16</var>];</td></tr>
<tr><th id="2946">2946</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::qbrc" title='ixgbe_hw_stats::qbrc' data-ref="ixgbe_hw_stats::qbrc">qbrc</dfn>[<var>16</var>];</td></tr>
<tr><th id="2947">2947</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::qbtc" title='ixgbe_hw_stats::qbtc' data-ref="ixgbe_hw_stats::qbtc">qbtc</dfn>[<var>16</var>];</td></tr>
<tr><th id="2948">2948</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::qprdc" title='ixgbe_hw_stats::qprdc' data-ref="ixgbe_hw_stats::qprdc">qprdc</dfn>[<var>16</var>];</td></tr>
<tr><th id="2949">2949</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::pxon2offc" title='ixgbe_hw_stats::pxon2offc' data-ref="ixgbe_hw_stats::pxon2offc">pxon2offc</dfn>[<var>8</var>];</td></tr>
<tr><th id="2950">2950</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fdirustat_add" title='ixgbe_hw_stats::fdirustat_add' data-ref="ixgbe_hw_stats::fdirustat_add">fdirustat_add</dfn>;</td></tr>
<tr><th id="2951">2951</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fdirustat_remove" title='ixgbe_hw_stats::fdirustat_remove' data-ref="ixgbe_hw_stats::fdirustat_remove">fdirustat_remove</dfn>;</td></tr>
<tr><th id="2952">2952</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fdirfstat_fadd" title='ixgbe_hw_stats::fdirfstat_fadd' data-ref="ixgbe_hw_stats::fdirfstat_fadd">fdirfstat_fadd</dfn>;</td></tr>
<tr><th id="2953">2953</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fdirfstat_fremove" title='ixgbe_hw_stats::fdirfstat_fremove' data-ref="ixgbe_hw_stats::fdirfstat_fremove">fdirfstat_fremove</dfn>;</td></tr>
<tr><th id="2954">2954</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fdirmatch" title='ixgbe_hw_stats::fdirmatch' data-ref="ixgbe_hw_stats::fdirmatch">fdirmatch</dfn>;</td></tr>
<tr><th id="2955">2955</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fdirmiss" title='ixgbe_hw_stats::fdirmiss' data-ref="ixgbe_hw_stats::fdirmiss">fdirmiss</dfn>;</td></tr>
<tr><th id="2956">2956</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fccrc" title='ixgbe_hw_stats::fccrc' data-ref="ixgbe_hw_stats::fccrc">fccrc</dfn>;</td></tr>
<tr><th id="2957">2957</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fclast" title='ixgbe_hw_stats::fclast' data-ref="ixgbe_hw_stats::fclast">fclast</dfn>;</td></tr>
<tr><th id="2958">2958</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoerpdc" title='ixgbe_hw_stats::fcoerpdc' data-ref="ixgbe_hw_stats::fcoerpdc">fcoerpdc</dfn>;</td></tr>
<tr><th id="2959">2959</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoeprc" title='ixgbe_hw_stats::fcoeprc' data-ref="ixgbe_hw_stats::fcoeprc">fcoeprc</dfn>;</td></tr>
<tr><th id="2960">2960</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoeptc" title='ixgbe_hw_stats::fcoeptc' data-ref="ixgbe_hw_stats::fcoeptc">fcoeptc</dfn>;</td></tr>
<tr><th id="2961">2961</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoedwrc" title='ixgbe_hw_stats::fcoedwrc' data-ref="ixgbe_hw_stats::fcoedwrc">fcoedwrc</dfn>;</td></tr>
<tr><th id="2962">2962</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoedwtc" title='ixgbe_hw_stats::fcoedwtc' data-ref="ixgbe_hw_stats::fcoedwtc">fcoedwtc</dfn>;</td></tr>
<tr><th id="2963">2963</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoe_noddp" title='ixgbe_hw_stats::fcoe_noddp' data-ref="ixgbe_hw_stats::fcoe_noddp">fcoe_noddp</dfn>;</td></tr>
<tr><th id="2964">2964</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::fcoe_noddp_ext_buff" title='ixgbe_hw_stats::fcoe_noddp_ext_buff' data-ref="ixgbe_hw_stats::fcoe_noddp_ext_buff">fcoe_noddp_ext_buff</dfn>;</td></tr>
<tr><th id="2965">2965</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::ldpcec" title='ixgbe_hw_stats::ldpcec' data-ref="ixgbe_hw_stats::ldpcec">ldpcec</dfn>;</td></tr>
<tr><th id="2966">2966</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::pcrc8ec" title='ixgbe_hw_stats::pcrc8ec' data-ref="ixgbe_hw_stats::pcrc8ec">pcrc8ec</dfn>;</td></tr>
<tr><th id="2967">2967</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::b2ospc" title='ixgbe_hw_stats::b2ospc' data-ref="ixgbe_hw_stats::b2ospc">b2ospc</dfn>;</td></tr>
<tr><th id="2968">2968</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::b2ogprc" title='ixgbe_hw_stats::b2ogprc' data-ref="ixgbe_hw_stats::b2ogprc">b2ogprc</dfn>;</td></tr>
<tr><th id="2969">2969</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::o2bgptc" title='ixgbe_hw_stats::o2bgptc' data-ref="ixgbe_hw_stats::o2bgptc">o2bgptc</dfn>;</td></tr>
<tr><th id="2970">2970</th><td>	<span class='typedef' title='u64' data-type='unsigned long long' data-ref="u64">u64</span> <dfn class="decl field" id="ixgbe_hw_stats::o2bspc" title='ixgbe_hw_stats::o2bspc' data-ref="ixgbe_hw_stats::o2bspc">o2bspc</dfn>;</td></tr>
<tr><th id="2971">2971</th><td>};</td></tr>
<tr><th id="2972">2972</th><td></td></tr>
<tr><th id="2973">2973</th><td><i>/* forward declaration */</i></td></tr>
<tr><th id="2974">2974</th><td><b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a>;</td></tr>
<tr><th id="2975">2975</th><td></td></tr>
<tr><th id="2976">2976</th><td><i>/* iterator type for walking multicast address lists */</i></td></tr>
<tr><th id="2977">2977</th><td><b>typedef</b> <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>* (*<dfn class="typedef" id="ixgbe_mc_addr_itr" title='ixgbe_mc_addr_itr' data-type='u8 *(*)(struct ixgbe_hw *, u8 **, u32 *)' data-ref="ixgbe_mc_addr_itr">ixgbe_mc_addr_itr</dfn>) (<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col0 decl" id="10hw" title='hw' data-type='struct ixgbe_hw *' data-ref="10hw">hw</dfn>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> **<dfn class="local col1 decl" id="11mc_addr_ptr" title='mc_addr_ptr' data-type='u8 **' data-ref="11mc_addr_ptr">mc_addr_ptr</dfn>,</td></tr>
<tr><th id="2978">2978</th><td>				  <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> *<dfn class="local col2 decl" id="12vmdq" title='vmdq' data-type='u32 *' data-ref="12vmdq">vmdq</dfn>);</td></tr>
<tr><th id="2979">2979</th><td></td></tr>
<tr><th id="2980">2980</th><td><i>/* Function pointer table */</i></td></tr>
<tr><th id="2981">2981</th><td><b>struct</b> <dfn class="type def" id="ixgbe_eeprom_operations" title='ixgbe_eeprom_operations' data-ref="ixgbe_eeprom_operations">ixgbe_eeprom_operations</dfn> {</td></tr>
<tr><th id="2982">2982</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::init_params" title='ixgbe_eeprom_operations::init_params' data-ref="ixgbe_eeprom_operations::init_params">init_params</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2983">2983</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::read" title='ixgbe_eeprom_operations::read' data-ref="ixgbe_eeprom_operations::read">read</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="2984">2984</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::read_buffer" title='ixgbe_eeprom_operations::read_buffer' data-ref="ixgbe_eeprom_operations::read_buffer">read_buffer</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="2985">2985</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::write" title='ixgbe_eeprom_operations::write' data-ref="ixgbe_eeprom_operations::write">write</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="2986">2986</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::write_buffer" title='ixgbe_eeprom_operations::write_buffer' data-ref="ixgbe_eeprom_operations::write_buffer">write_buffer</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="2987">2987</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::validate_checksum" title='ixgbe_eeprom_operations::validate_checksum' data-ref="ixgbe_eeprom_operations::validate_checksum">validate_checksum</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="2988">2988</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::update_checksum" title='ixgbe_eeprom_operations::update_checksum' data-ref="ixgbe_eeprom_operations::update_checksum">update_checksum</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2989">2989</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> (*<dfn class="decl field" id="ixgbe_eeprom_operations::calc_checksum" title='ixgbe_eeprom_operations::calc_checksum' data-ref="ixgbe_eeprom_operations::calc_checksum">calc_checksum</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2990">2990</th><td>};</td></tr>
<tr><th id="2991">2991</th><td></td></tr>
<tr><th id="2992">2992</th><td><b>struct</b> <dfn class="type def" id="ixgbe_mac_operations" title='ixgbe_mac_operations' data-ref="ixgbe_mac_operations">ixgbe_mac_operations</dfn> {</td></tr>
<tr><th id="2993">2993</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::init_hw" title='ixgbe_mac_operations::init_hw' data-ref="ixgbe_mac_operations::init_hw">init_hw</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2994">2994</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::reset_hw" title='ixgbe_mac_operations::reset_hw' data-ref="ixgbe_mac_operations::reset_hw">reset_hw</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2995">2995</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::start_hw" title='ixgbe_mac_operations::start_hw' data-ref="ixgbe_mac_operations::start_hw">start_hw</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2996">2996</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::clear_hw_cntrs" title='ixgbe_mac_operations::clear_hw_cntrs' data-ref="ixgbe_mac_operations::clear_hw_cntrs">clear_hw_cntrs</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2997">2997</th><td>	<b>enum</b> <a class="type" href="#ixgbe_media_type" title='ixgbe_media_type' data-ref="ixgbe_media_type">ixgbe_media_type</a> (*<dfn class="decl field" id="ixgbe_mac_operations::get_media_type" title='ixgbe_mac_operations::get_media_type' data-ref="ixgbe_mac_operations::get_media_type">get_media_type</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2998">2998</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_supported_physical_layer" title='ixgbe_mac_operations::get_supported_physical_layer' data-ref="ixgbe_mac_operations::get_supported_physical_layer">get_supported_physical_layer</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="2999">2999</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_mac_addr" title='ixgbe_mac_operations::get_mac_addr' data-ref="ixgbe_mac_operations::get_mac_addr">get_mac_addr</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *);</td></tr>
<tr><th id="3000">3000</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_san_mac_addr" title='ixgbe_mac_operations::get_san_mac_addr' data-ref="ixgbe_mac_operations::get_san_mac_addr">get_san_mac_addr</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *);</td></tr>
<tr><th id="3001">3001</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_san_mac_addr" title='ixgbe_mac_operations::set_san_mac_addr' data-ref="ixgbe_mac_operations::set_san_mac_addr">set_san_mac_addr</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *);</td></tr>
<tr><th id="3002">3002</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_device_caps" title='ixgbe_mac_operations::get_device_caps' data-ref="ixgbe_mac_operations::get_device_caps">get_device_caps</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="3003">3003</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_wwn_prefix" title='ixgbe_mac_operations::get_wwn_prefix' data-ref="ixgbe_mac_operations::get_wwn_prefix">get_wwn_prefix</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="3004">3004</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_fcoe_boot_status" title='ixgbe_mac_operations::get_fcoe_boot_status' data-ref="ixgbe_mac_operations::get_fcoe_boot_status">get_fcoe_boot_status</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="3005">3005</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::stop_adapter" title='ixgbe_mac_operations::stop_adapter' data-ref="ixgbe_mac_operations::stop_adapter">stop_adapter</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3006">3006</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_bus_info" title='ixgbe_mac_operations::get_bus_info' data-ref="ixgbe_mac_operations::get_bus_info">get_bus_info</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3007">3007</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::set_lan_id" title='ixgbe_mac_operations::set_lan_id' data-ref="ixgbe_mac_operations::set_lan_id">set_lan_id</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3008">3008</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::read_analog_reg8" title='ixgbe_mac_operations::read_analog_reg8' data-ref="ixgbe_mac_operations::read_analog_reg8">read_analog_reg8</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a>*, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>*);</td></tr>
<tr><th id="3009">3009</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::write_analog_reg8" title='ixgbe_mac_operations::write_analog_reg8' data-ref="ixgbe_mac_operations::write_analog_reg8">write_analog_reg8</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a>*, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>);</td></tr>
<tr><th id="3010">3010</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::setup_sfp" title='ixgbe_mac_operations::setup_sfp' data-ref="ixgbe_mac_operations::setup_sfp">setup_sfp</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3011">3011</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::enable_rx_dma" title='ixgbe_mac_operations::enable_rx_dma' data-ref="ixgbe_mac_operations::enable_rx_dma">enable_rx_dma</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3012">3012</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::disable_sec_rx_path" title='ixgbe_mac_operations::disable_sec_rx_path' data-ref="ixgbe_mac_operations::disable_sec_rx_path">disable_sec_rx_path</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3013">3013</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::enable_sec_rx_path" title='ixgbe_mac_operations::enable_sec_rx_path' data-ref="ixgbe_mac_operations::enable_sec_rx_path">enable_sec_rx_path</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3014">3014</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::acquire_swfw_sync" title='ixgbe_mac_operations::acquire_swfw_sync' data-ref="ixgbe_mac_operations::acquire_swfw_sync">acquire_swfw_sync</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3015">3015</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::release_swfw_sync" title='ixgbe_mac_operations::release_swfw_sync' data-ref="ixgbe_mac_operations::release_swfw_sync">release_swfw_sync</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3016">3016</th><td></td></tr>
<tr><th id="3017">3017</th><td>	<i>/* Link */</i></td></tr>
<tr><th id="3018">3018</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::disable_tx_laser" title='ixgbe_mac_operations::disable_tx_laser' data-ref="ixgbe_mac_operations::disable_tx_laser">disable_tx_laser</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3019">3019</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::enable_tx_laser" title='ixgbe_mac_operations::enable_tx_laser' data-ref="ixgbe_mac_operations::enable_tx_laser">enable_tx_laser</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3020">3020</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::flap_tx_laser" title='ixgbe_mac_operations::flap_tx_laser' data-ref="ixgbe_mac_operations::flap_tx_laser">flap_tx_laser</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3021">3021</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::setup_link" title='ixgbe_mac_operations::setup_link' data-ref="ixgbe_mac_operations::setup_link">setup_link</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="#ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</a>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>);</td></tr>
<tr><th id="3022">3022</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::check_link" title='ixgbe_mac_operations::check_link' data-ref="ixgbe_mac_operations::check_link">check_link</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="#ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</a> *, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> *, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>);</td></tr>
<tr><th id="3023">3023</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_link_capabilities" title='ixgbe_mac_operations::get_link_capabilities' data-ref="ixgbe_mac_operations::get_link_capabilities">get_link_capabilities</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="#ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</a> *,</td></tr>
<tr><th id="3024">3024</th><td>				     <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> *);</td></tr>
<tr><th id="3025">3025</th><td></td></tr>
<tr><th id="3026">3026</th><td>	<i>/* Packet Buffer manipulation */</i></td></tr>
<tr><th id="3027">3027</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::setup_rxpba" title='ixgbe_mac_operations::setup_rxpba' data-ref="ixgbe_mac_operations::setup_rxpba">setup_rxpba</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <em>int</em>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <em>int</em>);</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td>	<i>/* LED */</i></td></tr>
<tr><th id="3030">3030</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::led_on" title='ixgbe_mac_operations::led_on' data-ref="ixgbe_mac_operations::led_on">led_on</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3031">3031</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::led_off" title='ixgbe_mac_operations::led_off' data-ref="ixgbe_mac_operations::led_off">led_off</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3032">3032</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::blink_led_start" title='ixgbe_mac_operations::blink_led_start' data-ref="ixgbe_mac_operations::blink_led_start">blink_led_start</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3033">3033</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::blink_led_stop" title='ixgbe_mac_operations::blink_led_stop' data-ref="ixgbe_mac_operations::blink_led_stop">blink_led_stop</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3034">3034</th><td></td></tr>
<tr><th id="3035">3035</th><td>	<i>/* RAR, Multicast, VLAN */</i></td></tr>
<tr><th id="3036">3036</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_rar" title='ixgbe_mac_operations::set_rar' data-ref="ixgbe_mac_operations::set_rar">set_rar</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3037">3037</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_uc_addr" title='ixgbe_mac_operations::set_uc_addr' data-ref="ixgbe_mac_operations::set_uc_addr">set_uc_addr</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *);</td></tr>
<tr><th id="3038">3038</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::clear_rar" title='ixgbe_mac_operations::clear_rar' data-ref="ixgbe_mac_operations::clear_rar">clear_rar</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3039">3039</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::insert_mac_addr" title='ixgbe_mac_operations::insert_mac_addr' data-ref="ixgbe_mac_operations::insert_mac_addr">insert_mac_addr</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3040">3040</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_vmdq" title='ixgbe_mac_operations::set_vmdq' data-ref="ixgbe_mac_operations::set_vmdq">set_vmdq</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3041">3041</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_vmdq_san_mac" title='ixgbe_mac_operations::set_vmdq_san_mac' data-ref="ixgbe_mac_operations::set_vmdq_san_mac">set_vmdq_san_mac</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3042">3042</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::clear_vmdq" title='ixgbe_mac_operations::clear_vmdq' data-ref="ixgbe_mac_operations::clear_vmdq">clear_vmdq</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>);</td></tr>
<tr><th id="3043">3043</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::init_rx_addrs" title='ixgbe_mac_operations::init_rx_addrs' data-ref="ixgbe_mac_operations::init_rx_addrs">init_rx_addrs</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3044">3044</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::update_uc_addr_list" title='ixgbe_mac_operations::update_uc_addr_list' data-ref="ixgbe_mac_operations::update_uc_addr_list">update_uc_addr_list</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>,</td></tr>
<tr><th id="3045">3045</th><td>				   <a class="typedef" href="#ixgbe_mc_addr_itr" title='ixgbe_mc_addr_itr' data-type='u8 *(*)(struct ixgbe_hw *, u8 **, u32 *)' data-ref="ixgbe_mc_addr_itr">ixgbe_mc_addr_itr</a>);</td></tr>
<tr><th id="3046">3046</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::update_mc_addr_list" title='ixgbe_mac_operations::update_mc_addr_list' data-ref="ixgbe_mac_operations::update_mc_addr_list">update_mc_addr_list</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>,</td></tr>
<tr><th id="3047">3047</th><td>				   <a class="typedef" href="#ixgbe_mc_addr_itr" title='ixgbe_mc_addr_itr' data-type='u8 *(*)(struct ixgbe_hw *, u8 **, u32 *)' data-ref="ixgbe_mc_addr_itr">ixgbe_mc_addr_itr</a>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="local col3 decl" id="13clear" title='clear' data-type='bool' data-ref="13clear">clear</dfn>);</td></tr>
<tr><th id="3048">3048</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::enable_mc" title='ixgbe_mac_operations::enable_mc' data-ref="ixgbe_mac_operations::enable_mc">enable_mc</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3049">3049</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::disable_mc" title='ixgbe_mac_operations::disable_mc' data-ref="ixgbe_mac_operations::disable_mc">disable_mc</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3050">3050</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::clear_vfta" title='ixgbe_mac_operations::clear_vfta' data-ref="ixgbe_mac_operations::clear_vfta">clear_vfta</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3051">3051</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_vfta" title='ixgbe_mac_operations::set_vfta' data-ref="ixgbe_mac_operations::set_vfta">set_vfta</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>);</td></tr>
<tr><th id="3052">3052</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_vlvf" title='ixgbe_mac_operations::set_vlvf' data-ref="ixgbe_mac_operations::set_vlvf">set_vlvf</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> *);</td></tr>
<tr><th id="3053">3053</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::init_uta_tables" title='ixgbe_mac_operations::init_uta_tables' data-ref="ixgbe_mac_operations::init_uta_tables">init_uta_tables</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3054">3054</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::set_mac_anti_spoofing" title='ixgbe_mac_operations::set_mac_anti_spoofing' data-ref="ixgbe_mac_operations::set_mac_anti_spoofing">set_mac_anti_spoofing</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>, <em>int</em>);</td></tr>
<tr><th id="3055">3055</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mac_operations::set_vlan_anti_spoofing" title='ixgbe_mac_operations::set_vlan_anti_spoofing' data-ref="ixgbe_mac_operations::set_vlan_anti_spoofing">set_vlan_anti_spoofing</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>, <em>int</em>);</td></tr>
<tr><th id="3056">3056</th><td></td></tr>
<tr><th id="3057">3057</th><td>	<i>/* Flow Control */</i></td></tr>
<tr><th id="3058">3058</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::fc_enable" title='ixgbe_mac_operations::fc_enable' data-ref="ixgbe_mac_operations::fc_enable">fc_enable</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td>	<i>/* Manageability interface */</i></td></tr>
<tr><th id="3061">3061</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::set_fw_drv_ver" title='ixgbe_mac_operations::set_fw_drv_ver' data-ref="ixgbe_mac_operations::set_fw_drv_ver">set_fw_drv_ver</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>);</td></tr>
<tr><th id="3062">3062</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::get_thermal_sensor_data" title='ixgbe_mac_operations::get_thermal_sensor_data' data-ref="ixgbe_mac_operations::get_thermal_sensor_data">get_thermal_sensor_data</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3063">3063</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_mac_operations::init_thermal_sensor_thresh" title='ixgbe_mac_operations::init_thermal_sensor_thresh' data-ref="ixgbe_mac_operations::init_thermal_sensor_thresh">init_thermal_sensor_thresh</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col4 decl" id="14hw" title='hw' data-type='struct ixgbe_hw *' data-ref="14hw">hw</dfn>);</td></tr>
<tr><th id="3064">3064</th><td>};</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td><b>struct</b> <dfn class="type def" id="ixgbe_phy_operations" title='ixgbe_phy_operations' data-ref="ixgbe_phy_operations">ixgbe_phy_operations</dfn> {</td></tr>
<tr><th id="3067">3067</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::identify" title='ixgbe_phy_operations::identify' data-ref="ixgbe_phy_operations::identify">identify</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3068">3068</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::identify_sfp" title='ixgbe_phy_operations::identify_sfp' data-ref="ixgbe_phy_operations::identify_sfp">identify_sfp</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3069">3069</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::init" title='ixgbe_phy_operations::init' data-ref="ixgbe_phy_operations::init">init</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3070">3070</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::reset" title='ixgbe_phy_operations::reset' data-ref="ixgbe_phy_operations::reset">reset</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3071">3071</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::read_reg" title='ixgbe_phy_operations::read_reg' data-ref="ixgbe_phy_operations::read_reg">read_reg</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="3072">3072</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::write_reg" title='ixgbe_phy_operations::write_reg' data-ref="ixgbe_phy_operations::write_reg">write_reg</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3073">3073</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::setup_link" title='ixgbe_phy_operations::setup_link' data-ref="ixgbe_phy_operations::setup_link">setup_link</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3074">3074</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::setup_link_speed" title='ixgbe_phy_operations::setup_link_speed' data-ref="ixgbe_phy_operations::setup_link_speed">setup_link_speed</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="#ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</a>, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>,</td></tr>
<tr><th id="3075">3075</th><td>				<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span>);</td></tr>
<tr><th id="3076">3076</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::check_link" title='ixgbe_phy_operations::check_link' data-ref="ixgbe_phy_operations::check_link">check_link</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="#ixgbe_link_speed" title='ixgbe_link_speed' data-type='u32' data-ref="ixgbe_link_speed">ixgbe_link_speed</a> *, <span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> *);</td></tr>
<tr><th id="3077">3077</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::get_firmware_version" title='ixgbe_phy_operations::get_firmware_version' data-ref="ixgbe_phy_operations::get_firmware_version">get_firmware_version</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> *);</td></tr>
<tr><th id="3078">3078</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::read_i2c_byte" title='ixgbe_phy_operations::read_i2c_byte' data-ref="ixgbe_phy_operations::read_i2c_byte">read_i2c_byte</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *);</td></tr>
<tr><th id="3079">3079</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::write_i2c_byte" title='ixgbe_phy_operations::write_i2c_byte' data-ref="ixgbe_phy_operations::write_i2c_byte">write_i2c_byte</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>);</td></tr>
<tr><th id="3080">3080</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::read_i2c_eeprom" title='ixgbe_phy_operations::read_i2c_eeprom' data-ref="ixgbe_phy_operations::read_i2c_eeprom">read_i2c_eeprom</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> , <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> *);</td></tr>
<tr><th id="3081">3081</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::write_i2c_eeprom" title='ixgbe_phy_operations::write_i2c_eeprom' data-ref="ixgbe_phy_operations::write_i2c_eeprom">write_i2c_eeprom</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>, <span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>);</td></tr>
<tr><th id="3082">3082</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_phy_operations::i2c_bus_clear" title='ixgbe_phy_operations::i2c_bus_clear' data-ref="ixgbe_phy_operations::i2c_bus_clear">i2c_bus_clear</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3083">3083</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> (*<dfn class="decl field" id="ixgbe_phy_operations::check_overtemp" title='ixgbe_phy_operations::check_overtemp' data-ref="ixgbe_phy_operations::check_overtemp">check_overtemp</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *);</td></tr>
<tr><th id="3084">3084</th><td>};</td></tr>
<tr><th id="3085">3085</th><td></td></tr>
<tr><th id="3086">3086</th><td><b>struct</b> <dfn class="type def" id="ixgbe_eeprom_info" title='ixgbe_eeprom_info' data-ref="ixgbe_eeprom_info">ixgbe_eeprom_info</dfn> {</td></tr>
<tr><th id="3087">3087</th><td>	<b>struct</b> <a class="type" href="#ixgbe_eeprom_operations" title='ixgbe_eeprom_operations' data-ref="ixgbe_eeprom_operations">ixgbe_eeprom_operations</a> <dfn class="decl field" id="ixgbe_eeprom_info::ops" title='ixgbe_eeprom_info::ops' data-ref="ixgbe_eeprom_info::ops">ops</dfn>;</td></tr>
<tr><th id="3088">3088</th><td>	<b>enum</b> <a class="type" href="#ixgbe_eeprom_type" title='ixgbe_eeprom_type' data-ref="ixgbe_eeprom_type">ixgbe_eeprom_type</a> <dfn class="decl field" id="ixgbe_eeprom_info::type" title='ixgbe_eeprom_info::type' data-ref="ixgbe_eeprom_info::type">type</dfn>;</td></tr>
<tr><th id="3089">3089</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_eeprom_info::semaphore_delay" title='ixgbe_eeprom_info::semaphore_delay' data-ref="ixgbe_eeprom_info::semaphore_delay">semaphore_delay</dfn>;</td></tr>
<tr><th id="3090">3090</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_eeprom_info::word_size" title='ixgbe_eeprom_info::word_size' data-ref="ixgbe_eeprom_info::word_size">word_size</dfn>;</td></tr>
<tr><th id="3091">3091</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_eeprom_info::address_bits" title='ixgbe_eeprom_info::address_bits' data-ref="ixgbe_eeprom_info::address_bits">address_bits</dfn>;</td></tr>
<tr><th id="3092">3092</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_eeprom_info::word_page_size" title='ixgbe_eeprom_info::word_page_size' data-ref="ixgbe_eeprom_info::word_page_size">word_page_size</dfn>;</td></tr>
<tr><th id="3093">3093</th><td>};</td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td><u>#define <dfn class="macro" id="_M/IXGBE_FLAGS_DOUBLE_RESET_REQUIRED" data-ref="_M/IXGBE_FLAGS_DOUBLE_RESET_REQUIRED">IXGBE_FLAGS_DOUBLE_RESET_REQUIRED</dfn>	0x01</u></td></tr>
<tr><th id="3096">3096</th><td><b>struct</b> <dfn class="type def" id="ixgbe_mac_info" title='ixgbe_mac_info' data-ref="ixgbe_mac_info">ixgbe_mac_info</dfn> {</td></tr>
<tr><th id="3097">3097</th><td>	<b>struct</b> <a class="type" href="#ixgbe_mac_operations" title='ixgbe_mac_operations' data-ref="ixgbe_mac_operations">ixgbe_mac_operations</a> <dfn class="decl field" id="ixgbe_mac_info::ops" title='ixgbe_mac_info::ops' data-ref="ixgbe_mac_info::ops">ops</dfn>;</td></tr>
<tr><th id="3098">3098</th><td>	<b>enum</b> <a class="type" href="#ixgbe_mac_type" title='ixgbe_mac_type' data-ref="ixgbe_mac_type">ixgbe_mac_type</a> <dfn class="decl field" id="ixgbe_mac_info::type" title='ixgbe_mac_info::type' data-ref="ixgbe_mac_info::type">type</dfn>;</td></tr>
<tr><th id="3099">3099</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_mac_info::addr" title='ixgbe_mac_info::addr' data-ref="ixgbe_mac_info::addr">addr</dfn>[<a class="macro" href="#1825" title="6" data-ref="_M/IXGBE_ETH_LENGTH_OF_ADDRESS">IXGBE_ETH_LENGTH_OF_ADDRESS</a>];</td></tr>
<tr><th id="3100">3100</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_mac_info::perm_addr" title='ixgbe_mac_info::perm_addr' data-ref="ixgbe_mac_info::perm_addr">perm_addr</dfn>[<a class="macro" href="#1825" title="6" data-ref="_M/IXGBE_ETH_LENGTH_OF_ADDRESS">IXGBE_ETH_LENGTH_OF_ADDRESS</a>];</td></tr>
<tr><th id="3101">3101</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_mac_info::san_addr" title='ixgbe_mac_info::san_addr' data-ref="ixgbe_mac_info::san_addr">san_addr</dfn>[<a class="macro" href="#1825" title="6" data-ref="_M/IXGBE_ETH_LENGTH_OF_ADDRESS">IXGBE_ETH_LENGTH_OF_ADDRESS</a>];</td></tr>
<tr><th id="3102">3102</th><td>	<i>/* prefix for World Wide Node Name (WWNN) */</i></td></tr>
<tr><th id="3103">3103</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_mac_info::wwnn_prefix" title='ixgbe_mac_info::wwnn_prefix' data-ref="ixgbe_mac_info::wwnn_prefix">wwnn_prefix</dfn>;</td></tr>
<tr><th id="3104">3104</th><td>	<i>/* prefix for World Wide Port Name (WWPN) */</i></td></tr>
<tr><th id="3105">3105</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_mac_info::wwpn_prefix" title='ixgbe_mac_info::wwpn_prefix' data-ref="ixgbe_mac_info::wwpn_prefix">wwpn_prefix</dfn>;</td></tr>
<tr><th id="3106">3106</th><td><u>#define <dfn class="macro" id="_M/IXGBE_MAX_MTA" data-ref="_M/IXGBE_MAX_MTA">IXGBE_MAX_MTA</dfn>			128</u></td></tr>
<tr><th id="3107">3107</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::mta_shadow" title='ixgbe_mac_info::mta_shadow' data-ref="ixgbe_mac_info::mta_shadow">mta_shadow</dfn>[<a class="macro" href="#3106" title="128" data-ref="_M/IXGBE_MAX_MTA">IXGBE_MAX_MTA</a>];</td></tr>
<tr><th id="3108">3108</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span> <dfn class="decl field" id="ixgbe_mac_info::mc_filter_type" title='ixgbe_mac_info::mc_filter_type' data-ref="ixgbe_mac_info::mc_filter_type">mc_filter_type</dfn>;</td></tr>
<tr><th id="3109">3109</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::mcft_size" title='ixgbe_mac_info::mcft_size' data-ref="ixgbe_mac_info::mcft_size">mcft_size</dfn>;</td></tr>
<tr><th id="3110">3110</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::vft_size" title='ixgbe_mac_info::vft_size' data-ref="ixgbe_mac_info::vft_size">vft_size</dfn>;</td></tr>
<tr><th id="3111">3111</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::num_rar_entries" title='ixgbe_mac_info::num_rar_entries' data-ref="ixgbe_mac_info::num_rar_entries">num_rar_entries</dfn>;</td></tr>
<tr><th id="3112">3112</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::rar_highwater" title='ixgbe_mac_info::rar_highwater' data-ref="ixgbe_mac_info::rar_highwater">rar_highwater</dfn>;</td></tr>
<tr><th id="3113">3113</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::rx_pb_size" title='ixgbe_mac_info::rx_pb_size' data-ref="ixgbe_mac_info::rx_pb_size">rx_pb_size</dfn>;</td></tr>
<tr><th id="3114">3114</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::max_tx_queues" title='ixgbe_mac_info::max_tx_queues' data-ref="ixgbe_mac_info::max_tx_queues">max_tx_queues</dfn>;</td></tr>
<tr><th id="3115">3115</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::max_rx_queues" title='ixgbe_mac_info::max_rx_queues' data-ref="ixgbe_mac_info::max_rx_queues">max_rx_queues</dfn>;</td></tr>
<tr><th id="3116">3116</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::orig_autoc" title='ixgbe_mac_info::orig_autoc' data-ref="ixgbe_mac_info::orig_autoc">orig_autoc</dfn>;</td></tr>
<tr><th id="3117">3117</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span>  <dfn class="decl field" id="ixgbe_mac_info::san_mac_rar_index" title='ixgbe_mac_info::san_mac_rar_index' data-ref="ixgbe_mac_info::san_mac_rar_index">san_mac_rar_index</dfn>;</td></tr>
<tr><th id="3118">3118</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mac_info::orig_autoc2" title='ixgbe_mac_info::orig_autoc2' data-ref="ixgbe_mac_info::orig_autoc2">orig_autoc2</dfn>;</td></tr>
<tr><th id="3119">3119</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_mac_info::max_msix_vectors" title='ixgbe_mac_info::max_msix_vectors' data-ref="ixgbe_mac_info::max_msix_vectors">max_msix_vectors</dfn>;</td></tr>
<tr><th id="3120">3120</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_mac_info::arc_subsystem_valid" title='ixgbe_mac_info::arc_subsystem_valid' data-ref="ixgbe_mac_info::arc_subsystem_valid">arc_subsystem_valid</dfn>;</td></tr>
<tr><th id="3121">3121</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_mac_info::orig_link_settings_stored" title='ixgbe_mac_info::orig_link_settings_stored' data-ref="ixgbe_mac_info::orig_link_settings_stored">orig_link_settings_stored</dfn>;</td></tr>
<tr><th id="3122">3122</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_mac_info::autotry_restart" title='ixgbe_mac_info::autotry_restart' data-ref="ixgbe_mac_info::autotry_restart">autotry_restart</dfn>;</td></tr>
<tr><th id="3123">3123</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_mac_info::flags" title='ixgbe_mac_info::flags' data-ref="ixgbe_mac_info::flags">flags</dfn>;</td></tr>
<tr><th id="3124">3124</th><td>	<b>struct</b> <a class="type" href="#ixgbe_thermal_sensor_data" title='ixgbe_thermal_sensor_data' data-ref="ixgbe_thermal_sensor_data">ixgbe_thermal_sensor_data</a>  <dfn class="decl field" id="ixgbe_mac_info::thermal_sensor_data" title='ixgbe_mac_info::thermal_sensor_data' data-ref="ixgbe_mac_info::thermal_sensor_data">thermal_sensor_data</dfn>;</td></tr>
<tr><th id="3125">3125</th><td>};</td></tr>
<tr><th id="3126">3126</th><td></td></tr>
<tr><th id="3127">3127</th><td><b>struct</b> <dfn class="type def" id="ixgbe_phy_info" title='ixgbe_phy_info' data-ref="ixgbe_phy_info">ixgbe_phy_info</dfn> {</td></tr>
<tr><th id="3128">3128</th><td>	<b>struct</b> <a class="type" href="#ixgbe_phy_operations" title='ixgbe_phy_operations' data-ref="ixgbe_phy_operations">ixgbe_phy_operations</a> <dfn class="decl field" id="ixgbe_phy_info::ops" title='ixgbe_phy_info::ops' data-ref="ixgbe_phy_info::ops">ops</dfn>;</td></tr>
<tr><th id="3129">3129</th><td>	<b>enum</b> <a class="type" href="#ixgbe_phy_type" title='ixgbe_phy_type' data-ref="ixgbe_phy_type">ixgbe_phy_type</a> <dfn class="decl field" id="ixgbe_phy_info::type" title='ixgbe_phy_info::type' data-ref="ixgbe_phy_info::type">type</dfn>;</td></tr>
<tr><th id="3130">3130</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_phy_info::addr" title='ixgbe_phy_info::addr' data-ref="ixgbe_phy_info::addr">addr</dfn>;</td></tr>
<tr><th id="3131">3131</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_phy_info::id" title='ixgbe_phy_info::id' data-ref="ixgbe_phy_info::id">id</dfn>;</td></tr>
<tr><th id="3132">3132</th><td>	<b>enum</b> <a class="type" href="#ixgbe_sfp_type" title='ixgbe_sfp_type' data-ref="ixgbe_sfp_type">ixgbe_sfp_type</a> <dfn class="decl field" id="ixgbe_phy_info::sfp_type" title='ixgbe_phy_info::sfp_type' data-ref="ixgbe_phy_info::sfp_type">sfp_type</dfn>;</td></tr>
<tr><th id="3133">3133</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_phy_info::sfp_setup_needed" title='ixgbe_phy_info::sfp_setup_needed' data-ref="ixgbe_phy_info::sfp_setup_needed">sfp_setup_needed</dfn>;</td></tr>
<tr><th id="3134">3134</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_phy_info::revision" title='ixgbe_phy_info::revision' data-ref="ixgbe_phy_info::revision">revision</dfn>;</td></tr>
<tr><th id="3135">3135</th><td>	<b>enum</b> <a class="type" href="#ixgbe_media_type" title='ixgbe_media_type' data-ref="ixgbe_media_type">ixgbe_media_type</a> <dfn class="decl field" id="ixgbe_phy_info::media_type" title='ixgbe_phy_info::media_type' data-ref="ixgbe_phy_info::media_type">media_type</dfn>;</td></tr>
<tr><th id="3136">3136</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_phy_info::reset_disable" title='ixgbe_phy_info::reset_disable' data-ref="ixgbe_phy_info::reset_disable">reset_disable</dfn>;</td></tr>
<tr><th id="3137">3137</th><td>	<a class="typedef" href="#ixgbe_autoneg_advertised" title='ixgbe_autoneg_advertised' data-type='u32' data-ref="ixgbe_autoneg_advertised">ixgbe_autoneg_advertised</a> <dfn class="decl field" id="ixgbe_phy_info::autoneg_advertised" title='ixgbe_phy_info::autoneg_advertised' data-ref="ixgbe_phy_info::autoneg_advertised">autoneg_advertised</dfn>;</td></tr>
<tr><th id="3138">3138</th><td>	<b>enum</b> <a class="type" href="#ixgbe_smart_speed" title='ixgbe_smart_speed' data-ref="ixgbe_smart_speed">ixgbe_smart_speed</a> <dfn class="decl field" id="ixgbe_phy_info::smart_speed" title='ixgbe_phy_info::smart_speed' data-ref="ixgbe_phy_info::smart_speed">smart_speed</dfn>;</td></tr>
<tr><th id="3139">3139</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_phy_info::smart_speed_active" title='ixgbe_phy_info::smart_speed_active' data-ref="ixgbe_phy_info::smart_speed_active">smart_speed_active</dfn>;</td></tr>
<tr><th id="3140">3140</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_phy_info::multispeed_fiber" title='ixgbe_phy_info::multispeed_fiber' data-ref="ixgbe_phy_info::multispeed_fiber">multispeed_fiber</dfn>;</td></tr>
<tr><th id="3141">3141</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_phy_info::reset_if_overtemp" title='ixgbe_phy_info::reset_if_overtemp' data-ref="ixgbe_phy_info::reset_if_overtemp">reset_if_overtemp</dfn>;</td></tr>
<tr><th id="3142">3142</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_phy_info::qsfp_shared_i2c_bus" title='ixgbe_phy_info::qsfp_shared_i2c_bus' data-ref="ixgbe_phy_info::qsfp_shared_i2c_bus">qsfp_shared_i2c_bus</dfn>;</td></tr>
<tr><th id="3143">3143</th><td>};</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td><u>#include <a href="ixgbe_mbx.h.html">"ixgbe_mbx.h"</a></u></td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td><b>struct</b> <dfn class="type def" id="ixgbe_mbx_operations" title='ixgbe_mbx_operations' data-ref="ixgbe_mbx_operations">ixgbe_mbx_operations</dfn> {</td></tr>
<tr><th id="3148">3148</th><td>	<em>void</em> (*<dfn class="decl field" id="ixgbe_mbx_operations::init_params" title='ixgbe_mbx_operations::init_params' data-ref="ixgbe_mbx_operations::init_params">init_params</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col6 decl" id="16hw" title='hw' data-type='struct ixgbe_hw *' data-ref="16hw">hw</dfn>);</td></tr>
<tr><th id="3149">3149</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::read" title='ixgbe_mbx_operations::read' data-ref="ixgbe_mbx_operations::read">read</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>,  <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3150">3150</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::write" title='ixgbe_mbx_operations::write' data-ref="ixgbe_mbx_operations::write">write</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3151">3151</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::read_posted" title='ixgbe_mbx_operations::read_posted' data-ref="ixgbe_mbx_operations::read_posted">read_posted</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>,  <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3152">3152</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::write_posted" title='ixgbe_mbx_operations::write_posted' data-ref="ixgbe_mbx_operations::write_posted">write_posted</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3153">3153</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::check_for_msg" title='ixgbe_mbx_operations::check_for_msg' data-ref="ixgbe_mbx_operations::check_for_msg">check_for_msg</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3154">3154</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::check_for_ack" title='ixgbe_mbx_operations::check_for_ack' data-ref="ixgbe_mbx_operations::check_for_ack">check_for_ack</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3155">3155</th><td>	<span class='typedef' title='s32' data-type='int' data-ref="s32">s32</span>  (*<dfn class="decl field" id="ixgbe_mbx_operations::check_for_rst" title='ixgbe_mbx_operations::check_for_rst' data-ref="ixgbe_mbx_operations::check_for_rst">check_for_rst</dfn>)(<b>struct</b> <a class="type" href="#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span>);</td></tr>
<tr><th id="3156">3156</th><td>};</td></tr>
<tr><th id="3157">3157</th><td></td></tr>
<tr><th id="3158">3158</th><td><b>struct</b> <dfn class="type def" id="ixgbe_mbx_stats" title='ixgbe_mbx_stats' data-ref="ixgbe_mbx_stats">ixgbe_mbx_stats</dfn> {</td></tr>
<tr><th id="3159">3159</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_stats::msgs_tx" title='ixgbe_mbx_stats::msgs_tx' data-ref="ixgbe_mbx_stats::msgs_tx">msgs_tx</dfn>;</td></tr>
<tr><th id="3160">3160</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_stats::msgs_rx" title='ixgbe_mbx_stats::msgs_rx' data-ref="ixgbe_mbx_stats::msgs_rx">msgs_rx</dfn>;</td></tr>
<tr><th id="3161">3161</th><td></td></tr>
<tr><th id="3162">3162</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_stats::acks" title='ixgbe_mbx_stats::acks' data-ref="ixgbe_mbx_stats::acks">acks</dfn>;</td></tr>
<tr><th id="3163">3163</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_stats::reqs" title='ixgbe_mbx_stats::reqs' data-ref="ixgbe_mbx_stats::reqs">reqs</dfn>;</td></tr>
<tr><th id="3164">3164</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_stats::rsts" title='ixgbe_mbx_stats::rsts' data-ref="ixgbe_mbx_stats::rsts">rsts</dfn>;</td></tr>
<tr><th id="3165">3165</th><td>};</td></tr>
<tr><th id="3166">3166</th><td></td></tr>
<tr><th id="3167">3167</th><td><b>struct</b> <dfn class="type def" id="ixgbe_mbx_info" title='ixgbe_mbx_info' data-ref="ixgbe_mbx_info">ixgbe_mbx_info</dfn> {</td></tr>
<tr><th id="3168">3168</th><td>	<b>struct</b> <a class="type" href="#ixgbe_mbx_operations" title='ixgbe_mbx_operations' data-ref="ixgbe_mbx_operations">ixgbe_mbx_operations</a> <dfn class="decl field" id="ixgbe_mbx_info::ops" title='ixgbe_mbx_info::ops' data-ref="ixgbe_mbx_info::ops">ops</dfn>;</td></tr>
<tr><th id="3169">3169</th><td>	<b>struct</b> <a class="type" href="#ixgbe_mbx_stats" title='ixgbe_mbx_stats' data-ref="ixgbe_mbx_stats">ixgbe_mbx_stats</a> <dfn class="decl field" id="ixgbe_mbx_info::stats" title='ixgbe_mbx_info::stats' data-ref="ixgbe_mbx_info::stats">stats</dfn>;</td></tr>
<tr><th id="3170">3170</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_info::timeout" title='ixgbe_mbx_info::timeout' data-ref="ixgbe_mbx_info::timeout">timeout</dfn>;</td></tr>
<tr><th id="3171">3171</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_info::udelay" title='ixgbe_mbx_info::udelay' data-ref="ixgbe_mbx_info::udelay">udelay</dfn>;</td></tr>
<tr><th id="3172">3172</th><td>	<span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="decl field" id="ixgbe_mbx_info::v2p_mailbox" title='ixgbe_mbx_info::v2p_mailbox' data-ref="ixgbe_mbx_info::v2p_mailbox">v2p_mailbox</dfn>;</td></tr>
<tr><th id="3173">3173</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_mbx_info::size" title='ixgbe_mbx_info::size' data-ref="ixgbe_mbx_info::size">size</dfn>;</td></tr>
<tr><th id="3174">3174</th><td>};</td></tr>
<tr><th id="3175">3175</th><td></td></tr>
<tr><th id="3176">3176</th><td><b>struct</b> <dfn class="type def" id="ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</dfn> {</td></tr>
<tr><th id="3177">3177</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <span class="macro" title="" data-ref="_M/__iomem">__iomem</span> *<dfn class="decl field" id="ixgbe_hw::hw_addr" title='ixgbe_hw::hw_addr' data-ref="ixgbe_hw::hw_addr">hw_addr</dfn>;</td></tr>
<tr><th id="3178">3178</th><td>	<em>void</em> *<dfn class="decl field" id="ixgbe_hw::back" title='ixgbe_hw::back' data-ref="ixgbe_hw::back">back</dfn>;</td></tr>
<tr><th id="3179">3179</th><td>	<b>struct</b> <a class="type" href="#ixgbe_mac_info" title='ixgbe_mac_info' data-ref="ixgbe_mac_info">ixgbe_mac_info</a> <dfn class="decl field" id="ixgbe_hw::mac" title='ixgbe_hw::mac' data-ref="ixgbe_hw::mac">mac</dfn>;</td></tr>
<tr><th id="3180">3180</th><td>	<b>struct</b> <a class="type" href="#ixgbe_addr_filter_info" title='ixgbe_addr_filter_info' data-ref="ixgbe_addr_filter_info">ixgbe_addr_filter_info</a> <dfn class="decl field" id="ixgbe_hw::addr_ctrl" title='ixgbe_hw::addr_ctrl' data-ref="ixgbe_hw::addr_ctrl">addr_ctrl</dfn>;</td></tr>
<tr><th id="3181">3181</th><td>	<b>struct</b> <a class="type" href="#ixgbe_fc_info" title='ixgbe_fc_info' data-ref="ixgbe_fc_info">ixgbe_fc_info</a> <dfn class="decl field" id="ixgbe_hw::fc" title='ixgbe_hw::fc' data-ref="ixgbe_hw::fc">fc</dfn>;</td></tr>
<tr><th id="3182">3182</th><td>	<b>struct</b> <a class="type" href="#ixgbe_phy_info" title='ixgbe_phy_info' data-ref="ixgbe_phy_info">ixgbe_phy_info</a> <dfn class="decl field" id="ixgbe_hw::phy" title='ixgbe_hw::phy' data-ref="ixgbe_hw::phy">phy</dfn>;</td></tr>
<tr><th id="3183">3183</th><td>	<b>struct</b> <a class="type" href="#ixgbe_eeprom_info" title='ixgbe_eeprom_info' data-ref="ixgbe_eeprom_info">ixgbe_eeprom_info</a> <dfn class="decl field" id="ixgbe_hw::eeprom" title='ixgbe_hw::eeprom' data-ref="ixgbe_hw::eeprom">eeprom</dfn>;</td></tr>
<tr><th id="3184">3184</th><td>	<b>struct</b> <a class="type" href="#ixgbe_bus_info" title='ixgbe_bus_info' data-ref="ixgbe_bus_info">ixgbe_bus_info</a> <dfn class="decl field" id="ixgbe_hw::bus" title='ixgbe_hw::bus' data-ref="ixgbe_hw::bus">bus</dfn>;</td></tr>
<tr><th id="3185">3185</th><td>	<b>struct</b> <a class="type" href="#ixgbe_mbx_info" title='ixgbe_mbx_info' data-ref="ixgbe_mbx_info">ixgbe_mbx_info</a> <dfn class="decl field" id="ixgbe_hw::mbx" title='ixgbe_hw::mbx' data-ref="ixgbe_hw::mbx">mbx</dfn>;</td></tr>
<tr><th id="3186">3186</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_hw::device_id" title='ixgbe_hw::device_id' data-ref="ixgbe_hw::device_id">device_id</dfn>;</td></tr>
<tr><th id="3187">3187</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_hw::vendor_id" title='ixgbe_hw::vendor_id' data-ref="ixgbe_hw::vendor_id">vendor_id</dfn>;</td></tr>
<tr><th id="3188">3188</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_hw::subsystem_device_id" title='ixgbe_hw::subsystem_device_id' data-ref="ixgbe_hw::subsystem_device_id">subsystem_device_id</dfn>;</td></tr>
<tr><th id="3189">3189</th><td>	<span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl field" id="ixgbe_hw::subsystem_vendor_id" title='ixgbe_hw::subsystem_vendor_id' data-ref="ixgbe_hw::subsystem_vendor_id">subsystem_vendor_id</dfn>;</td></tr>
<tr><th id="3190">3190</th><td>	<span class='typedef' title='u8' data-type='unsigned char' data-ref="u8">u8</span> <dfn class="decl field" id="ixgbe_hw::revision_id" title='ixgbe_hw::revision_id' data-ref="ixgbe_hw::revision_id">revision_id</dfn>;</td></tr>
<tr><th id="3191">3191</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_hw::adapter_stopped" title='ixgbe_hw::adapter_stopped' data-ref="ixgbe_hw::adapter_stopped">adapter_stopped</dfn>;</td></tr>
<tr><th id="3192">3192</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_hw::force_full_reset" title='ixgbe_hw::force_full_reset' data-ref="ixgbe_hw::force_full_reset">force_full_reset</dfn>;</td></tr>
<tr><th id="3193">3193</th><td>	<span class='typedef' title='bool' data-type='_Bool' data-ref="bool">bool</span> <dfn class="decl field" id="ixgbe_hw::allow_unsupported_sfp" title='ixgbe_hw::allow_unsupported_sfp' data-ref="ixgbe_hw::allow_unsupported_sfp">allow_unsupported_sfp</dfn>;</td></tr>
<tr><th id="3194">3194</th><td>};</td></tr>
<tr><th id="3195">3195</th><td></td></tr>
<tr><th id="3196">3196</th><td><u>#define <dfn class="macro" id="_M/ixgbe_call_func" data-ref="_M/ixgbe_call_func">ixgbe_call_func</dfn>(hw, func, params, error) \</u></td></tr>
<tr><th id="3197">3197</th><td><u>		(func != NULL) ? func params : error</u></td></tr>
<tr><th id="3198">3198</th><td></td></tr>
<tr><th id="3199">3199</th><td></td></tr>
<tr><th id="3200">3200</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="3201">3201</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_EEPROM" data-ref="_M/IXGBE_ERR_EEPROM">IXGBE_ERR_EEPROM</dfn>			-1</u></td></tr>
<tr><th id="3202">3202</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_EEPROM_CHECKSUM" data-ref="_M/IXGBE_ERR_EEPROM_CHECKSUM">IXGBE_ERR_EEPROM_CHECKSUM</dfn>		-2</u></td></tr>
<tr><th id="3203">3203</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_PHY" data-ref="_M/IXGBE_ERR_PHY">IXGBE_ERR_PHY</dfn>				-3</u></td></tr>
<tr><th id="3204">3204</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_CONFIG" data-ref="_M/IXGBE_ERR_CONFIG">IXGBE_ERR_CONFIG</dfn>			-4</u></td></tr>
<tr><th id="3205">3205</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_PARAM" data-ref="_M/IXGBE_ERR_PARAM">IXGBE_ERR_PARAM</dfn>				-5</u></td></tr>
<tr><th id="3206">3206</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_MAC_TYPE" data-ref="_M/IXGBE_ERR_MAC_TYPE">IXGBE_ERR_MAC_TYPE</dfn>			-6</u></td></tr>
<tr><th id="3207">3207</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_UNKNOWN_PHY" data-ref="_M/IXGBE_ERR_UNKNOWN_PHY">IXGBE_ERR_UNKNOWN_PHY</dfn>			-7</u></td></tr>
<tr><th id="3208">3208</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_LINK_SETUP" data-ref="_M/IXGBE_ERR_LINK_SETUP">IXGBE_ERR_LINK_SETUP</dfn>			-8</u></td></tr>
<tr><th id="3209">3209</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_ADAPTER_STOPPED" data-ref="_M/IXGBE_ERR_ADAPTER_STOPPED">IXGBE_ERR_ADAPTER_STOPPED</dfn>		-9</u></td></tr>
<tr><th id="3210">3210</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_INVALID_MAC_ADDR" data-ref="_M/IXGBE_ERR_INVALID_MAC_ADDR">IXGBE_ERR_INVALID_MAC_ADDR</dfn>		-10</u></td></tr>
<tr><th id="3211">3211</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_DEVICE_NOT_SUPPORTED" data-ref="_M/IXGBE_ERR_DEVICE_NOT_SUPPORTED">IXGBE_ERR_DEVICE_NOT_SUPPORTED</dfn>		-11</u></td></tr>
<tr><th id="3212">3212</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_MASTER_REQUESTS_PENDING" data-ref="_M/IXGBE_ERR_MASTER_REQUESTS_PENDING">IXGBE_ERR_MASTER_REQUESTS_PENDING</dfn>	-12</u></td></tr>
<tr><th id="3213">3213</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_INVALID_LINK_SETTINGS" data-ref="_M/IXGBE_ERR_INVALID_LINK_SETTINGS">IXGBE_ERR_INVALID_LINK_SETTINGS</dfn>		-13</u></td></tr>
<tr><th id="3214">3214</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_AUTONEG_NOT_COMPLETE" data-ref="_M/IXGBE_ERR_AUTONEG_NOT_COMPLETE">IXGBE_ERR_AUTONEG_NOT_COMPLETE</dfn>		-14</u></td></tr>
<tr><th id="3215">3215</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_RESET_FAILED" data-ref="_M/IXGBE_ERR_RESET_FAILED">IXGBE_ERR_RESET_FAILED</dfn>			-15</u></td></tr>
<tr><th id="3216">3216</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_SWFW_SYNC" data-ref="_M/IXGBE_ERR_SWFW_SYNC">IXGBE_ERR_SWFW_SYNC</dfn>			-16</u></td></tr>
<tr><th id="3217">3217</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_PHY_ADDR_INVALID" data-ref="_M/IXGBE_ERR_PHY_ADDR_INVALID">IXGBE_ERR_PHY_ADDR_INVALID</dfn>		-17</u></td></tr>
<tr><th id="3218">3218</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_I2C" data-ref="_M/IXGBE_ERR_I2C">IXGBE_ERR_I2C</dfn>				-18</u></td></tr>
<tr><th id="3219">3219</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_SFP_NOT_SUPPORTED" data-ref="_M/IXGBE_ERR_SFP_NOT_SUPPORTED">IXGBE_ERR_SFP_NOT_SUPPORTED</dfn>		-19</u></td></tr>
<tr><th id="3220">3220</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_SFP_NOT_PRESENT" data-ref="_M/IXGBE_ERR_SFP_NOT_PRESENT">IXGBE_ERR_SFP_NOT_PRESENT</dfn>		-20</u></td></tr>
<tr><th id="3221">3221</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT" data-ref="_M/IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT">IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT</dfn>	-21</u></td></tr>
<tr><th id="3222">3222</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_NO_SAN_ADDR_PTR" data-ref="_M/IXGBE_ERR_NO_SAN_ADDR_PTR">IXGBE_ERR_NO_SAN_ADDR_PTR</dfn>		-22</u></td></tr>
<tr><th id="3223">3223</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_FDIR_REINIT_FAILED" data-ref="_M/IXGBE_ERR_FDIR_REINIT_FAILED">IXGBE_ERR_FDIR_REINIT_FAILED</dfn>		-23</u></td></tr>
<tr><th id="3224">3224</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_EEPROM_VERSION" data-ref="_M/IXGBE_ERR_EEPROM_VERSION">IXGBE_ERR_EEPROM_VERSION</dfn>		-24</u></td></tr>
<tr><th id="3225">3225</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_NO_SPACE" data-ref="_M/IXGBE_ERR_NO_SPACE">IXGBE_ERR_NO_SPACE</dfn>			-25</u></td></tr>
<tr><th id="3226">3226</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_OVERTEMP" data-ref="_M/IXGBE_ERR_OVERTEMP">IXGBE_ERR_OVERTEMP</dfn>			-26</u></td></tr>
<tr><th id="3227">3227</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_FC_NOT_NEGOTIATED" data-ref="_M/IXGBE_ERR_FC_NOT_NEGOTIATED">IXGBE_ERR_FC_NOT_NEGOTIATED</dfn>		-27</u></td></tr>
<tr><th id="3228">3228</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_FC_NOT_SUPPORTED" data-ref="_M/IXGBE_ERR_FC_NOT_SUPPORTED">IXGBE_ERR_FC_NOT_SUPPORTED</dfn>		-28</u></td></tr>
<tr><th id="3229">3229</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_SFP_SETUP_NOT_COMPLETE" data-ref="_M/IXGBE_ERR_SFP_SETUP_NOT_COMPLETE">IXGBE_ERR_SFP_SETUP_NOT_COMPLETE</dfn>	-30</u></td></tr>
<tr><th id="3230">3230</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_PBA_SECTION" data-ref="_M/IXGBE_ERR_PBA_SECTION">IXGBE_ERR_PBA_SECTION</dfn>			-31</u></td></tr>
<tr><th id="3231">3231</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_INVALID_ARGUMENT" data-ref="_M/IXGBE_ERR_INVALID_ARGUMENT">IXGBE_ERR_INVALID_ARGUMENT</dfn>		-32</u></td></tr>
<tr><th id="3232">3232</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_HOST_INTERFACE_COMMAND" data-ref="_M/IXGBE_ERR_HOST_INTERFACE_COMMAND">IXGBE_ERR_HOST_INTERFACE_COMMAND</dfn>	-33</u></td></tr>
<tr><th id="3233">3233</th><td><u>#define <dfn class="macro" id="_M/IXGBE_ERR_OUT_OF_MEM" data-ref="_M/IXGBE_ERR_OUT_OF_MEM">IXGBE_ERR_OUT_OF_MEM</dfn>			-34</u></td></tr>
<tr><th id="3234">3234</th><td></td></tr>
<tr><th id="3235">3235</th><td><u>#define <dfn class="macro" id="_M/IXGBE_NOT_IMPLEMENTED" data-ref="_M/IXGBE_NOT_IMPLEMENTED">IXGBE_NOT_IMPLEMENTED</dfn>			0x7FFFFFFF</u></td></tr>
<tr><th id="3236">3236</th><td></td></tr>
<tr><th id="3237">3237</th><td><u>#define <dfn class="macro" id="_M/UNREFERENCED_XPARAMETER" data-ref="_M/UNREFERENCED_XPARAMETER">UNREFERENCED_XPARAMETER</dfn></u></td></tr>
<tr><th id="3238">3238</th><td></td></tr>
<tr><th id="3239">3239</th><td><u>#<span data-ppcond="13">endif</span> /* _IXGBE_TYPE_H_ */</u></td></tr>
<tr><th id="3240">3240</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ixgbe_82598.c.html'>dpdk_1805/kernel/linux/kni/ethtool/ixgbe/ixgbe_82598.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
