
stm32_Minimal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000008  08000000  08000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.main    00000050  08000008  08000008  00010008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text.delay   00000022  08000058  08000058  00010058  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .debug_info   000000af  00000000  00000000  0001007a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 000000b3  00000000  00000000  00010129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_aranges 00000028  00000000  00000000  000101dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_ranges 00000018  00000000  00000000  00010204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_macro  00000afb  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_line   000000a2  00000000  00000000  00010d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_str    00002f61  00000000  00000000  00010db9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .comment      00000053  00000000  00000000  00013d1a  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000034  00000000  00000000  00013d6d  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000054  00000000  00000000  00013da4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <vector_table>:
 8000000:	00 f4 01 20 09 00 00 08                             ... ....

Disassembly of section .text.main:

08000008 <main>:
		(uint32_t *)SRAM_END, // initial stack pointer
		(uint32_t *)main	  // main as Reset_Handler
};


int main() {
 8000008:	b580      	push	{r7, lr}
 800000a:	af00      	add	r7, sp, #0
	/* Enable clock on GPIOA peripheral */
	*RCC_APB1ENR  = 0x1;
 800000c:	4b0d      	ldr	r3, [pc, #52]	; (8000044 <main+0x3c>)
 800000e:	2201      	movs	r2, #1
 8000010:	601a      	str	r2, [r3, #0]
	/* Configure the PA5 as output pull-up */
	*GPIOA_MODER |= 0x400; // Sets MODER[11:10] = 0x1
 8000012:	4b0d      	ldr	r3, [pc, #52]	; (8000048 <main+0x40>)
 8000014:	681b      	ldr	r3, [r3, #0]
 8000016:	4a0c      	ldr	r2, [pc, #48]	; (8000048 <main+0x40>)
 8000018:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800001c:	6013      	str	r3, [r2, #0]
	*GPIOA_PUPDR |= 0x400; // Sets PUPDR[11:10] = 0x1
 800001e:	4b0b      	ldr	r3, [pc, #44]	; (800004c <main+0x44>)
 8000020:	681b      	ldr	r3, [r3, #0]
 8000022:	4a0a      	ldr	r2, [pc, #40]	; (800004c <main+0x44>)
 8000024:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000028:	6013      	str	r3, [r2, #0]

	while(1) {
		*GPIOA_ODR = 0x20;
 800002a:	4b09      	ldr	r3, [pc, #36]	; (8000050 <main+0x48>)
 800002c:	2220      	movs	r2, #32
 800002e:	601a      	str	r2, [r3, #0]
		delay(1000000);
 8000030:	4808      	ldr	r0, [pc, #32]	; (8000054 <main+0x4c>)
 8000032:	f000 f811 	bl	8000058 <delay>
		*GPIOA_ODR = 0x0;
 8000036:	4b06      	ldr	r3, [pc, #24]	; (8000050 <main+0x48>)
 8000038:	2200      	movs	r2, #0
 800003a:	601a      	str	r2, [r3, #0]
		delay(1000000);
 800003c:	4805      	ldr	r0, [pc, #20]	; (8000054 <main+0x4c>)
 800003e:	f000 f80b 	bl	8000058 <delay>
		*GPIOA_ODR = 0x20;
 8000042:	e7f2      	b.n	800002a <main+0x22>
 8000044:	40023830 	.word	0x40023830
 8000048:	40020000 	.word	0x40020000
 800004c:	4002000c 	.word	0x4002000c
 8000050:	40020014 	.word	0x40020014
 8000054:	000f4240 	.word	0x000f4240

Disassembly of section .text.delay:

08000058 <delay>:
	}

}


void delay(uint32_t count) {
 8000058:	b480      	push	{r7}
 800005a:	b083      	sub	sp, #12
 800005c:	af00      	add	r7, sp, #0
 800005e:	6078      	str	r0, [r7, #4]
	while(count--);
 8000060:	bf00      	nop
 8000062:	687b      	ldr	r3, [r7, #4]
 8000064:	1e5a      	subs	r2, r3, #1
 8000066:	607a      	str	r2, [r7, #4]
 8000068:	2b00      	cmp	r3, #0
 800006a:	d1fa      	bne.n	8000062 <delay+0xa>
}
 800006c:	bf00      	nop
 800006e:	bf00      	nop
 8000070:	370c      	adds	r7, #12
 8000072:	46bd      	mov	sp, r7
 8000074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000078:	4770      	bx	lr
