strict digraph "" {
	node [label="\N"];
	"603:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a58a350>",
		fillcolor=springgreen,
		label="603:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"605:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a58a390>",
		fillcolor=springgreen,
		label="605:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"603:IF" -> "605:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=603];
	"604:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f104a58ab50>",
		fillcolor=firebrick,
		label="604:NS
MAC_tx_addr_rd <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f104a58ab50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"603:IF" -> "604:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=603];
	"602:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a58ad10>",
		clk_sens=True,
		fillcolor=gold,
		label="602:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Current_state', 'StateSendPauseFrame', 'Tx_pkt_length_rmon', 'MAC_tx_add_en']"];
	"602:AL" -> "603:IF"	 [cond="[]",
		lineno=None];
	"608:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f104a58a3d0>",
		fillcolor=firebrick,
		label="608:NS
MAC_tx_addr_rd <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f104a58a3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_602:AL"	 [def_var="['MAC_tx_addr_rd']",
		label="Leaf_602:AL"];
	"608:NS" -> "Leaf_602:AL"	 [cond="[]",
		lineno=None];
	"605:IF" -> "608:NS"	 [cond="['Tx_pkt_length_rmon', 'Tx_pkt_length_rmon', 'MAC_tx_add_en', 'Current_state', 'StateSendPauseFrame']",
		label="!(((Tx_pkt_length_rmon >= 4) && (Tx_pkt_length_rmon <= 9) && (MAC_tx_add_en || (Current_state == StateSendPauseFrame))))",
		lineno=605];
	"606:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f104a58a550>",
		fillcolor=firebrick,
		label="606:NS
MAC_tx_addr_rd <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f104a58a550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"605:IF" -> "606:NS"	 [cond="['Tx_pkt_length_rmon', 'Tx_pkt_length_rmon', 'MAC_tx_add_en', 'Current_state', 'StateSendPauseFrame']",
		label="((Tx_pkt_length_rmon >= 4) && (Tx_pkt_length_rmon <= 9) && (MAC_tx_add_en || (Current_state == StateSendPauseFrame)))",
		lineno=605];
	"606:NS" -> "Leaf_602:AL"	 [cond="[]",
		lineno=None];
	"604:NS" -> "Leaf_602:AL"	 [cond="[]",
		lineno=None];
}
