<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf609 › include › mach › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* mach/dma.h - arch-specific DMA defines</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_DMA_H_</span>
<span class="cp">#define _MACH_DMA_H_</span>

<span class="cp">#define CH_SPORT0_TX                   0</span>
<span class="cp">#define CH_SPORT0_RX                   1</span>
<span class="cp">#define CH_SPORT1_TX                   2</span>
<span class="cp">#define CH_SPORT1_RX                   3</span>
<span class="cp">#define CH_SPORT2_TX                   4</span>
<span class="cp">#define CH_SPORT2_RX                   5</span>
<span class="cp">#define CH_SPI0_TX                     6</span>
<span class="cp">#define CH_SPI0_RX                     7</span>
<span class="cp">#define CH_SPI1_TX                     8</span>
<span class="cp">#define CH_SPI1_RX                     9</span>
<span class="cp">#define CH_RSI                        10</span>
<span class="cp">#define CH_SDU                        11</span>
<span class="cp">#define CH_LP0                        13</span>
<span class="cp">#define CH_LP1                        14</span>
<span class="cp">#define CH_LP2                        15</span>
<span class="cp">#define CH_LP3                        16</span>
<span class="cp">#define CH_UART0_TX                   17</span>
<span class="cp">#define CH_UART0_RX                   18</span>
<span class="cp">#define CH_UART1_TX                   19</span>
<span class="cp">#define CH_UART1_RX                   20</span>
<span class="cp">#define CH_MEM_STREAM0_SRC_CRC0      21</span>
<span class="cp">#define CH_MEM_STREAM0_SRC           CH_MEM_STREAM0_SRC_CRC0</span>
<span class="cp">#define CH_MEM_STREAM0_DEST_CRC0     22</span>
<span class="cp">#define CH_MEM_STREAM0_DEST          CH_MEM_STREAM0_DEST_CRC0</span>
<span class="cp">#define CH_MEM_STREAM1_SRC_CRC1      23</span>
<span class="cp">#define CH_MEM_STREAM1_SRC           CH_MEM_STREAM1_SRC_CRC1</span>
<span class="cp">#define CH_MEM_STREAM1_DEST_CRC1     24</span>
<span class="cp">#define CH_MEM_STREAM1_DEST          CH_MEM_STREAM1_DEST_CRC1</span>
<span class="cp">#define CH_MEM_STREAM2_SRC           25</span>
<span class="cp">#define CH_MEM_STREAM2_DEST          26</span>
<span class="cp">#define CH_MEM_STREAM3_SRC           27</span>
<span class="cp">#define CH_MEM_STREAM3_DEST          28</span>
<span class="cp">#define CH_EPPI0_CH0                  29</span>
<span class="cp">#define CH_EPPI0_CH1                  30</span>
<span class="cp">#define CH_EPPI1_CH0                  31</span>
<span class="cp">#define CH_EPPI1_CH1                  32</span>
<span class="cp">#define CH_EPPI2_CH0                  33</span>
<span class="cp">#define CH_EPPI2_CH1                  34</span>
<span class="cp">#define CH_PIXC_CH0                   35</span>
<span class="cp">#define CH_PIXC_CH1                   36</span>
<span class="cp">#define CH_PIXC_CH2                   37</span>
<span class="cp">#define CH_PVP_CPDOB                  38</span>
<span class="cp">#define CH_PVP_CPDOC                  39</span>
<span class="cp">#define CH_PVP_CPSTAT                 40</span>
<span class="cp">#define CH_PVP_CPCI                   41</span>
<span class="cp">#define CH_PVP_MPDO                   42</span>
<span class="cp">#define CH_PVP_MPDI                   43</span>
<span class="cp">#define CH_PVP_MPSTAT                 44</span>
<span class="cp">#define CH_PVP_MPCI                   45</span>
<span class="cp">#define CH_PVP_CPDOA                  46</span>

<span class="cp">#define MAX_DMA_CHANNELS 47</span>
<span class="cp">#define MAX_DMA_SUSPEND_CHANNELS 0</span>
<span class="cp">#define DMA_MMR_SIZE_32</span>

<span class="cp">#define bfin_read_MDMA_S0_CONFIG bfin_read_MDMA0_SRC_CRC0_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S0_CONFIG bfin_write_MDMA0_SRC_CRC0_CONFIG</span>
<span class="cp">#define bfin_read_MDMA_S0_IRQ_STATUS bfin_read_MDMA0_SRC_CRC0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_S0_IRQ_STATUS bfin_write_MDMA0_SRC_CRC0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_S0_START_ADDR bfin_write_MDMA0_SRC_CRC0_START_ADDR</span>
<span class="cp">#define bfin_write_MDMA_S0_X_COUNT bfin_write_MDMA0_SRC_CRC0_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S0_X_MODIFY bfin_write_MDMA0_SRC_CRC0_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_S0_Y_COUNT bfin_write_MDMA0_SRC_CRC0_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S0_Y_MODIFY bfin_write_MDMA0_SRC_CRC0_Y_MODIFY</span>
<span class="cp">#define bfin_read_MDMA_D0_CONFIG bfin_read_MDMA0_DEST_CRC0_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_D0_CONFIG bfin_write_MDMA0_DEST_CRC0_CONFIG</span>
<span class="cp">#define bfin_read_MDMA_D0_IRQ_STATUS bfin_read_MDMA0_DEST_CRC0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D0_IRQ_STATUS bfin_write_MDMA0_DEST_CRC0_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D0_START_ADDR bfin_write_MDMA0_DEST_CRC0_START_ADDR</span>
<span class="cp">#define bfin_write_MDMA_D0_X_COUNT bfin_write_MDMA0_DEST_CRC0_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D0_X_MODIFY bfin_write_MDMA0_DEST_CRC0_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_D0_Y_COUNT bfin_write_MDMA0_DEST_CRC0_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D0_Y_MODIFY bfin_write_MDMA0_DEST_CRC0_Y_MODIFY</span>

<span class="cp">#define bfin_read_MDMA_S1_CONFIG bfin_read_MDMA1_SRC_CRC1_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S1_CONFIG bfin_write_MDMA1_SRC_CRC1_CONFIG</span>
<span class="cp">#define bfin_read_MDMA_D1_CONFIG bfin_read_MDMA1_DEST_CRC1_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_D1_CONFIG bfin_write_MDMA1_DEST_CRC1_CONFIG</span>
<span class="cp">#define bfin_read_MDMA_D1_IRQ_STATUS bfin_read_MDMA1_DEST_CRC1_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D1_IRQ_STATUS bfin_write_MDMA1_DEST_CRC1_IRQ_STATUS</span>

<span class="cp">#define bfin_read_MDMA_S3_CONFIG bfin_read_MDMA3_SRC_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_S3_CONFIG bfin_write_MDMA3_SRC_CONFIG</span>
<span class="cp">#define bfin_read_MDMA_S3_IRQ_STATUS bfin_read_MDMA3_SRC_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_S3_IRQ_STATUS bfin_write_MDMA3_SRC_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_S3_START_ADDR bfin_write_MDMA3_SRC_START_ADDR</span>
<span class="cp">#define bfin_write_MDMA_S3_X_COUNT bfin_write_MDMA3_SRC_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S3_X_MODIFY bfin_write_MDMA3_SRC_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_S3_Y_COUNT bfin_write_MDMA3_SRC_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_S3_Y_MODIFY bfin_write_MDMA3_SRC_Y_MODIFY</span>
<span class="cp">#define bfin_read_MDMA_D3_CONFIG bfin_read_MDMA3_DEST_CONFIG</span>
<span class="cp">#define bfin_write_MDMA_D3_CONFIG bfin_write_MDMA3_DEST_CONFIG</span>
<span class="cp">#define bfin_read_MDMA_D3_IRQ_STATUS bfin_read_MDMA3_DEST_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D3_IRQ_STATUS bfin_write_MDMA3_DEST_IRQ_STATUS</span>
<span class="cp">#define bfin_write_MDMA_D3_START_ADDR bfin_write_MDMA3_DEST_START_ADDR</span>
<span class="cp">#define bfin_write_MDMA_D3_X_COUNT bfin_write_MDMA3_DEST_X_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D3_X_MODIFY bfin_write_MDMA3_DEST_X_MODIFY</span>
<span class="cp">#define bfin_write_MDMA_D3_Y_COUNT bfin_write_MDMA3_DEST_Y_COUNT</span>
<span class="cp">#define bfin_write_MDMA_D3_Y_MODIFY bfin_write_MDMA3_DEST_Y_MODIFY</span>

<span class="cp">#define MDMA_S0_NEXT_DESC_PTR MDMA0_SRC_CRC0_NEXT_DESC_PTR</span>
<span class="cp">#define MDMA_D0_NEXT_DESC_PTR MDMA0_DEST_CRC0_NEXT_DESC_PTR</span>
<span class="cp">#define MDMA_S1_NEXT_DESC_PTR MDMA1_SRC_CRC1_NEXT_DESC_PTR</span>
<span class="cp">#define MDMA_D1_NEXT_DESC_PTR MDMA1_DEST_CRC1_NEXT_DESC_PTR</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
