#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xec0a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xec0bf0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xeb78d0 .functor NOT 1, L_0xeefba0, C4<0>, C4<0>, C4<0>;
L_0xeef930 .functor XOR 1, L_0xeef7d0, L_0xeef890, C4<0>, C4<0>;
L_0xeefa90 .functor XOR 1, L_0xeef930, L_0xeef9f0, C4<0>, C4<0>;
v0xeed260_0 .net *"_ivl_10", 0 0, L_0xeef9f0;  1 drivers
v0xeed360_0 .net *"_ivl_12", 0 0, L_0xeefa90;  1 drivers
v0xeed440_0 .net *"_ivl_2", 0 0, L_0xeef730;  1 drivers
v0xeed500_0 .net *"_ivl_4", 0 0, L_0xeef7d0;  1 drivers
v0xeed5e0_0 .net *"_ivl_6", 0 0, L_0xeef890;  1 drivers
v0xeed710_0 .net *"_ivl_8", 0 0, L_0xeef930;  1 drivers
v0xeed7f0_0 .net "a", 0 0, v0xeebc80_0;  1 drivers
v0xeed890_0 .net "b", 0 0, v0xeebd20_0;  1 drivers
v0xeed930_0 .net "c", 0 0, v0xeebdc0_0;  1 drivers
v0xeeda60_0 .var "clk", 0 0;
v0xeedb00_0 .net "d", 0 0, v0xeebf30_0;  1 drivers
v0xeedba0_0 .net "out_dut", 0 0, L_0xeef5d0;  1 drivers
v0xeedc40_0 .net "out_ref", 0 0, L_0xeeec10;  1 drivers
v0xeedce0_0 .var/2u "stats1", 159 0;
v0xeedd80_0 .var/2u "strobe", 0 0;
v0xeede20_0 .net "tb_match", 0 0, L_0xeefba0;  1 drivers
v0xeedee0_0 .net "tb_mismatch", 0 0, L_0xeb78d0;  1 drivers
v0xeee0b0_0 .net "wavedrom_enable", 0 0, v0xeec020_0;  1 drivers
v0xeee150_0 .net "wavedrom_title", 511 0, v0xeec0c0_0;  1 drivers
L_0xeef730 .concat [ 1 0 0 0], L_0xeeec10;
L_0xeef7d0 .concat [ 1 0 0 0], L_0xeeec10;
L_0xeef890 .concat [ 1 0 0 0], L_0xeef5d0;
L_0xeef9f0 .concat [ 1 0 0 0], L_0xeeec10;
L_0xeefba0 .cmp/eeq 1, L_0xeef730, L_0xeefa90;
S_0xec0d80 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xec0bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xec1500 .functor NOT 1, v0xeebdc0_0, C4<0>, C4<0>, C4<0>;
L_0xeb8190 .functor NOT 1, v0xeebd20_0, C4<0>, C4<0>, C4<0>;
L_0xeee360 .functor AND 1, L_0xec1500, L_0xeb8190, C4<1>, C4<1>;
L_0xeee400 .functor NOT 1, v0xeebf30_0, C4<0>, C4<0>, C4<0>;
L_0xeee530 .functor NOT 1, v0xeebc80_0, C4<0>, C4<0>, C4<0>;
L_0xeee630 .functor AND 1, L_0xeee400, L_0xeee530, C4<1>, C4<1>;
L_0xeee710 .functor OR 1, L_0xeee360, L_0xeee630, C4<0>, C4<0>;
L_0xeee7d0 .functor AND 1, v0xeebc80_0, v0xeebdc0_0, C4<1>, C4<1>;
L_0xeee890 .functor AND 1, L_0xeee7d0, v0xeebf30_0, C4<1>, C4<1>;
L_0xeee950 .functor OR 1, L_0xeee710, L_0xeee890, C4<0>, C4<0>;
L_0xeeeac0 .functor AND 1, v0xeebd20_0, v0xeebdc0_0, C4<1>, C4<1>;
L_0xeeeb30 .functor AND 1, L_0xeeeac0, v0xeebf30_0, C4<1>, C4<1>;
L_0xeeec10 .functor OR 1, L_0xeee950, L_0xeeeb30, C4<0>, C4<0>;
v0xeb7b40_0 .net *"_ivl_0", 0 0, L_0xec1500;  1 drivers
v0xeb7be0_0 .net *"_ivl_10", 0 0, L_0xeee630;  1 drivers
v0xeea470_0 .net *"_ivl_12", 0 0, L_0xeee710;  1 drivers
v0xeea530_0 .net *"_ivl_14", 0 0, L_0xeee7d0;  1 drivers
v0xeea610_0 .net *"_ivl_16", 0 0, L_0xeee890;  1 drivers
v0xeea740_0 .net *"_ivl_18", 0 0, L_0xeee950;  1 drivers
v0xeea820_0 .net *"_ivl_2", 0 0, L_0xeb8190;  1 drivers
v0xeea900_0 .net *"_ivl_20", 0 0, L_0xeeeac0;  1 drivers
v0xeea9e0_0 .net *"_ivl_22", 0 0, L_0xeeeb30;  1 drivers
v0xeeaac0_0 .net *"_ivl_4", 0 0, L_0xeee360;  1 drivers
v0xeeaba0_0 .net *"_ivl_6", 0 0, L_0xeee400;  1 drivers
v0xeeac80_0 .net *"_ivl_8", 0 0, L_0xeee530;  1 drivers
v0xeead60_0 .net "a", 0 0, v0xeebc80_0;  alias, 1 drivers
v0xeeae20_0 .net "b", 0 0, v0xeebd20_0;  alias, 1 drivers
v0xeeaee0_0 .net "c", 0 0, v0xeebdc0_0;  alias, 1 drivers
v0xeeafa0_0 .net "d", 0 0, v0xeebf30_0;  alias, 1 drivers
v0xeeb060_0 .net "out", 0 0, L_0xeeec10;  alias, 1 drivers
S_0xeeb1c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xec0bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xeebc80_0 .var "a", 0 0;
v0xeebd20_0 .var "b", 0 0;
v0xeebdc0_0 .var "c", 0 0;
v0xeebe90_0 .net "clk", 0 0, v0xeeda60_0;  1 drivers
v0xeebf30_0 .var "d", 0 0;
v0xeec020_0 .var "wavedrom_enable", 0 0;
v0xeec0c0_0 .var "wavedrom_title", 511 0;
S_0xeeb460 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xeeb1c0;
 .timescale -12 -12;
v0xeeb6c0_0 .var/2s "count", 31 0;
E_0xebb9b0/0 .event negedge, v0xeebe90_0;
E_0xebb9b0/1 .event posedge, v0xeebe90_0;
E_0xebb9b0 .event/or E_0xebb9b0/0, E_0xebb9b0/1;
E_0xebbc00 .event negedge, v0xeebe90_0;
E_0xea69f0 .event posedge, v0xeebe90_0;
S_0xeeb7c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xeeb1c0;
 .timescale -12 -12;
v0xeeb9c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeebaa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xeeb1c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeec220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xec0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xeeed70 .functor AND 1, v0xeebdc0_0, v0xeebd20_0, C4<1>, C4<1>;
L_0xeeede0 .functor AND 1, v0xeebf30_0, v0xeebc80_0, C4<1>, C4<1>;
L_0xeeee70 .functor OR 1, L_0xeeed70, L_0xeeede0, C4<0>, C4<0>;
L_0xeeef80 .functor AND 1, v0xeebc80_0, v0xeebdc0_0, C4<1>, C4<1>;
L_0xeef130 .functor AND 1, L_0xeeef80, v0xeebf30_0, C4<1>, C4<1>;
L_0xeef300 .functor OR 1, L_0xeeee70, L_0xeef130, C4<0>, C4<0>;
L_0xeef450 .functor AND 1, v0xeebd20_0, v0xeebdc0_0, C4<1>, C4<1>;
L_0xeef4c0 .functor AND 1, L_0xeef450, v0xeebf30_0, C4<1>, C4<1>;
L_0xeef5d0 .functor OR 1, L_0xeef300, L_0xeef4c0, C4<0>, C4<0>;
v0xeec510_0 .net *"_ivl_1", 0 0, L_0xeeed70;  1 drivers
v0xeec5d0_0 .net *"_ivl_11", 0 0, L_0xeef300;  1 drivers
v0xeec690_0 .net *"_ivl_13", 0 0, L_0xeef450;  1 drivers
v0xeec760_0 .net *"_ivl_15", 0 0, L_0xeef4c0;  1 drivers
v0xeec820_0 .net *"_ivl_3", 0 0, L_0xeeede0;  1 drivers
v0xeec930_0 .net *"_ivl_5", 0 0, L_0xeeee70;  1 drivers
v0xeec9f0_0 .net *"_ivl_7", 0 0, L_0xeeef80;  1 drivers
v0xeecab0_0 .net *"_ivl_9", 0 0, L_0xeef130;  1 drivers
v0xeecb70_0 .net "a", 0 0, v0xeebc80_0;  alias, 1 drivers
v0xeecc10_0 .net "b", 0 0, v0xeebd20_0;  alias, 1 drivers
v0xeecd00_0 .net "c", 0 0, v0xeebdc0_0;  alias, 1 drivers
v0xeecdf0_0 .net "d", 0 0, v0xeebf30_0;  alias, 1 drivers
v0xeecee0_0 .net "out", 0 0, L_0xeef5d0;  alias, 1 drivers
S_0xeed040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xec0bf0;
 .timescale -12 -12;
E_0xebb750 .event anyedge, v0xeedd80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xeedd80_0;
    %nor/r;
    %assign/vec4 v0xeedd80_0, 0;
    %wait E_0xebb750;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeeb1c0;
T_3 ;
    %fork t_1, S_0xeeb460;
    %jmp t_0;
    .scope S_0xeeb460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeeb6c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeebf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeebdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeebd20_0, 0;
    %assign/vec4 v0xeebc80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xea69f0;
    %load/vec4 v0xeeb6c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xeeb6c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeebf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeebdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeebd20_0, 0;
    %assign/vec4 v0xeebc80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xebbc00;
    %fork TD_tb.stim1.wavedrom_stop, S_0xeebaa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xebb9b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xeebc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeebd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeebdc0_0, 0;
    %assign/vec4 v0xeebf30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xeeb1c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xec0bf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeeda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeedd80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xec0bf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xeeda60_0;
    %inv;
    %store/vec4 v0xeeda60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xec0bf0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeebe90_0, v0xeedee0_0, v0xeed7f0_0, v0xeed890_0, v0xeed930_0, v0xeedb00_0, v0xeedc40_0, v0xeedba0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xec0bf0;
T_7 ;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xec0bf0;
T_8 ;
    %wait E_0xebb9b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeedce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeedce0_0, 4, 32;
    %load/vec4 v0xeede20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeedce0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeedce0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeedce0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xeedc40_0;
    %load/vec4 v0xeedc40_0;
    %load/vec4 v0xeedba0_0;
    %xor;
    %load/vec4 v0xeedc40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeedce0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xeedce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeedce0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/kmap2/iter0/response14/top_module.sv";
