{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525622564417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525622564417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 06 19:02:44 2018 " "Processing started: Sun May 06 19:02:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525622564417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525622564417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525622564417 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1525622565100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-gate_level " "Found design unit 1: xor_gate-gate_level" {  } { { "q/xor.vhd" "" { Text "D:/altera/12.1/test/q/xor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565901 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "q/xor.vhd" "" { Text "D:/altera/12.1/test/q/xor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swap-Behavioral " "Found design unit 1: Swap-Behavioral" {  } { { "q/Swap.vhd" "" { Text "D:/altera/12.1/test/q/Swap.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swap " "Found entity 1: Swap" {  } { { "q/Swap.vhd" "" { Text "D:/altera/12.1/test/q/Swap.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-structural " "Found design unit 1: shift_unit-structural" {  } { { "q/shift_unit.vhd" "" { Text "D:/altera/12.1/test/q/shift_unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565910 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "q/shift_unit.vhd" "" { Text "D:/altera/12.1/test/q/shift_unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/shift_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/shift_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_Nbits-behavioral " "Found design unit 1: shift_Nbits-behavioral" {  } { { "q/shift_Nbits.vhd" "" { Text "D:/altera/12.1/test/q/shift_Nbits.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565913 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_Nbits " "Found entity 1: shift_Nbits" {  } { { "q/shift_Nbits.vhd" "" { Text "D:/altera/12.1/test/q/shift_Nbits.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-behavioral " "Found design unit 1: reg_8bit-behavioral" {  } { { "q/reg_8bit.vhd" "" { Text "D:/altera/12.1/test/q/reg_8bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565918 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "q/reg_8bit.vhd" "" { Text "D:/altera/12.1/test/q/reg_8bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/output_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/output_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Selector-structural " "Found design unit 1: Output_Selector-structural" {  } { { "q/Output_Selector.vhd" "" { Text "D:/altera/12.1/test/q/Output_Selector.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Selector " "Found entity 1: Output_Selector" {  } { { "q/Output_Selector.vhd" "" { Text "D:/altera/12.1/test/q/Output_Selector.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/n_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/n_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_dff-strutural " "Found design unit 1: N_dff-strutural" {  } { { "q/N_dff.vhd" "" { Text "D:/altera/12.1/test/q/N_dff.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565927 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_dff " "Found entity 1: N_dff" {  } { { "q/N_dff.vhd" "" { Text "D:/altera/12.1/test/q/N_dff.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/mux_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/mux_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Nbits-Behavioral " "Found design unit 1: MUX_Nbits-Behavioral" {  } { { "q/MUX_Nbits.vhd" "" { Text "D:/altera/12.1/test/q/MUX_Nbits.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565932 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Nbits " "Found entity 1: MUX_Nbits" {  } { { "q/MUX_Nbits.vhd" "" { Text "D:/altera/12.1/test/q/MUX_Nbits.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/mul_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/mul_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_FPU-gate_level " "Found design unit 1: MUL_FPU-gate_level" {  } { { "q/MUL_FPU.vhd" "" { Text "D:/altera/12.1/test/q/MUL_FPU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565937 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_FPU " "Found entity 1: MUL_FPU" {  } { { "q/MUL_FPU.vhd" "" { Text "D:/altera/12.1/test/q/MUL_FPU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL-gate_level " "Found design unit 1: MUL-gate_level" {  } { { "q/MUL.vhd" "" { Text "D:/altera/12.1/test/q/MUL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565941 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "q/MUL.vhd" "" { Text "D:/altera/12.1/test/q/MUL.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/max_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/max_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX_MIN-gate_level " "Found design unit 1: MAX_MIN-gate_level" {  } { { "q/MAX_MIN.vhd" "" { Text "D:/altera/12.1/test/q/MAX_MIN.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565947 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX_MIN " "Found entity 1: MAX_MIN" {  } { { "q/MAX_MIN.vhd" "" { Text "D:/altera/12.1/test/q/MAX_MIN.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-behavioral " "Found design unit 1: MAC-behavioral" {  } { { "q/MAC.vhd" "" { Text "D:/altera/12.1/test/q/MAC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565951 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "q/MAC.vhd" "" { Text "D:/altera/12.1/test/q/MAC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/leadingzeroes_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/leadingzeroes_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeadingZeroes_counter-Behavioral " "Found design unit 1: LeadingZeroes_counter-Behavioral" {  } { { "q/LeadingZeroes_counter.vhd" "" { Text "D:/altera/12.1/test/q/LeadingZeroes_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565955 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeroes_counter " "Found entity 1: LeadingZeroes_counter" {  } { { "q/LeadingZeroes_counter.vhd" "" { Text "D:/altera/12.1/test/q/LeadingZeroes_counter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gate_level " "Found design unit 1: full_adder-gate_level" {  } { { "q/full_adder.vhd" "" { Text "D:/altera/12.1/test/q/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565960 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "q/full_adder.vhd" "" { Text "D:/altera/12.1/test/q/full_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_Unit-gate_level " "Found design unit 1: FPU_Unit-gate_level" {  } { { "q/FPU_Unit.vhd" "" { Text "D:/altera/12.1/test/q/FPU_Unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565964 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_Unit " "Found entity 1: FPU_Unit" {  } { { "q/FPU_Unit.vhd" "" { Text "D:/altera/12.1/test/q/FPU_Unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpu_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpu_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_selector-gate_level " "Found design unit 1: FPU_selector-gate_level" {  } { { "q/FPU_selector.vhd" "" { Text "D:/altera/12.1/test/q/FPU_selector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565968 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_selector " "Found entity 1: FPU_selector" {  } { { "q/FPU_selector.vhd" "" { Text "D:/altera/12.1/test/q/FPU_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_test-structural " "Found design unit 1: FPGA_test-structural" {  } { { "q/FPGA_test.vhd" "" { Text "D:/altera/12.1/test/q/FPGA_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565972 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_test " "Found entity 1: FPGA_test" {  } { { "q/FPGA_test.vhd" "" { Text "D:/altera/12.1/test/q/FPGA_test.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpga_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpga_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_design-structural " "Found design unit 1: FPGA_design-structural" {  } { { "q/FPGA_design.vhd" "" { Text "D:/altera/12.1/test/q/FPGA_design.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565976 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_design " "Found entity 1: FPGA_design" {  } { { "q/FPGA_design.vhd" "" { Text "D:/altera/12.1/test/q/FPGA_design.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/floatinpointnormlizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/floatinpointnormlizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatinPointNormlizer-gate_level " "Found design unit 1: FloatinPointNormlizer-gate_level" {  } { { "q/FloatinPointNormlizer.vhd" "" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565980 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatinPointNormlizer " "Found entity 1: FloatinPointNormlizer" {  } { { "q/FloatinPointNormlizer.vhd" "" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/dff_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/dff_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_1bit-behavioral " "Found design unit 1: dff_1bit-behavioral" {  } { { "q/dff_1bit.vhd" "" { Text "D:/altera/12.1/test/q/dff_1bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565984 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_1bit " "Found entity 1: dff_1bit" {  } { { "q/dff_1bit.vhd" "" { Text "D:/altera/12.1/test/q/dff_1bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/arithmetic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/arithmetic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Unit-gate_level " "Found design unit 1: Arithmetic_Unit-gate_level" {  } { { "q/Arithmetic_Unit.vhd" "" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "q/Arithmetic_Unit.vhd" "" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/arithmetic_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/arithmetic_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_selector-gate_level " "Found design unit 1: Arithmetic_selector-gate_level" {  } { { "q/Arithmetic_selector.vhd" "" { Text "D:/altera/12.1/test/q/Arithmetic_selector.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565993 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_selector " "Found entity 1: Arithmetic_selector" {  } { { "q/Arithmetic_selector.vhd" "" { Text "D:/altera/12.1/test/q/Arithmetic_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "q/ALU.vhd" "" { Text "D:/altera/12.1/test/q/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622565997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "q/ALU.vhd" "" { Text "D:/altera/12.1/test/q/ALU.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622565997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622565997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/add_sub_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/add_sub_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB_FPU-gate_level " "Found design unit 1: ADD_SUB_FPU-gate_level" {  } { { "q/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622566001 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_FPU " "Found entity 1: ADD_SUB_FPU" {  } { { "q/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622566001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622566001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB-gate_level " "Found design unit 1: ADD_SUB-gate_level" {  } { { "q/ADD_SUB.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622566005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB " "Found entity 1: ADD_SUB" {  } { { "q/ADD_SUB.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622566005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622566005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-gate_level " "Found design unit 1: ADD-gate_level" {  } { { "q/ADD.vhd" "" { Text "D:/altera/12.1/test/q/ADD.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622566009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "q/ADD.vhd" "" { Text "D:/altera/12.1/test/q/ADD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622566009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622566009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/7-segment_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/7-segment_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7_segment-rtl " "Found design unit 1: display_7_segment-rtl" {  } { { "q/7-Segment_8_bit.vhd" "" { Text "D:/altera/12.1/test/q/7-Segment_8_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525622566013 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7_segment " "Found entity 1: display_7_segment" {  } { { "q/7-Segment_8_bit.vhd" "" { Text "D:/altera/12.1/test/q/7-Segment_8_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622566013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622566013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_test " "Elaborating entity \"FPGA_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1525622566114 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATUS FPGA_test.vhd(29) " "VHDL Signal Declaration warning at FPGA_test.vhd(29): used implicit default value for signal \"STATUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "q/FPGA_test.vhd" "" { Text "D:/altera/12.1/test/q/FPGA_test.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1525622566122 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATUS_from_ALU FPGA_test.vhd(66) " "Verilog HDL or VHDL warning at FPGA_test.vhd(66): object \"STATUS_from_ALU\" assigned a value but never read" {  } { { "q/FPGA_test.vhd" "" { Text "D:/altera/12.1/test/q/FPGA_test.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525622566122 "|FPGA_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_dff N_dff:reg1 " "Elaborating entity \"N_dff\" for hierarchy \"N_dff:reg1\"" {  } { { "q/FPGA_test.vhd" "reg1" { Text "D:/altera/12.1/test/q/FPGA_test.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_1bit N_dff:reg1\|dff_1bit:\\N_dffs:0:stage_i " "Elaborating entity \"dff_1bit\" for hierarchy \"N_dff:reg1\|dff_1bit:\\N_dffs:0:stage_i\"" {  } { { "q/N_dff.vhd" "\\N_dffs:0:stage_i" { Text "D:/altera/12.1/test/q/N_dff.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_op " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_op\"" {  } { { "q/FPGA_test.vhd" "ALU_op" { Text "D:/altera/12.1/test/q/FPGA_test.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Unit ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit " "Elaborating entity \"Arithmetic_Unit\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\"" {  } { { "q/ALU.vhd" "ArithmeticUnit" { Text "D:/altera/12.1/test/q/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry Arithmetic_Unit.vhd(107) " "Verilog HDL or VHDL warning at Arithmetic_Unit.vhd(107): object \"carry\" assigned a value but never read" {  } { { "q/Arithmetic_Unit.vhd" "" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525622566233 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\"" {  } { { "q/Arithmetic_Unit.vhd" "mul_component" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A\"" {  } { { "q/Arithmetic_Unit.vhd" "mux_bits_A" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\"" {  } { { "q/Arithmetic_Unit.vhd" "add_sub_component" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i " "Elaborating entity \"xor_gate\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i\"" {  } { { "q/ADD_SUB.vhd" "\\stage_0:0:stage_i" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i\"" {  } { { "q/ADD.vhd" "\\Array_Of_full_adders:0:stage_i" { Text "D:/altera/12.1/test/q/ADD.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component " "Elaborating entity \"MAC\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component\"" {  } { { "q/Arithmetic_Unit.vhd" "mac_component" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX_MIN ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component " "Elaborating entity \"MAX_MIN\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\"" {  } { { "q/Arithmetic_Unit.vhd" "max_min_component" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry MAX_MIN.vhd(45) " "Verilog HDL or VHDL warning at MAX_MIN.vhd(45): object \"carry\" assigned a value but never read" {  } { { "q/MAX_MIN.vhd" "" { Text "D:/altera/12.1/test/q/MAX_MIN.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525622566463 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B MAX_MIN.vhd(64) " "VHDL Process Statement warning at MAX_MIN.vhd(64): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "q/MAX_MIN.vhd" "" { Text "D:/altera/12.1/test/q/MAX_MIN.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525622566463 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A MAX_MIN.vhd(66) " "VHDL Process Statement warning at MAX_MIN.vhd(66): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "q/MAX_MIN.vhd" "" { Text "D:/altera/12.1/test/q/MAX_MIN.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525622566463 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\"" {  } { { "q/MAX_MIN.vhd" "stage_0" { Text "D:/altera/12.1/test/q/MAX_MIN.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_selector ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component " "Elaborating entity \"Arithmetic_selector\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component\"" {  } { { "q/Arithmetic_Unit.vhd" "arithmetic_selector_component" { Text "D:/altera/12.1/test/q/Arithmetic_Unit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Arithmetic_selector.vhd(37) " "VHDL Process Statement warning at Arithmetic_selector.vhd(37): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "q/Arithmetic_selector.vhd" "" { Text "D:/altera/12.1/test/q/Arithmetic_selector.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525622566539 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|Arithmetic_selector:arithmetic_selector_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatinPointNormlizer ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert " "Elaborating entity \"FloatinPointNormlizer\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\"" {  } { { "q/ALU.vhd" "FloatinPointConvert" { Text "D:/altera/12.1/test/q/ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566541 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias FloatinPointNormlizer.vhd(64) " "VHDL Signal Declaration warning at FloatinPointNormlizer.vhd(64): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "q/FloatinPointNormlizer.vhd" "" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525622566544 "|FPGA_test|ALU:ALU_op|FloatinPointNormlizer:FloatinPointConvert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroes_counter ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|LeadingZeroes_counter:stage_1 " "Elaborating entity \"LeadingZeroes_counter\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|LeadingZeroes_counter:stage_1\"" {  } { { "q/FloatinPointNormlizer.vhd" "stage_1" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_3 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_3\"" {  } { { "q/FloatinPointNormlizer.vhd" "stage_3" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_3\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_3\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5\"" {  } { { "q/FloatinPointNormlizer.vhd" "stage_5" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0\"" {  } { { "q/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/test/q/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11\"" {  } { { "q/FloatinPointNormlizer.vhd" "stage_11" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7\"" {  } { { "q/FloatinPointNormlizer.vhd" "stage_7" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0\"" {  } { { "q/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/test/q/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622566898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9\"" {  } { { "q/FloatinPointNormlizer.vhd" "stage_9" { Text "D:/altera/12.1/test/q/FloatinPointNormlizer.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatinPointNormlizer:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_Unit ALU:ALU_op\|FPU_Unit:FPUUnit " "Elaborating entity \"FPU_Unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\"" {  } { { "q/ALU.vhd" "FPUUnit" { Text "D:/altera/12.1/test/q/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component " "Elaborating entity \"MUL_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\"" {  } { { "q/FPU_Unit.vhd" "mul_component" { Text "D:/altera/12.1/test/q/FPU_Unit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567282 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias MUL_FPU.vhd(65) " "VHDL Signal Declaration warning at MUL_FPU.vhd(65): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "q/MUL_FPU.vhd" "" { Text "D:/altera/12.1/test/q/MUL_FPU.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525622567285 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|MUL_FPU:mul_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0 " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\"" {  } { { "q/MUL_FPU.vhd" "stage_0" { Text "D:/altera/12.1/test/q/MUL_FPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeroes_counter ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeroes_counter:stage_1 " "Elaborating entity \"LeadingZeroes_counter\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeroes_counter:stage_1\"" {  } { { "q/MUL_FPU.vhd" "stage_1" { Text "D:/altera/12.1/test/q/MUL_FPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\"" {  } { { "q/MUL_FPU.vhd" "stage_2" { Text "D:/altera/12.1/test/q/MUL_FPU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component " "Elaborating entity \"ADD_SUB_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\"" {  } { { "q/FPU_Unit.vhd" "add_component" { Text "D:/altera/12.1/test/q/FPU_Unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryFractions ADD_SUB_FPU.vhd(99) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(99): object \"carryFractions\" assigned a value but never read" {  } { { "q/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525622567435 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 ADD_SUB_FPU.vhd(100) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(100): object \"temp2\" assigned a value but never read" {  } { { "q/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525622567435 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADD_SUB_FPU.vhd(101) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(101): object \"temp\" assigned a value but never read" {  } { { "q/ADD_SUB_FPU.vhd" "" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525622567436 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1 " "Elaborating entity \"Swap\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1\"" {  } { { "q/ADD_SUB_FPU.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\"" {  } { { "q/ADD_SUB_FPU.vhd" "stage_2" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0\"" {  } { { "q/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/test/q/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\"" {  } { { "q/ADD_SUB_FPU.vhd" "stage_3" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1\"" {  } { { "q/ADD_SUB.vhd" "stage_1" { Text "D:/altera/12.1/test/q/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7 " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7\"" {  } { { "q/ADD_SUB_FPU.vhd" "stage_7" { Text "D:/altera/12.1/test/q/ADD_SUB_FPU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_selector ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector " "Elaborating entity \"FPU_selector\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector\"" {  } { { "q/FPU_Unit.vhd" "selector" { Text "D:/altera/12.1/test/q/FPU_Unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567969 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPP FPU_selector.vhd(33) " "VHDL Process Statement warning at FPU_selector.vhd(33): signal \"OPP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "q/FPU_selector.vhd" "" { Text "D:/altera/12.1/test/q/FPU_selector.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525622567972 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|FPU_selector:selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_SUB_result FPU_selector.vhd(35) " "VHDL Process Statement warning at FPU_selector.vhd(35): signal \"ADD_SUB_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "q/FPU_selector.vhd" "" { Text "D:/altera/12.1/test/q/FPU_selector.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525622567972 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|FPU_selector:selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MUL_result FPU_selector.vhd(38) " "VHDL Process Statement warning at FPU_selector.vhd(38): signal \"MUL_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "q/FPU_selector.vhd" "" { Text "D:/altera/12.1/test/q/FPU_selector.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525622567972 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|FPU_selector:selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|shift_unit:ShiftUnit " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\"" {  } { { "q/ALU.vhd" "ShiftUnit" { Text "D:/altera/12.1/test/q/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0\"" {  } { { "q/shift_unit.vhd" "shift_loop_bit0" { Text "D:/altera/12.1/test/q/shift_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622567982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Selector ALU:ALU_op\|Output_Selector:OutputSelector " "Elaborating entity \"Output_Selector\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\"" {  } { { "q/ALU.vhd" "OutputSelector" { Text "D:/altera/12.1/test/q/ALU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622568090 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroes Output_Selector.vhd(52) " "VHDL Signal Declaration warning at Output_Selector.vhd(52): used explicit default value for signal \"zeroes\" because signal was never assigned a value" {  } { { "q/Output_Selector.vhd" "" { Text "D:/altera/12.1/test/q/Output_Selector.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525622568092 "|FPGA_test|ALU:ALU_op|Output_Selector:OutputSelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_LO_prepare " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_LO_prepare\"" {  } { { "q/Output_Selector.vhd" "MUX_LO_prepare" { Text "D:/altera/12.1/test/q/Output_Selector.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622568097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG\"" {  } { { "q/Output_Selector.vhd" "MUX_FLAG" { Text "D:/altera/12.1/test/q/Output_Selector.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525622568105 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0\"" {  } { { "q/MUL.vhd" "Mult0" { Text "D:/altera/12.1/test/q/MUL.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525622577893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0\"" {  } { { "q/MUL.vhd" "Mult0" { Text "D:/altera/12.1/test/q/MUL.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525622577893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1525622577893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\"" {  } { { "q/MUL.vhd" "" { Text "D:/altera/12.1/test/q/MUL.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525622578047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578047 ""}  } { { "q/MUL.vhd" "" { Text "D:/altera/12.1/test/q/MUL.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525622578047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "D:/altera/12.1/test/db/mult_h1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622578155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622578155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\"" {  } { { "q/MUL.vhd" "" { Text "D:/altera/12.1/test/q/MUL.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525622578176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525622578176 ""}  } { { "q/MUL.vhd" "" { Text "D:/altera/12.1/test/q/MUL.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525622578176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "D:/altera/12.1/test/db/mult_i1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525622578275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525622578275 ""}
