<module name="CM_CORE_AON__OCP_SOCKET" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REVISION_CM_CORE_AON" acronym="REVISION_CM_CORE_AON" offset="0x0" width="32" description="This register contains the IP revision code for the CM_CORE_AON part of the PRCM">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="CM_CM_CORE_AON_PROFILING_CLKCTRL" acronym="CM_CM_CORE_AON_PROFILING_CLKCTRL" offset="0x40" width="32" description="This register manages the CM_CORE_AON_PROFILING clock. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. OCP configuration port is not accessible."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW along with CM_CORE_AON and EMU domain. OCP configuration port is accessible only when EMU domain is on."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CORE_AON_DEBUG_OUT" acronym="CM_CORE_AON_DEBUG_OUT" offset="0xEC" width="32" description="This register is used to monitor the CM_COREAON's 32 bit HEDEBUG BUS [warm reset insensitive]">
    <bitfield id="OUTPUT" width="32" begin="31" end="0" resetval="0x0" description="HW DEBUG OUTPUT" range="" rwaccess="R"/>
  </register>
  <register id="CM_CORE_AON_DEBUG_CFG0" acronym="CM_CORE_AON_DEBUG_CFG0" offset="0xF0" width="32" description="This register is used to configure the CM_CORE_AON's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL0" width="10" begin="9" end="0" resetval="0x0" description="Internal signal block select for debug word byte-0" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_AON_DEBUG_CFG1" acronym="CM_CORE_AON_DEBUG_CFG1" offset="0xF4" width="32" description="This register is used to configure the CM_CORE_AON's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL1" width="10" begin="9" end="0" resetval="0x0" description="Internal signal block select for debug word byte-1" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_AON_DEBUG_CFG2" acronym="CM_CORE_AON_DEBUG_CFG2" offset="0xF8" width="32" description="This register is used to configure the CM_CORE_AON's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL2" width="10" begin="9" end="0" resetval="0x0" description="Internal signal block select for debug word byte-2" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CORE_AON_DEBUG_CFG3" acronym="CM_CORE_AON_DEBUG_CFG3" offset="0xFC" width="32" description="This register is used to configure the CM_CORE_AON's 32-bit debug output. There is one 7-bit source select field for selecting from a shared set of 8-bit internal signal blocks per byte. The signals included in each block are specified in the PRCM integration specification. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL3" width="10" begin="9" end="0" resetval="0x0" description="Internal signal block select for debug word byte-3" range="" rwaccess="RW"/>
  </register>
</module>
