Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 23:50:12 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.761        0.000                      0                  272        0.116        0.000                      0                  272        3.020        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.761        0.000                      0                  270        0.116        0.000                      0                  270        3.020        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.334        0.000                      0                    2        0.754        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.193ns (32.564%)  route 2.471ns (67.436%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.462     7.336    Simon_DUT/INST_SHORT_LFSR/temp_reg_reg[47]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.326     7.662 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[47]_i_1/O
                         net (fo=70, routed)          0.620     8.282    Simon_DUT/INST_LEFT_KEY_REG/KEY_REG_CE
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.406 r  Simon_DUT/INST_LEFT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[27]_srl2_CE_cooolgate_en_gate_2/O
                         net (fo=3, routed)           0.676     9.082    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2_CE_cooolgate_en_sig_2
    SLICE_X38Y32         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570    12.962    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y32         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CLK
                         clock pessimism              0.428    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X38Y32         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512    12.843    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.193ns (32.564%)  route 2.471ns (67.436%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.462     7.336    Simon_DUT/INST_SHORT_LFSR/temp_reg_reg[47]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.326     7.662 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[47]_i_1/O
                         net (fo=70, routed)          0.620     8.282    Simon_DUT/INST_LEFT_KEY_REG/KEY_REG_CE
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.406 r  Simon_DUT/INST_LEFT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[27]_srl2_CE_cooolgate_en_gate_2/O
                         net (fo=3, routed)           0.676     9.082    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2_CE_cooolgate_en_sig_2
    SLICE_X38Y32         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570    12.962    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y32         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CLK
                         clock pessimism              0.428    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X38Y32         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512    12.843    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.193ns (32.564%)  route 2.471ns (67.436%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.462     7.336    Simon_DUT/INST_SHORT_LFSR/temp_reg_reg[47]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.326     7.662 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[47]_i_1/O
                         net (fo=70, routed)          0.620     8.282    Simon_DUT/INST_LEFT_KEY_REG/KEY_REG_CE
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.406 r  Simon_DUT/INST_LEFT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[27]_srl2_CE_cooolgate_en_gate_2/O
                         net (fo=3, routed)           0.676     9.082    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2_CE_cooolgate_en_sig_2
    SLICE_X38Y32         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.570    12.962    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y32         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CLK
                         clock pessimism              0.428    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X38Y32         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512    12.843    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.219ns (33.522%)  route 2.417ns (66.478%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.509     7.383    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/lfsr_internal_reg[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.709 f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.671     8.380    Simon_DUT/INST_SHORT_LFSR/pwropt
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.150     8.530 r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_gate_5/O
                         net (fo=5, routed)           0.525     9.055    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_3
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    12.965    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.453    13.418    
                         clock uncertainty           -0.035    13.383    
    SLICE_X36Y36         FDSE (Setup_fdse_C_CE)      -0.413    12.970    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.219ns (33.522%)  route 2.417ns (66.478%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.509     7.383    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/lfsr_internal_reg[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.709 f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.671     8.380    Simon_DUT/INST_SHORT_LFSR/pwropt
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.150     8.530 r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_gate_5/O
                         net (fo=5, routed)           0.525     9.055    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_3
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    12.965    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.453    13.418    
                         clock uncertainty           -0.035    13.383    
    SLICE_X36Y36         FDSE (Setup_fdse_C_CE)      -0.413    12.970    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.219ns (33.522%)  route 2.417ns (66.478%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.509     7.383    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/lfsr_internal_reg[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.709 f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.671     8.380    Simon_DUT/INST_SHORT_LFSR/pwropt
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.150     8.530 r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_gate_5/O
                         net (fo=5, routed)           0.525     9.055    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_3
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    12.965    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.453    13.418    
                         clock uncertainty           -0.035    13.383    
    SLICE_X36Y36         FDSE (Setup_fdse_C_CE)      -0.413    12.970    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.219ns (33.522%)  route 2.417ns (66.478%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.509     7.383    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/lfsr_internal_reg[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.709 f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.671     8.380    Simon_DUT/INST_SHORT_LFSR/pwropt
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.150     8.530 r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_gate_5/O
                         net (fo=5, routed)           0.525     9.055    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_3
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    12.965    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.453    13.418    
                         clock uncertainty           -0.035    13.383    
    SLICE_X36Y36         FDSE (Setup_fdse_C_CE)      -0.413    12.970    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.219ns (33.522%)  route 2.417ns (66.478%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.509     7.383    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/lfsr_internal_reg[3]
    SLICE_X37Y36         LUT6 (Prop_lut6_I3_O)        0.326     7.709 f  Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.671     8.380    Simon_DUT/INST_SHORT_LFSR/pwropt
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.150     8.530 r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_gate_5/O
                         net (fo=5, routed)           0.525     9.055    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_3
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    12.965    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.453    13.418    
                         clock uncertainty           -0.035    13.383    
    SLICE_X36Y36         FDSE (Setup_fdse_C_CE)      -0.413    12.970    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.070ns (31.560%)  route 2.320ns (68.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.753     5.421    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.419     5.840 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=5, routed)           1.024     6.864    Simon_DUT/INST_LEFT_KEY_REG/Q[1]
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.325     7.189 r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[44]_srl2_i_2/O
                         net (fo=3, routed)           0.760     7.949    Simon_DUT/INST_RIGHT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.275 r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[28]_srl2_i_1/O
                         net (fo=1, routed)           0.537     8.812    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[4]_1
    SLICE_X38Y35         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.573    12.965    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y35         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/CLK
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X38Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    13.274    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.069ns (36.694%)  route 1.844ns (63.306%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.750     5.418    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.419     5.837 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/Q
                         net (fo=4, routed)           0.713     6.550    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_0[0]
    SLICE_X36Y36         LUT5 (Prop_lut5_I3_O)        0.324     6.874 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_2/O
                         net (fo=5, routed)           0.462     7.336    Simon_DUT/INST_SHORT_LFSR/temp_reg_reg[47]
    SLICE_X36Y36         LUT3 (Prop_lut3_I0_O)        0.326     7.662 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[47]_i_1/O
                         net (fo=70, routed)          0.669     8.332    Simon_DUT/INST_LEFT_KEY_REG/KEY_REG_CE
    SLICE_X38Y34         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.572    12.964    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y34         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2/CLK
                         clock pessimism              0.428    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X38Y34         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.840    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  4.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_IS_REG/temp_reg_reg[30]/Q
                         net (fo=2, routed)           0.064     1.707    Simon_DUT/INST_IS_REG/IS_right_reg_out[6]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  Simon_DUT/INST_IS_REG/temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    Simon_DUT/INST_IS_REG/p_0_in[6]
    SLICE_X42Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     2.017    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[6]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121     1.636    Simon_DUT/INST_IS_REG/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_IS_REG/temp_reg_reg[12]/Q
                         net (fo=4, routed)           0.079     1.722    Simon_DUT/INST_IS_REG/IS_left_reg_out[12]
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     2.016    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[36]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.075     1.577    Simon_DUT/INST_IS_REG/temp_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/Q
                         net (fo=4, routed)           0.082     1.725    Simon_DUT/INST_IS_REG/IS_left_reg_out[8]
    SLICE_X40Y36         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     2.017    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[32]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.071     1.573    Simon_DUT/INST_IS_REG/temp_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.501    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Simon_DUT/INST_IS_REG/temp_reg_reg[19]/Q
                         net (fo=4, routed)           0.089     1.730    Simon_DUT/INST_IS_REG/IS_left_reg_out[19]
    SLICE_X40Y33         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.856     2.015    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[43]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.075     1.576    Simon_DUT/INST_IS_REG/temp_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/Q
                         net (fo=4, routed)           0.062     1.728    Simon_DUT/INST_IS_REG/IS_left_reg_out[15]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  Simon_DUT/INST_IS_REG/temp_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.773    Simon_DUT/INST_IS_REG/p_0_in[16]
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     2.016    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092     1.607    Simon_DUT/INST_IS_REG/temp_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.072%)  route 0.102ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/Q
                         net (fo=4, routed)           0.102     1.745    Simon_DUT/INST_IS_REG/IS_left_reg_out[3]
    SLICE_X40Y36         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     2.017    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[27]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.075     1.577    Simon_DUT/INST_IS_REG/temp_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Simon_DUT/INST_IS_REG/temp_reg_reg[10]/Q
                         net (fo=4, routed)           0.068     1.734    Simon_DUT/INST_IS_REG/IS_left_reg_out[10]
    SLICE_X42Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     2.017    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[34]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.060     1.562    Simon_DUT/INST_IS_REG/temp_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.582%)  route 0.122ns (46.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_IS_REG/temp_reg_reg[13]/Q
                         net (fo=4, routed)           0.122     1.765    Simon_DUT/INST_IS_REG/IS_left_reg_out[13]
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     2.016    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[37]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.071     1.587    Simon_DUT/INST_IS_REG/temp_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.502    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y34         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Simon_DUT/INST_IS_REG/temp_reg_reg[21]/Q
                         net (fo=4, routed)           0.125     1.767    Simon_DUT/INST_IS_REG/IS_left_reg_out[21]
    SLICE_X40Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     2.017    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[45]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.071     1.588    Simon_DUT/INST_IS_REG/temp_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.994%)  route 0.159ns (53.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.588     1.500    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_IS_REG/temp_reg_reg[7]/Q
                         net (fo=4, routed)           0.159     1.800    Simon_DUT/INST_IS_REG/IS_left_reg_out[7]
    SLICE_X40Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.858     2.017    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[31]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.075     1.612    Simon_DUT/INST_IS_REG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y37    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y37    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y36    Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y36    Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X37Y36    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X37Y36    Simon_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y33    Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y35    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y35    Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[36]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[37]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[38]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[39]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[40]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[41]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y34    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[42]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y33    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[24]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y33    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[25]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y33    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[26]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y32    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[29]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[30]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[31]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[33]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y35    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[34]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y32    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[35]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y32    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[43]_srl2/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.642ns (29.180%)  route 1.558ns (70.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.753     5.421    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.977     6.917    INST_CNT/current_state[0]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.041 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.581     7.621    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y37         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.575    12.967    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.956    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.642ns (29.180%)  route 1.558ns (70.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.753     5.421    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.977     6.917    INST_CNT/current_state[0]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.041 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.581     7.621    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y37         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.575    12.967    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X40Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.956    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  5.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.305     1.949    INST_CNT/current_state[2]
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.994 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.184     2.178    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y37         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.305     1.949    INST_CNT/current_state[2]
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.994 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.184     2.178    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y37         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X40Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.754    





