Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 23 15:50:25 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file d_automataThreeBit_timing_summary_routed.rpt -pb d_automataThreeBit_timing_summary_routed.pb -rpx d_automataThreeBit_timing_summary_routed.rpx -warn_on_violation
| Design       : d_automataThreeBit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_IN (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/clk_bit_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   37          inf        0.000                      0                   37           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.130ns (51.718%)  route 3.856ns (48.282%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U3/Q_reg/Q
                         net (fo=9, routed)           0.846     1.302    U6/dQ1
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.124     1.426 r  U6/hex_Out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.010     4.436    hex_Out_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.986 r  hex_Out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.986    hex_Out[4]
    K13                                                               r  hex_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 4.390ns (56.815%)  route 3.337ns (43.185%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U3/Q_reg/Q
                         net (fo=9, routed)           0.852     1.308    U6/dQ1
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.154     1.462 r  U6/hex_Out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.485     3.947    hex_Out_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.780     7.727 r  hex_Out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.727    hex_Out[7]
    T10                                                               r  hex_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 4.211ns (54.753%)  route 3.480ns (45.247%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U2/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U2/Q_reg/Q
                         net (fo=10, routed)          0.866     1.285    U2/dQ0
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.299     1.584 r  U2/hex_Out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.613     4.198    hex_Out_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.691 r  hex_Out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.691    hex_Out[5]
    K16                                                               r  hex_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.491ns (58.571%)  route 3.177ns (41.429%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U2/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/Q_reg/Q
                         net (fo=10, routed)          0.869     1.288    U6/dQ0
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.327     1.615 r  U6/hex_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.308     3.923    hex_Out_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.745     7.668 r  hex_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.668    hex_Out[1]
    L18                                                               r  hex_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 4.369ns (57.869%)  route 3.181ns (42.131%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U3/Q_reg/Q
                         net (fo=9, routed)           0.846     1.302    U6/dQ1
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.150     1.452 r  U6/hex_Out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.335     3.787    hex_Out_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.763     7.551 r  hex_Out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.551    hex_Out[6]
    R10                                                               r  hex_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 4.279ns (60.524%)  route 2.791ns (39.476%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U2/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/Q_reg/Q
                         net (fo=10, routed)          0.869     1.288    U6/dQ0
    SLICE_X0Y74          LUT3 (Prop_lut3_I1_O)        0.299     1.587 r  U6/hex_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.922     3.509    hex_Out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.069 r  hex_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.069    hex_Out[2]
    T11                                                               r  hex_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.114ns (61.750%)  route 2.548ns (38.250%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U3/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U3/Q_reg/Q
                         net (fo=9, routed)           0.852     1.308    U6/dQ1
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.124     1.432 r  U6/hex_Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.697     3.128    hex_Out_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.662 r  hex_Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.662    hex_Out[3]
    P15                                                               r  hex_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 2.264ns (45.899%)  route 2.669ns (54.101%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[14]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.806     1.262    U1/clk_cnt_reg[14]
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.124     1.386 f  U1/clk_bit_i_5/O
                         net (fo=1, routed)           0.806     2.193    U1/clk_bit_i_5_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.047     3.364    U1/load
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  U1/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.488    U1/clk_cnt[0]_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.020 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.020    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.485    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.599    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.933 r  U1/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.933    U1/clk_cnt_reg[24]_i_1_n_6
    SLICE_X1Y76          FDRE                                         r  U1/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.822ns  (logic 2.153ns (44.654%)  route 2.669ns (55.346%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[14]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.806     1.262    U1/clk_cnt_reg[14]
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.124     1.386 f  U1/clk_bit_i_5/O
                         net (fo=1, routed)           0.806     2.193    U1/clk_bit_i_5_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.047     3.364    U1/load
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  U1/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.488    U1/clk_cnt[0]_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.020 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.020    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.485    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.599    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.822 r  U1/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.822    U1/clk_cnt_reg[24]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  U1/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 2.150ns (44.619%)  route 2.669ns (55.381%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[14]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1/clk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.806     1.262    U1/clk_cnt_reg[14]
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.124     1.386 f  U1/clk_bit_i_5/O
                         net (fo=1, routed)           0.806     2.193    U1/clk_bit_i_5_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.124     2.317 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.047     3.364    U1/load
    SLICE_X1Y70          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  U1/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.488    U1/clk_cnt[0]_i_6_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.020 r  U1/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.020    U1/clk_cnt_reg[0]_i_1_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.485    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  U1/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.819    U1/clk_cnt_reg[20]_i_1_n_6
    SLICE_X1Y75          FDRE                                         r  U1/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.227ns (65.462%)  route 0.120ns (34.538%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U2/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U2/Q_reg/Q
                         net (fo=10, routed)          0.120     0.248    U4/dQ0
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.099     0.347 r  U4/Q_i_1/O
                         net (fo=1, routed)           0.000     0.347    U4/logikaD2
    SLICE_X0Y73          FDRE                                         r  U4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.227ns (65.274%)  route 0.121ns (34.726%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  U2/Q_reg/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U2/Q_reg/Q
                         net (fo=10, routed)          0.121     0.249    U3/dQ0
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.099     0.348 r  U3/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.348    U3/logikaD1
    SLICE_X0Y73          FDRE                                         r  U3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  U1/clk_bit_reg/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_bit_reg/Q
                         net (fo=4, routed)           0.185     0.326    U1/clk_bit
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  U1/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     0.371    U1/clk_bit_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  U1/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[11]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    U1/clk_cnt_reg[11]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  U1/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.355    U1/clk_cnt[8]_i_2_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  U1/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    U1/clk_cnt_reg[8]_i_1_n_4
    SLICE_X1Y72          FDRE                                         r  U1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[3]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    U1/clk_cnt_reg[3]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.355    U1/clk_cnt[0]_i_3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  U1/clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    U1/clk_cnt_reg[0]_i_1_n_4
    SLICE_X1Y70          FDRE                                         r  U1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[15]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.170     0.311    U1/clk_cnt_reg[15]
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  U1/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.356    U1/clk_cnt[12]_i_2_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  U1/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    U1/clk_cnt_reg[12]_i_1_n_4
    SLICE_X1Y73          FDRE                                         r  U1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.170     0.311    U1/clk_cnt_reg[19]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  U1/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.356    U1/clk_cnt[16]_i_2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  U1/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    U1/clk_cnt_reg[16]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  U1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[23]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     0.311    U1/clk_cnt_reg[23]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  U1/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.356    U1/clk_cnt[20]_i_2_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  U1/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    U1/clk_cnt_reg[20]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  U1/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[7]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.170     0.311    U1/clk_cnt_reg[7]
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  U1/clk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.356    U1/clk_cnt[4]_i_2_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  U1/clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    U1/clk_cnt_reg[4]_i_1_n_4
    SLICE_X1Y71          FDRE                                         r  U1/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[20]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.167     0.308    U1/clk_cnt_reg[20]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.045     0.353 r  U1/clk_cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     0.353    U1/clk_cnt[20]_i_5_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  U1/clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    U1/clk_cnt_reg[20]_i_1_n_7
    SLICE_X1Y75          FDRE                                         r  U1/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------





