// Seed: 2197761036
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4, id_5;
  wand id_6;
  assign id_4[1] = 1'd0;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8 = id_5;
  module_0(
      id_3, id_6, id_6
  );
endmodule
