<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\KGilbert\Documents\EE319K-445L\EE445Lspring2014\Lab1\Lab1.uvproj
Project File Date:  01/27/2014

<h2>Output:</h2>
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
fixed.c(39): warning:  #223-D: function "abs" declared implicitly
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(24): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(65): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(72): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5204 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 9 Warning(s).
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(24): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(65): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(72): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5204 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 8 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(24): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(65): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(72): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5208 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 8 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(24): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(65): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(72): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5208 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 8 Warning(s).
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(29): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(66): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(73): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5208 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 8 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
linking...
Program Size: Code=5212 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
linking...
Program Size: Code=5212 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
linking...
Program Size: Code=5260 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
linking...
Program Size: Code=5260 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
linking...
Program Size: Code=5212 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(29): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(67): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(78): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5240 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 8 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(29): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(67): warning:  #223-D: function "print" declared implicitly
Lab1.c(68): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(81): warning:  #223-D: function "strcmp" declared implicitly
linking...
oled.axf: Error: L6218E: Undefined symbol print (referred from lab1.o).
Target not created
Build target 'OLED'
linking...
oled.axf: Error: L6218E: Undefined symbol print (referred from lab1.o).
Target not created
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(25): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(26): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(27): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(28): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(29): warning:  #68-D: integer conversion resulted in a change of sign
Lab1.c(68): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(81): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5264 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 8 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(10): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(74): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(87): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=5264 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 4 Warning(s).
Build target 'OLED'
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(10): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(74): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(87): warning:  #223-D: function "strcmp" declared implicitly
linking...
oled.axf: Error: L6218E: Undefined symbol Delay (referred from lab1.o).
Target not created
Build target 'OLED'
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(10): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(74): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(87): warning:  #223-D: function "strcmp" declared implicitly
linking...
oled.axf: Error: L6218E: Undefined symbol Delay (referred from lab1.o).
Target not created
Build target 'OLED'
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(10): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(74): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(87): warning:  #223-D: function "strcmp" declared implicitly
compiling OLEDTestMain.c...
linking...
Program Size: Code=5264 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 4 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(6): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(10): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(74): warning:  #223-D: function "Delay" declared implicitly
Lab1.c(87): warning:  #223-D: function "strcmp" declared implicitly
compiling OLEDTestMain.c...
linking...
Program Size: Code=5264 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 4 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Build target 'OLED'
compiling fixed.c...
linking...
Program Size: Code=5228 RO-data=1336 RW-data=32 ZI-data=1544  
"oled.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Users\\KGilbert\\Documents\\EE319K-445L\\EE445Lspring2014\\Lab1\\oled.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
