Analysis & Synthesis report for Lab1Demo
Tue Aug 31 17:47:45 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5|cur_st
 11. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st
 12. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for AUDIO:inst18|audio_codec_controller:inst2
 19. Source assignments for KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4
 20. Source assignments for random:inst11
 21. Source assignments for random:inst2
 22. Source assignments for random:inst7
 23. Source assignments for random:inst20
 24. Source assignments for random:inst21
 25. Source assignments for random:inst22
 26. Parameter Settings for User Entity Instance: back_ground_draw:inst4
 27. Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i
 28. Parameter Settings for User Entity Instance: Smiley_Block:inst1
 29. Parameter Settings for User Entity Instance: Smiley_Block:inst1|square_object:inst6
 30. Parameter Settings for User Entity Instance: Smiley_Block:inst1|smileyface_moveCollision:inst
 31. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst1
 32. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5
 33. Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3
 34. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst
 35. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst1
 36. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst2
 37. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst3
 38. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst4
 39. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst5
 40. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst6
 41. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst7
 42. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst8
 43. Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst9
 44. Parameter Settings for User Entity Instance: random:inst11
 45. Parameter Settings for User Entity Instance: random:inst2
 46. Parameter Settings for User Entity Instance: random:inst7
 47. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst
 48. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst1
 49. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst2
 50. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst3
 51. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst4
 52. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst5
 53. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst6
 54. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst7
 55. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst8
 56. Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst9
 57. Parameter Settings for User Entity Instance: random:inst20
 58. Parameter Settings for User Entity Instance: random:inst21
 59. Parameter Settings for User Entity Instance: random:inst22
 60. Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|square_object:inst11
 61. Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component
 62. Parameter Settings for User Entity Instance: SCOREBOARD:inst16|NumbersBitMap:inst2
 63. Parameter Settings for User Entity Instance: SCOREBOARD:inst16|square_object:inst
 64. Parameter Settings for User Entity Instance: SCOREBOARD:inst16|NumbersBitMap:inst3
 65. Parameter Settings for User Entity Instance: SCOREBOARD:inst16|square_object:inst1
 66. Parameter Settings for User Entity Instance: Benet_Block:inst14|square_object:inst2
 67. Parameter Settings for User Entity Instance: Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component
 68. Parameter Settings for User Entity Instance: Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component
 69. Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1
 70. Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9
 71. Parameter Settings for Inferred Entity Instance: corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0
 72. In-System Memory Content Editor Settings
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 31 17:47:44 2021       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_VGA_DEMO_KBD                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2545                                        ;
; Total pins                      ; 72                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 128                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_KBD   ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                         ; Library       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------+
; RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ;               ;
; RTL/VGA/smileyface_moveCollision.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv                                ;               ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/square_object.sv                                           ;               ;
; RTL/VGA/back_ground_draw.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv                                        ;               ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv                                          ;               ;
; RTL/VGA/NumbersBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/NumbersBitMap.sv                                           ;               ;
; RTL/VGA/Smiley_Block.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Smiley_Block.bdf                                           ;               ;
; RTL/VGA/HartsMatrixBitMap.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HartsMatrixBitMap.sv                                       ;               ;
; RTL/VGA/HART_DISPLAY.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HART_DISPLAY.bdf                                           ;               ;
; RTL/KEYBOARD/random.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv                                             ;               ;
; RTL/KEYBOARD/keyToggle_decoder.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyToggle_decoder.sv                                  ;               ;
; RTL/KEYBOARD/keyPad_decoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyPad_decoder.sv                                     ;               ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/lpf.sv                                                ;               ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv                                            ;               ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/bitrec.sv                                             ;               ;
; RTL/KEYBOARD/KBDINTF.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KBDINTF.bdf                                           ;               ;
; RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf                                ;               ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/Seg7/SEG7.SV                                                   ;               ;
; RTL/numberPosition.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/numberPosition.v                                               ;               ;
; clock_divider.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider.v                                                    ; clock_divider ;
; clock_divider/clock_divider_0002.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v                                 ; clock_divider ;
; audio_codec_controller.qxp                                         ; yes             ; User File                                    ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp                                         ;               ;
; RTL/AUDIO/SinTable.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/SinTable.sv                                              ;               ;
; RTL/AUDIO/addr_counter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/addr_counter.sv                                          ;               ;
; RTL/AUDIO/prescaler.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/prescaler.sv                                             ;               ;
; RTL/AUDIO/ToneDecoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/ToneDecoder.sv                                           ;               ;
; RTL/AUDIO/AUDIO.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/AUDIO.bdf                                                ;               ;
; matrix_top_XY.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v                                                    ;               ;
; RTL/VGA/objects_mux_new.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux_new.sv                                         ;               ;
; RTL/VGA/game_controller_all.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv                                     ;               ;
; RTL/VGA/Vaccines_positions_collision.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv                            ;               ;
; RTL/VGA/vaccineBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccineBitMap.sv                                           ;               ;
; RTL/VGA/10_Square_Objects.bdf                                      ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/10_Square_Objects.bdf                                      ;               ;
; RTL/VGA/vaccine_Block.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccine_Block.bdf                                          ;               ;
; RTL/VGA/Line.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv                                                    ;               ;
; RTL/VGA/coronaBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv                                            ;               ;
; RTL/VGA/corona_Block.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_Block.bdf                                           ;               ;
; RTL/VGA/corona_position_collision.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv                               ;               ;
; RTL/VGA/BenetBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/BenetBitMap.sv                                             ;               ;
; RTL/VGA/Benet_Block.bdf                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Benet_Block.bdf                                            ;               ;
; RTL/BenetTopLeftX.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftX.v                                                ;               ;
; RTL/BenetTopLeftY.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftY.v                                                ;               ;
; RTL/VGA/handBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/handBitMap.sv                                              ;               ;
; RTL/VGA/scoreCounter.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv                                            ;               ;
; RTL/VGA/constant.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/constant.sv                                                ;               ;
; RTL/VGA/SCOREBOARD.bdf                                             ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/SCOREBOARD.bdf                                             ;               ;
; RTL/VGA/Timer.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Timer.bdf                                                  ;               ;
; RTL/VGA/timeCounter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/timeCounter.sv                                             ;               ;
; RTL/one_sec_counter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/one_sec_counter.sv                                             ;               ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                                  ;               ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                              ;               ;
; db/lpm_constant_gj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf                                            ;               ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                           ;               ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;               ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;               ;
; db/lpm_constant_el8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_el8.tdf                                            ;               ;
; db/lpm_constant_fl8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_fl8.tdf                                            ;               ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld    ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;               ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                ;               ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                               ;               ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                           ;               ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                ;               ;
; db/lpm_divide_52m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_divide_52m.tdf                                              ;               ;
; db/sign_div_unsign_8kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/sign_div_unsign_8kh.tdf                                         ;               ;
; db/alt_u_div_mse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/alt_u_div_mse.tdf                                               ;               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6707                                                                                              ;
;                                             ;                                                                                                   ;
; Combinational ALUT usage for logic          ; 9193                                                                                              ;
;     -- 7 input functions                    ; 232                                                                                               ;
;     -- 6 input functions                    ; 3822                                                                                              ;
;     -- 5 input functions                    ; 1825                                                                                              ;
;     -- 4 input functions                    ; 1184                                                                                              ;
;     -- <=3 input functions                  ; 2130                                                                                              ;
;                                             ;                                                                                                   ;
; Dedicated logic registers                   ; 2545                                                                                              ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 72                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                 ;
; Total block memory bits                     ; 128                                                                                               ;
;                                             ;                                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                                 ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1975                                                                                              ;
; Total fan-out                               ; 52449                                                                                             ;
; Average fan-out                             ; 4.41                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; |TOP_VGA_DEMO_KBD                                                                                                                       ; 9193 (2)            ; 2545 (0)                  ; 128               ; 0          ; 72   ; 0            ; |TOP_VGA_DEMO_KBD                                                                                                                                                                                                                                                                                                                                            ; TOP_VGA_DEMO_KBD                  ; work          ;
;    |AUDIO:inst18|                                                                                                                       ; 483 (0)             ; 569 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18                                                                                                                                                                                                                                                                                                                               ; AUDIO                             ; work          ;
;       |addr_counter:inst9|                                                                                                              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9                                                                                                                                                                                                                                                                                                            ; addr_counter                      ; work          ;
;       |audio_codec_controller:inst2|                                                                                                    ; 432 (1)             ; 552 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2                                                                                                                                                                                                                                                                                                  ; audio_codec_controller            ; work          ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                         ; CLOCK_500                         ; work          ;
;          |DeBounce:DeBounce_inst|                                                                                                       ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|DeBounce:DeBounce_inst                                                                                                                                                                                                                                                                           ; DeBounce                          ; work          ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 89 (42)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                              ; adc2parallel                      ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                               ; synch_fifo                        ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                       ; dcfifo                            ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                            ; dcfifo_8il1                       ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                    ; a_fefifo_2dc                      ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                   ; a_fefifo_b9c                      ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                            ; a_gray2bin_c9b                    ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                            ; a_gray2bin_c9b                    ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                  ; a_graycounter_bu6                 ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                  ; a_graycounter_g56                 ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                         ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                   ; dffpipe_gd9                       ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                         ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                   ; dffpipe_gd9                       ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                           ; altdpram                          ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                       ; lpm_decode                        ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                             ; decode_mpf                        ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                           ; cntr_u1b                          ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                           ; cntr_u1b                          ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                  ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 90 (43)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                             ; adc2parallel                      ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                              ; synch_fifo                        ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                      ; dcfifo                            ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                           ; dcfifo_8il1                       ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                   ; a_fefifo_2dc                      ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                  ; a_fefifo_b9c                      ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                           ; a_gray2bin_c9b                    ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                           ; a_gray2bin_c9b                    ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                 ; a_graycounter_bu6                 ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                 ; a_graycounter_g56                 ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                        ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                  ; dffpipe_gd9                       ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                        ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                  ; dffpipe_gd9                       ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                          ; altdpram                          ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                      ; lpm_decode                        ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                            ; decode_mpf                        ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                          ; cntr_u1b                          ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                          ; cntr_u1b                          ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                 ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 81 (53)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                                  ; dac2serial                        ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                           ; dac_synchronizer                  ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                         ; dcfifo_mixed_widths               ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                              ; dcfifo_p9m1                       ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                  ; a_graycounter_3ub                 ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                  ; a_graycounter_6g6                 ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                   ; alt_synch_pipe_b9l                ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                             ; dffpipe_su8                       ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                   ; alt_synch_pipe_c9l                ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                             ; dffpipe_tu8                       ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                     ; altsyncram_q471                   ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                              ; cntr_ded                          ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                ; mux_5r7                           ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                               ; mux_5r7                           ; work          ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 82 (54)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                                 ; dac2serial                        ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                          ; dac_synchronizer                  ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                        ; dcfifo_mixed_widths               ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                             ; dcfifo_p9m1                       ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                 ; a_graycounter_3ub                 ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                 ; a_graycounter_6g6                 ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                  ; alt_synch_pipe_b9l                ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                            ; dffpipe_su8                       ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                  ; alt_synch_pipe_c9l                ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                            ; dffpipe_tu8                       ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                    ; altsyncram_q471                   ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                             ; cntr_ded                          ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                              ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                              ; mux_5r7                           ; work          ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst                                                                                                                                                                                                                                                                                     ; i2c                               ; work          ;
;       |prescaler:inst3|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|prescaler:inst3                                                                                                                                                                                                                                                                                                               ; prescaler                         ; work          ;
;       |sintable:inst1|                                                                                                                  ; 40 (40)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1                                                                                                                                                                                                                                                                                                                ; sintable                          ; work          ;
;    |Benet_Block:inst14|                                                                                                                 ; 549 (0)             ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14                                                                                                                                                                                                                                                                                                                         ; Benet_Block                       ; work          ;
;       |BenetBitMap:inst|                                                                                                                ; 444 (444)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetBitMap:inst                                                                                                                                                                                                                                                                                                        ; BenetBitMap                       ; work          ;
;       |BenetTopLeftX:inst5|                                                                                                             ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5                                                                                                                                                                                                                                                                                                     ; BenetTopLeftX                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                 ; lpm_constant                      ; work          ;
;             |lpm_constant_el8:ag|                                                                                                       ; 30 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag                                                                                                                                                                                                                                             ; lpm_constant_el8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 30 (16)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work          ;
;       |BenetTopLeftY:inst4|                                                                                                             ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4                                                                                                                                                                                                                                                                                                     ; BenetTopLeftY                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                 ; lpm_constant                      ; work          ;
;             |lpm_constant_fl8:ag|                                                                                                       ; 29 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag                                                                                                                                                                                                                                             ; lpm_constant_fl8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 29 (16)             ; 33 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work          ;
;       |square_object:inst2|                                                                                                             ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|square_object:inst2                                                                                                                                                                                                                                                                                                     ; square_object                     ; work          ;
;    |HART_DISPLAY:inst5|                                                                                                                 ; 438 (0)             ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5                                                                                                                                                                                                                                                                                                                         ; HART_DISPLAY                      ; work          ;
;       |HartsMatrixBitMap:inst6|                                                                                                         ; 324 (324)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|HartsMatrixBitMap:inst6                                                                                                                                                                                                                                                                                                 ; HartsMatrixBitMap                 ; work          ;
;       |matrix_top_XY:inst|                                                                                                              ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst                                                                                                                                                                                                                                                                                                      ; matrix_top_XY                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                  ; lpm_constant                      ; work          ;
;             |lpm_constant_gj8:ag|                                                                                                       ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag                                                                                                                                                                                                                                              ; lpm_constant_gj8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 19 (10)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work          ;
;       |square_object:inst11|                                                                                                            ; 95 (95)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|square_object:inst11                                                                                                                                                                                                                                                                                                    ; square_object                     ; work          ;
;    |KEYBOARD_INTERFACE:inst19|                                                                                                          ; 59 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19                                                                                                                                                                                                                                                                                                                  ; KEYBOARD_INTERFACE                ; work          ;
;       |KBDINTF:inst|                                                                                                                    ; 54 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst                                                                                                                                                                                                                                                                                                     ; KBDINTF                           ; work          ;
;          |bitrec:inst4|                                                                                                                 ; 30 (30)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                        ; bitrec                            ; work          ;
;          |byterec:inst3|                                                                                                                ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                       ; byterec                           ; work          ;
;          |lpf:inst5|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                           ; lpf                               ; work          ;
;       |keyToggle_decoder:inst3|                                                                                                         ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3                                                                                                                                                                                                                                                                                          ; keyToggle_decoder                 ; work          ;
;    |Line:inst13|                                                                                                                        ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Line:inst13                                                                                                                                                                                                                                                                                                                                ; Line                              ; work          ;
;    |SCOREBOARD:inst16|                                                                                                                  ; 343 (0)             ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16                                                                                                                                                                                                                                                                                                                          ; SCOREBOARD                        ; work          ;
;       |NumbersBitMap:inst2|                                                                                                             ; 156 (156)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|NumbersBitMap:inst2                                                                                                                                                                                                                                                                                                      ; NumbersBitMap                     ; work          ;
;       |NumbersBitMap:inst3|                                                                                                             ; 157 (157)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|NumbersBitMap:inst3                                                                                                                                                                                                                                                                                                      ; NumbersBitMap                     ; work          ;
;       |scoreCounter:inst4|                                                                                                              ; 20 (20)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4                                                                                                                                                                                                                                                                                                       ; scoreCounter                      ; work          ;
;       |square_object:inst1|                                                                                                             ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|square_object:inst1                                                                                                                                                                                                                                                                                                      ; square_object                     ; work          ;
;       |square_object:inst|                                                                                                              ; 2 (2)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|square_object:inst                                                                                                                                                                                                                                                                                                       ; square_object                     ; work          ;
;    |SEG7:inst24|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SEG7:inst24                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work          ;
;    |SEG7:inst25|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SEG7:inst25                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work          ;
;    |Smiley_Block:inst1|                                                                                                                 ; 350 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1                                                                                                                                                                                                                                                                                                                         ; Smiley_Block                      ; work          ;
;       |handBitMap:inst3|                                                                                                                ; 122 (122)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|handBitMap:inst3                                                                                                                                                                                                                                                                                                        ; handBitMap                        ; work          ;
;       |smileyface_moveCollision:inst|                                                                                                   ; 182 (182)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst                                                                                                                                                                                                                                                                                           ; smileyface_moveCollision          ; work          ;
;       |square_object:inst6|                                                                                                             ; 46 (46)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|square_object:inst6                                                                                                                                                                                                                                                                                                     ; square_object                     ; work          ;
;    |Timer:inst23|                                                                                                                       ; 52 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Timer:inst23                                                                                                                                                                                                                                                                                                                               ; Timer                             ; work          ;
;       |one_sec_counter:inst1|                                                                                                           ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Timer:inst23|one_sec_counter:inst1                                                                                                                                                                                                                                                                                                         ; one_sec_counter                   ; work          ;
;       |timeCounter:inst|                                                                                                                ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Timer:inst23|timeCounter:inst                                                                                                                                                                                                                                                                                                              ; timeCounter                       ; work          ;
;    |VGA_Controller:inst|                                                                                                                ; 76 (76)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                        ; VGA_Controller                    ; work          ;
;    |back_ground_draw:inst4|                                                                                                             ; 70 (70)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4                                                                                                                                                                                                                                                                                                                     ; back_ground_draw                  ; work          ;
;    |clock_divider:inst12|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                                                                                       ; clock_divider                     ; clock_divider ;
;       |clock_divider_0002:clock_divider_inst|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst                                                                                                                                                                                                                                                                                 ; clock_divider_0002                ; clock_divider ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                         ; altera_pll                        ; work          ;
;    |corona_Block:inst17|                                                                                                                ; 3152 (0)            ; 654 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17                                                                                                                                                                                                                                                                                                                        ; corona_Block                      ; work          ;
;       |10_Square_Objects:inst2|                                                                                                         ; 460 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2                                                                                                                                                                                                                                                                                                ; 10_Square_Objects                 ; work          ;
;          |square_object:inst1|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst1                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst2|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst2                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst3|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst3                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst4|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst4                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst5|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst5                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst6|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst6                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst7                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst8|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst8                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst9|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst9                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst|                                                                                                           ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|10_Square_Objects:inst2|square_object:inst                                                                                                                                                                                                                                                                             ; square_object                     ; work          ;
;       |coronaBitMap:inst|                                                                                                               ; 2459 (2459)         ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst                                                                                                                                                                                                                                                                                                      ; coronaBitMap                      ; work          ;
;       |corona_positions_collision:inst3|                                                                                                ; 233 (215)           ; 454 (454)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3                                                                                                                                                                                                                                                                                       ; corona_positions_collision        ; work          ;
;          |lpm_divide:Mod0|                                                                                                              ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work          ;
;             |lpm_divide_52m:auto_generated|                                                                                             ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_52m                    ; work          ;
;                |sign_div_unsign_8kh:divider|                                                                                            ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                             ; sign_div_unsign_8kh               ; work          ;
;                   |alt_u_div_mse:divider|                                                                                               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                                                                                                                                                                       ; alt_u_div_mse                     ; work          ;
;    |game_controller_all:inst9|                                                                                                          ; 32 (32)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_all:inst9                                                                                                                                                                                                                                                                                                                  ; game_controller_all               ; work          ;
;    |objects_mux_new:inst8|                                                                                                              ; 123 (123)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|objects_mux_new:inst8                                                                                                                                                                                                                                                                                                                      ; objects_mux_new                   ; work          ;
;    |random:inst11|                                                                                                                      ; 23 (23)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst11                                                                                                                                                                                                                                                                                                                              ; random                            ; work          ;
;    |random:inst20|                                                                                                                      ; 17 (17)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst20                                                                                                                                                                                                                                                                                                                              ; random                            ; work          ;
;    |random:inst21|                                                                                                                      ; 21 (21)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst21                                                                                                                                                                                                                                                                                                                              ; random                            ; work          ;
;    |random:inst22|                                                                                                                      ; 22 (22)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst22                                                                                                                                                                                                                                                                                                                              ; random                            ; work          ;
;    |random:inst2|                                                                                                                       ; 21 (21)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst2                                                                                                                                                                                                                                                                                                                               ; random                            ; work          ;
;    |random:inst7|                                                                                                                       ; 22 (22)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|random:inst7                                                                                                                                                                                                                                                                                                                               ; random                            ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 132 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (85)            ; 125 (96)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld    ;
;    |vaccine_Block:inst6|                                                                                                                ; 3162 (0)            ; 640 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6                                                                                                                                                                                                                                                                                                                        ; vaccine_Block                     ; work          ;
;       |10_Square_Objects:inst4|                                                                                                         ; 460 (0)             ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4                                                                                                                                                                                                                                                                                                ; 10_Square_Objects                 ; work          ;
;          |square_object:inst1|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst1                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst2|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst2                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst3|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst3                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst4|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst4                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst5|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst5                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst6|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst6                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst7                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst8|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst8                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst9|                                                                                                          ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst9                                                                                                                                                                                                                                                                            ; square_object                     ; work          ;
;          |square_object:inst|                                                                                                           ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst                                                                                                                                                                                                                                                                             ; square_object                     ; work          ;
;       |Vaccines_positions_collision:inst2|                                                                                              ; 225 (225)           ; 450 (450)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2                                                                                                                                                                                                                                                                                     ; Vaccines_positions_collision      ; work          ;
;       |vaccineBitMap:inst|                                                                                                              ; 2477 (2477)         ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst                                                                                                                                                                                                                                                                                                     ; vaccineBitMap                     ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64   ; None ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst                                                                                                                                                                                                                               ; matrix_top_XY.v     ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                ; clock_divider.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4                                                                                                                                                                                                                              ; RTL/BenetTopLeftY.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5                                                                                                                                                                                                                              ; RTL/BenetTopLeftX.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5|cur_st ;
+-------------+-----------------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                                  ;
+-------------+-----------------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                           ;
; cur_st.ONE  ; 1                                                                           ;
+-------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st                              ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; Name                ; pres_st.CHK_DATA_ST ; pres_st.HI_CLK_ST ; pres_st.LOW_CLK_ST ; pres_st.IDLE_ST ; pres_st.NEW_DATA_ST ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; pres_st.IDLE_ST     ; 0                   ; 0                 ; 0                  ; 0               ; 0                   ;
; pres_st.LOW_CLK_ST  ; 0                   ; 0                 ; 1                  ; 1               ; 0                   ;
; pres_st.HI_CLK_ST   ; 0                   ; 1                 ; 0                  ; 1               ; 0                   ;
; pres_st.CHK_DATA_ST ; 1                   ; 0                 ; 0                  ; 1               ; 0                   ;
; pres_st.NEW_DATA_ST ; 0                   ; 0                 ; 0                  ; 1               ; 1                   ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                        ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; random:inst20|counter[9]                                                ; yes                                                              ; yes                                        ;
; random:inst20|rise_d                                                    ; yes                                                              ; yes                                        ;
; random:inst20|counter[7]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[6]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[4]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[3]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[1]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[2]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[5]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[8]                                                ; yes                                                              ; yes                                        ;
; random:inst20|counter[0]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[9]                                                ; yes                                                              ; yes                                        ;
; random:inst11|rise_d                                                    ; yes                                                              ; yes                                        ;
; random:inst11|counter[8]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[7]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[6]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[5]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[4]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[3]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[2]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[1]                                                ; yes                                                              ; yes                                        ;
; random:inst11|counter[0]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[10]                                               ; yes                                                              ; yes                                        ;
; random:inst21|rise_d                                                    ; yes                                                              ; yes                                        ;
; random:inst21|counter[9]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[8]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[7]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[6]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[5]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[4]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[3]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[2]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[1]                                                ; yes                                                              ; yes                                        ;
; random:inst21|counter[0]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[10]                                               ; yes                                                              ; yes                                        ;
; random:inst22|rise_d                                                    ; yes                                                              ; yes                                        ;
; random:inst22|counter[9]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[8]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[7]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[6]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[5]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[4]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[3]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[2]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[1]                                                ; yes                                                              ; yes                                        ;
; random:inst22|counter[0]                                                ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.NEW_DATA_ST ; yes                                                              ; yes                                        ;
; random:inst2|counter[10]                                                ; yes                                                              ; yes                                        ;
; random:inst2|rise_d                                                     ; yes                                                              ; yes                                        ;
; random:inst2|counter[9]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[8]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[7]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[6]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[5]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[4]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[3]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[2]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[1]                                                 ; yes                                                              ; yes                                        ;
; random:inst2|counter[0]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[10]                                                ; yes                                                              ; yes                                        ;
; random:inst7|rise_d                                                     ; yes                                                              ; yes                                        ;
; random:inst7|counter[9]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[8]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[7]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[6]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[5]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[4]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[3]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[2]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[1]                                                 ; yes                                                              ; yes                                        ;
; random:inst7|counter[0]                                                 ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[7]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[8]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[6]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[5]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[4]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[3]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[2]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[1]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[0]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.CHK_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.LOW_CLK_ST  ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|shift_reg[9]        ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[3]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[2]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[1]             ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.HI_CLK_ST   ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st.IDLE_ST     ; yes                                                              ; yes                                        ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|cntr[0]             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 89                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                             ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Benet_Block:inst14|BenetBitMap:inst|RGBout[2]                        ; Stuck at GND due to stuck port data_in                                         ;
; SCOREBOARD:inst16|scoreCounter:inst4|counter[2,3]                    ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[0][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[1][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[2][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[3][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[4][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[5][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[6][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[7][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[8][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; corona_Block:inst17|coronaBitMap:inst|RGBout[9][5]                   ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[0][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[0][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[1][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[1][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[2][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[2][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[3][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[3][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[4][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[4][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[5][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[5][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[6][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[6][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[7][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[7][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[8][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[8][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[9][5]                  ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|vaccineBitMap:inst|RGBout[9][2]                  ; Stuck at GND due to stuck port data_in                                         ;
; Smiley_Block:inst1|smileyface_moveCollision:inst|frame_counter[2..5] ; Stuck at GND due to stuck port data_in                                         ;
; Smiley_Block:inst1|handBitMap:inst3|RGBout[2]                        ; Stuck at GND due to stuck port data_in                                         ;
; Timer:inst23|timeCounter:inst|dig3[1..3]                             ; Stuck at GND due to stuck port data_in                                         ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_index[0] ; Merged with corona_Block:inst17|corona_positions_collision:inst3|rand_index[0] ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_index[1] ; Merged with corona_Block:inst17|corona_positions_collision:inst3|rand_index[1] ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_index[2] ; Merged with corona_Block:inst17|corona_positions_collision:inst3|rand_index[2] ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|rand_index[3] ; Merged with corona_Block:inst17|corona_positions_collision:inst3|rand_index[3] ;
; AUDIO:inst18|prescaler:inst3|counter[0..31]                          ; Lost fanout                                                                    ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st~4        ; Lost fanout                                                                    ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|pres_st~5        ; Lost fanout                                                                    ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~4 ; Lost fanout                                                                    ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~5 ; Lost fanout                                                                    ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~6 ; Lost fanout                                                                    ;
; KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|present_state~7 ; Lost fanout                                                                    ;
; Total Number of Removed Registers = 83                               ;                                                                                ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2545  ;
; Number of registers using Synchronous Clear  ; 568   ;
; Number of registers using Synchronous Load   ; 95    ;
; Number of registers using Asynchronous Clear ; 1329  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1747  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; Timer:inst23|timeCounter:inst|dig2[3]                                    ; 10      ;
; Timer:inst23|timeCounter:inst|dig3[0]                                    ; 7       ;
; VGA_Controller:inst|oVGA_VS                                              ; 4       ;
; VGA_Controller:inst|oVGA_HS                                              ; 4       ;
; back_ground_draw:inst4|redBits[2]                                        ; 1       ;
; back_ground_draw:inst4|redBits[1]                                        ; 1       ;
; back_ground_draw:inst4|redBits[0]                                        ; 1       ;
; back_ground_draw:inst4|greenBits[2]                                      ; 1       ;
; back_ground_draw:inst4|greenBits[1]                                      ; 1       ;
; back_ground_draw:inst4|greenBits[0]                                      ; 1       ;
; back_ground_draw:inst4|blueBits[1]                                       ; 1       ;
; back_ground_draw:inst4|blueBits[0]                                       ; 1       ;
; VGA_Controller:inst|oVGA_HS_d                                            ; 1       ;
; Smiley_Block:inst1|smileyface_moveCollision:inst|topLeftY_FixedPoint[6]  ; 12      ;
; Smiley_Block:inst1|smileyface_moveCollision:inst|topLeftY_FixedPoint[2]  ; 9       ;
; Smiley_Block:inst1|smileyface_moveCollision:inst|topLeftY_FixedPoint[1]  ; 8       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[6]   ; 10      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[8]   ; 11      ;
; Smiley_Block:inst1|smileyface_moveCollision:inst|circular_ns[0]          ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[5]   ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[1]   ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[2]   ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[0]   ; 11      ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|draw_request[3]   ; 11      ;
; random:inst11|dout[3]                                                    ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][8] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][1] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][5] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][4] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[6][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][5] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][1] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[6][3] ; 3       ;
; random:inst11|dout[2]                                                    ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][8] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][5] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[7][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][5] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][2] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][4] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[7][8] ; 5       ;
; random:inst11|dout[0]                                                    ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][2] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][1] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][5] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[9][9] ; 4       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][5] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][2] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[9][4] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][8] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][5] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][4] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[8][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][5] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][2] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[8][4] ; 3       ;
; random:inst11|dout[1]                                                    ; 1       ;
; Smiley_Block:inst1|smileyface_moveCollision:inst|topLeftX_FixedPoint[8]  ; 10      ;
; SCOREBOARD:inst16|scoreCounter:inst4|flag                                ; 6       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][8] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][1] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[5][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][1] ; 2       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[5][8] ; 5       ;
; random:inst11|dout[4]                                                    ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][4] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[1][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[1][8] ; 5       ;
; random:inst11|dout[8]                                                    ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][2] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[2][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[2][5] ; 2       ;
; random:inst11|dout[7]                                                    ; 1       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][2] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][1] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[0][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[0][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][7] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|X_positions[3][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][6] ; 5       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][3] ; 3       ;
; vaccine_Block:inst6|Vaccines_positions_collision:inst2|Y_positions[3][7] ; 5       ;
; random:inst11|dout[6]                                                    ; 1       ;
; random:inst20|dout[0]                                                    ; 1       ;
; Total number of inverted registers = 256*                                ;         ;
+--------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[5]                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4|dig2[1]                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|circular_ns[5]                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|Yspeed[5]                                                                                                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst|Yspeed[3]                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4|dig1[1]                                                                                                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[9][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[8][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[7][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[6][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[5][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[4][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[3][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[2][1]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[1][4]                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|RGBout[0][4]                                                                                                                                            ;
; 28:1               ; 6 bits    ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux_new:inst8|RGBOut[6]                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4|greenBits[1]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Benet_Block:inst14|BenetBitMap:inst|Mux280                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1828                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1645                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1462                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1279                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux1096                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux913                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux730                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux547                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux364                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|vaccine_Block:inst6|vaccineBitMap:inst|Mux181                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux1498                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux1348                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux1198                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux1048                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux898                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux748                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux598                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux448                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux298                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|corona_Block:inst17|coronaBitMap:inst|Mux148                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|Smiley_Block:inst1|handBitMap:inst3|Mux83                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|game_controller_all:inst9|collision_clamp_corona                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|game_controller_all:inst9|collision_clamp_vaccine[1]                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|Selector6                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4|Selector8                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3|Selector6                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO:inst18|audio_codec_controller:inst2                                                                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------+
; Source assignments for KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4 ;
+------------------------------+-------+------+------------------------------+
; Assignment                   ; Value ; From ; To                           ;
+------------------------------+-------+------+------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.IDLE_ST              ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.LOW_CLK_ST           ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.HI_CLK_ST            ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.CHK_DATA_ST          ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.NEW_DATA_ST          ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[3]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[2]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[1]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; cntr[0]                      ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[9]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[8]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[7]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[6]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[5]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[4]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[3]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[2]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[1]                 ;
; PRESERVE_REGISTER            ; on    ; -    ; shift_reg[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.IDLE_ST              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.IDLE_ST              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.LOW_CLK_ST           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.LOW_CLK_ST           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.HI_CLK_ST            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.HI_CLK_ST            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.CHK_DATA_ST          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.CHK_DATA_ST          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.NEW_DATA_ST          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.NEW_DATA_ST          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Cntr[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Cntr[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Shift_Reg[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Shift_Reg[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[7]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[7]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[6]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[6]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[5]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[5]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Next_Dout[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Next_Dout[0]                 ;
+------------------------------+-------+------+------------------------------+


+-----------------------------------------------+
; Source assignments for random:inst11          ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[9] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0] ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d     ;
+-------------------+-------+------+------------+


+------------------------------------------------+
; Source assignments for random:inst2            ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for random:inst7            ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+-----------------------------------------------+
; Source assignments for random:inst20          ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[9] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0] ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d     ;
+-------------------+-------+------+------------+


+------------------------------------------------+
; Source assignments for random:inst21           ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for random:inst22           ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; rise_d      ;
+-------------------+-------+------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: back_ground_draw:inst4 ;
+---------------------+-------+---------------------------------------+
; Parameter Name      ; Value ; Type                                  ;
+---------------------+-------+---------------------------------------+
; COLOR_MATRIX_TOP_Y  ; 30    ; Signed Integer                        ;
; COLOR_MATRIX_LEFT_X ; 30    ; Signed Integer                        ;
+---------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; direct                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block:inst1 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; initial_x       ; 288   ; Untyped                               ;
; initial_x_speed ; 0     ; Untyped                               ;
; initial_y       ; 64    ; Untyped                               ;
; initial_y_speed ; 0     ; Untyped                               ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block:inst1|square_object:inst6 ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32    ; Signed Integer                                            ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                            ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                           ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Smiley_Block:inst1|smileyface_moveCollision:inst ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; INITIAL_X       ; 288   ; Signed Integer                                                      ;
; INITIAL_Y       ; 64    ; Signed Integer                                                      ;
; INITIAL_X_SPEED ; 0     ; Signed Integer                                                      ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                                                      ;
; MAX_Y_SPEED     ; 220   ; Signed Integer                                                      ;
; X_SPEED         ; 40    ; Signed Integer                                                      ;
; Y_SPEED         ; 40    ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst1 ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; KEY_VALUE      ; 001100110 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3 ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; KEY_VALUE      ; 101011010 ; Unsigned Binary                                                   ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst ;
+-----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                           ;
+-----------------+----------+--------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                 ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                 ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                ;
+-----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst1 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst2 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst3 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst4 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst5 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst6 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst7 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst8 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst9 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst11 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 10    ; Signed Integer                    ;
; MIN_VAL        ; 1     ; Unsigned Hexadecimal              ;
; MAX_VAL        ; 3FF   ; Unsigned Hexadecimal              ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                   ;
; MIN_VAL        ; 64    ; Unsigned Integer                 ;
; MAX_VAL        ; 570   ; Unsigned Integer                 ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst7 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                   ;
; MIN_VAL        ; 70    ; Unsigned Integer                 ;
; MAX_VAL        ; 400   ; Unsigned Integer                 ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst ;
+-----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                           ;
+-----------------+----------+--------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                 ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                 ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                ;
+-----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst1 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst2 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst3 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst4 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst5 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst6 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst7 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst8 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: corona_Block:inst17|10_Square_Objects:inst2|square_object:inst9 ;
+-----------------+----------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                            ;
+-----------------+----------+---------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                  ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                  ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                                                 ;
+-----------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst20 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 10    ; Signed Integer                    ;
; MIN_VAL        ; 0     ; Unsigned Hexadecimal              ;
; MAX_VAL        ; F     ; Unsigned Hexadecimal              ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst21 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                    ;
; MIN_VAL        ; 64    ; Unsigned Integer                  ;
; MAX_VAL        ; 570   ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst22 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                    ;
; MIN_VAL        ; 70    ; Unsigned Integer                  ;
; MAX_VAL        ; 400   ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|square_object:inst11 ;
+-----------------+----------+---------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                    ;
+-----------------+----------+---------------------------------------------------------+
; OBJECT_WIDTH_X  ; 577      ; Signed Integer                                          ;
; OBJECT_HEIGHT_Y ; 417      ; Signed Integer                                          ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                         ;
+-----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                           ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                 ;
; LPM_CVALUE         ; 32               ; Signed Integer                                                                 ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                        ;
; CBXI_PARAMETER     ; lpm_constant_gj8 ; Untyped                                                                        ;
+--------------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOREBOARD:inst16|NumbersBitMap:inst2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; digit_color    ; 0     ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOREBOARD:inst16|square_object:inst ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                          ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                          ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                         ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOREBOARD:inst16|NumbersBitMap:inst3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; digit_color    ; 0     ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOREBOARD:inst16|square_object:inst1 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                           ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                           ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                          ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Benet_Block:inst14|square_object:inst2 ;
+-----------------+----------+--------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                   ;
+-----------------+----------+--------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                         ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                         ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                        ;
+-----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                            ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                  ;
; LPM_CVALUE         ; 270              ; Signed Integer                                                                  ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                         ;
; CBXI_PARAMETER     ; lpm_constant_el8 ; Untyped                                                                         ;
+--------------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                            ;
+--------------------+------------------+---------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                  ;
; LPM_CVALUE         ; 30               ; Signed Integer                                                                  ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                         ;
; CBXI_PARAMETER     ; lpm_constant_fl8 ; Untyped                                                                         ;
+--------------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 11    ; 1     ; Read/Write ; HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag  ;
; 1              ; BTLX        ; 11    ; 1     ; Read/Write ; Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag ;
; 2              ; BTLY        ; 11    ; 1     ; Read/Write ; Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------------+---------------+
; Type                                ; Count         ;
+-------------------------------------+---------------+
; arriav_ff                           ; 1861          ;
;     CLR                             ; 315           ;
;     CLR SCLR                        ; 98            ;
;     ENA                             ; 517           ;
;     ENA CLR                         ; 552           ;
;     ENA CLR SCLR                    ; 34            ;
;     ENA CLR SLD                     ; 14            ;
;     ENA SCLR                        ; 298           ;
;     ENA SLD                         ; 33            ;
; arriav_lcell_comb                   ; 8644          ;
;     arith                           ; 555           ;
;         0 data inputs               ; 50            ;
;         1 data inputs               ; 180           ;
;         2 data inputs               ; 30            ;
;         3 data inputs               ; 1             ;
;         4 data inputs               ; 14            ;
;         5 data inputs               ; 280           ;
;     extend                          ; 226           ;
;         7 data inputs               ; 226           ;
;     normal                          ; 7863          ;
;         0 data inputs               ; 2             ;
;         1 data inputs               ; 442           ;
;         2 data inputs               ; 238           ;
;         3 data inputs               ; 884           ;
;         4 data inputs               ; 1098          ;
;         5 data inputs               ; 1474          ;
;         6 data inputs               ; 3725          ;
; blackbox                            ; 1             ;
;         udio_codec_controller:inst2 ; 1             ;
; boundary_port                       ; 153           ;
; generic_pll                         ; 1             ;
;                                     ;               ;
; Max LUT depth                       ; 8.00          ;
; Average LUT depth                   ; 4.40          ;
+-------------------------------------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Aug 31 17:43:54 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv
    Info (12023): Found entity 1: smileyface_moveCollision File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_drawSquare.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmapx2.sv
    Info (12023): Found entity 1: smileyBitMapX2 File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyBitMapX2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block.bdf
    Info (12023): Found entity 1: Smiley_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv
    Info (12023): Found entity 1: square_Hart_object File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/square_Hart_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv
    Info (12023): Found entity 1: HartsMatrixBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/HartsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf
    Info (12023): Found entity 1: HART_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/hexss.sv
    Info (12023): Found entity 1: HexSS File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/HexSS.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyPad_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv Line: 4
Warning (10890): Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute "keep" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/bitrec.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf
    Info (12023): Found entity 1: KEYBOARD_INTERFACE
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/numberposition.v
    Info (12023): Found entity 1: numberPosition File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/numberPosition.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v
    Info (12023): Found entity 1: clock_divider_0002 File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
Info (15248): File "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/audio_codec_controller/audio_codec_controller.qxp" is a duplicate of already analyzed file "C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf
    Info (12023): Found entity 1: TOP_AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file x_loca.v
    Info (12023): Found entity 1: X_loca File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/X_loca.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file x_location.v
    Info (12023): Found entity 1: X_location File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/X_location.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file y_location.v
    Info (12023): Found entity 1: Y_location File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/Y_location.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file number_position.v
    Info (12023): Found entity 1: Number_position File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/Number_position.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file matrix_top_xy.v
    Info (12023): Found entity 1: matrix_top_XY File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v Line: 40
Warning (10229): Verilog HDL Expression warning at objects_mux_new.sv(86): truncated literal to match 8 bits File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux_new.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_new.sv
    Info (12023): Found entity 1: objects_mux_new File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/objects_mux_new.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv
    Info (12023): Found entity 1: game_controller_all File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/game_controller_all.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vaccines_positions_collision.sv
    Info (12023): Found entity 1: Vaccines_positions_collision File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vaccinebitmap.sv
    Info (12023): Found entity 1: vaccineBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/vaccineBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/10_square_objects.bdf
    Info (12023): Found entity 1: 10_Square_Objects
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vaccine_block.bdf
    Info (12023): Found entity 1: vaccine_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/line.sv
    Info (12023): Found entity 1: Line File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/coronabitmap.sv
    Info (12023): Found entity 1: coronaBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/coronaBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/corona_block.bdf
    Info (12023): Found entity 1: corona_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/corona_position_collision.sv
    Info (12023): Found entity 1: corona_positions_collision File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/benetbitmap.sv
    Info (12023): Found entity 1: BenetBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/BenetBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/benet_block.bdf
    Info (12023): Found entity 1: Benet_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/benettopleftx.v
    Info (12023): Found entity 1: BenetTopLeftX File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/benettoplefty.v
    Info (12023): Found entity 1: BenetTopLeftY File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/handbitmap.sv
    Info (12023): Found entity 1: handBitMap File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/handBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/scorecounter.sv
    Info (12023): Found entity 1: scoreCounter File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/constant.sv
    Info (12023): Found entity 1: constant File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/constant.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/scoreboard.bdf
    Info (12023): Found entity 1: SCOREBOARD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/timer.bdf
    Info (12023): Found entity 1: Timer
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/timecounter.sv
    Info (12023): Found entity 1: timeCounter File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/timeCounter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/one_sec_counter.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sound_controller.sv
    Info (12023): Found entity 1: sound_controller File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/sound_controller.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "nor_code" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "ext_code" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for "rel_code" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/byterec.sv Line: 38
Info (12127): Elaborating entity "TOP_VGA_DEMO_KBD" for the top level hierarchy
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst4"
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(19): object "COLOR_MARTIX_SIZE" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv Line: 19
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(68): truncated value with size 3 to match size of target (2) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv Line: 68
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(84): truncated value with size 3 to match size of target (2) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv Line: 84
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(95): truncated value with size 3 to match size of target (2) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv Line: 95
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(153): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/back_ground_draw.sv Line: 153
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:inst12"
Info (12128): Elaborating entity "clock_divider_0002" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/clock_divider/clock_divider_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv Line: 77
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/VGA_Controller.sv Line: 90
Info (12128): Elaborating entity "objects_mux_new" for hierarchy "objects_mux_new:inst8"
Info (12128): Elaborating entity "Smiley_Block" for hierarchy "Smiley_Block:inst1"
Warning (275009): Pin "toggleX" not connected
Info (12128): Elaborating entity "handBitMap" for hierarchy "Smiley_Block:inst1|handBitMap:inst3"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Smiley_Block:inst1|square_object:inst6"
Info (12128): Elaborating entity "smileyface_moveCollision" for hierarchy "Smiley_Block:inst1|smileyface_moveCollision:inst"
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(91): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 91
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(92): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 92
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(93): object "bracketOffset" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at smileyface_moveCollision.sv(94): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 94
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(108): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 108
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(109): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 109
Critical Warning (10237): Verilog HDL warning at smileyface_moveCollision.sv(118): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 118
Critical Warning (10237): Verilog HDL warning at smileyface_moveCollision.sv(119): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 119
Critical Warning (10237): Verilog HDL warning at smileyface_moveCollision.sv(120): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 120
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(123): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 123
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(124): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 124
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(125): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 125
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(126): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 126
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(127): truncated value with size 32 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 127
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(128): truncated value with size 32 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 128
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(145): truncated value with size 32 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 145
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(152): truncated value with size 32 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 152
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(176): truncated value with size 32 to match size of target (6) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 176
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(177): truncated value with size 32 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 177
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(179): truncated value with size 32 to match size of target (6) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 179
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(187): truncated value with size 32 to match size of target (1) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 187
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(189): truncated value with size 32 to match size of target (6) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 189
Warning (10230): Verilog HDL assignment warning at smileyface_moveCollision.sv(197): truncated value with size 32 to match size of target (6) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 197
Info (12128): Elaborating entity "KEYBOARD_INTERFACE" for hierarchy "KEYBOARD_INTERFACE:inst19"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst1"
Info (12128): Elaborating entity "KBDINTF" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst|bitrec:inst4"
Info (12128): Elaborating entity "lpf" for hierarchy "KEYBOARD_INTERFACE:inst19|KBDINTF:inst|lpf:inst5"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/keyPad_decoder.sv Line: 40
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "KEYBOARD_INTERFACE:inst19|keyToggle_decoder:inst3"
Info (12128): Elaborating entity "game_controller_all" for hierarchy "game_controller_all:inst9"
Info (12128): Elaborating entity "vaccine_Block" for hierarchy "vaccine_Block:inst6"
Info (12128): Elaborating entity "Vaccines_positions_collision" for hierarchy "vaccine_Block:inst6|Vaccines_positions_collision:inst2"
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(59): object "x_FRAME_SIZE" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(60): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(61): object "bracketOffset" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(62): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 62
Critical Warning (10237): Verilog HDL warning at Vaccines_positions_collision.sv(76): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 76
Critical Warning (10237): Verilog HDL warning at Vaccines_positions_collision.sv(77): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 77
Critical Warning (10237): Verilog HDL warning at Vaccines_positions_collision.sv(78): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Vaccines_positions_collision.sv(112): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Vaccines_positions_collision.sv Line: 112
Info (12128): Elaborating entity "vaccineBitMap" for hierarchy "vaccine_Block:inst6|vaccineBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "10_Square_Objects" for hierarchy "vaccine_Block:inst6|10_Square_Objects:inst4"
Info (12128): Elaborating entity "square_object" for hierarchy "vaccine_Block:inst6|10_Square_Objects:inst4|square_object:inst"
Info (12128): Elaborating entity "random" for hierarchy "random:inst11"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 28
Info (12128): Elaborating entity "random" for hierarchy "random:inst2"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 30
Info (12128): Elaborating entity "random" for hierarchy "random:inst7"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 23
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 28
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 30
Info (12128): Elaborating entity "corona_Block" for hierarchy "corona_Block:inst17"
Info (12128): Elaborating entity "coronaBitMap" for hierarchy "corona_Block:inst17|coronaBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "corona_positions_collision" for hierarchy "corona_Block:inst17|corona_positions_collision:inst3"
Critical Warning (10237): Verilog HDL warning at corona_position_collision.sv(31): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 31
Critical Warning (10237): Verilog HDL warning at corona_position_collision.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 32
Critical Warning (10237): Verilog HDL warning at corona_position_collision.sv(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 33
Warning (10230): Verilog HDL assignment warning at corona_position_collision.sv(56): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 56
Info (12128): Elaborating entity "random" for hierarchy "random:inst20"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/KEYBOARD/random.sv Line: 28
Info (12128): Elaborating entity "HART_DISPLAY" for hierarchy "HART_DISPLAY:inst5"
Info (12128): Elaborating entity "HartsMatrixBitMap" for hierarchy "HART_DISPLAY:inst5|HartsMatrixBitMap:inst6"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "HART_DISPLAY:inst5|square_object:inst11"
Info (12128): Elaborating entity "matrix_top_XY" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v Line: 49
Info (12130): Elaborated megafunction instantiation "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v Line: 49
Info (12133): Instantiated megafunction "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/matrix_top_XY.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "32"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf
    Info (12023): Found entity 1: lpm_constant_gj8 File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_gj8" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf Line: 31
Info (12133): Instantiated megafunction "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_gj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000100000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "Line" for hierarchy "Line:inst13"
Warning (10036): Verilog HDL or VHDL warning at Line.sv(44): object "offsets_32" assigned a value but never read File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv Line: 44
Critical Warning (10237): Verilog HDL warning at Line.sv(87): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/Line.sv Line: 87
Info (12128): Elaborating entity "SCOREBOARD" for hierarchy "SCOREBOARD:inst16"
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "SCOREBOARD:inst16|NumbersBitMap:inst2"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "SCOREBOARD:inst16|square_object:inst"
Info (12128): Elaborating entity "constant" for hierarchy "SCOREBOARD:inst16|constant:inst5"
Info (12128): Elaborating entity "scoreCounter" for hierarchy "SCOREBOARD:inst16|scoreCounter:inst4"
Warning (10230): Verilog HDL assignment warning at scoreCounter.sv(28): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv Line: 28
Warning (10230): Verilog HDL assignment warning at scoreCounter.sv(36): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv Line: 36
Warning (10230): Verilog HDL assignment warning at scoreCounter.sv(38): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv Line: 38
Warning (10230): Verilog HDL assignment warning at scoreCounter.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv Line: 50
Warning (10230): Verilog HDL assignment warning at scoreCounter.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/scoreCounter.sv Line: 53
Info (12128): Elaborating entity "Benet_Block" for hierarchy "Benet_Block:inst14"
Info (12128): Elaborating entity "BenetBitMap" for hierarchy "Benet_Block:inst14|BenetBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "BenetTopLeftX" for hierarchy "Benet_Block:inst14|BenetTopLeftX:inst5"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftX.v Line: 49
Info (12130): Elaborated megafunction instantiation "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftX.v Line: 49
Info (12133): Instantiated megafunction "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftX.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "270"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=BTLX"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_el8.tdf
    Info (12023): Found entity 1: lpm_constant_el8 File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_el8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_el8" for hierarchy "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_el8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_el8.tdf Line: 31
Info (12133): Instantiated megafunction "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_el8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00100001110"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1112820824"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Benet_Block:inst14|BenetTopLeftX:inst5|lpm_constant:LPM_CONSTANT_component|lpm_constant_el8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "BenetTopLeftY" for hierarchy "Benet_Block:inst14|BenetTopLeftY:inst4"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftY.v Line: 49
Info (12130): Elaborated megafunction instantiation "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftY.v Line: 49
Info (12133): Instantiated megafunction "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/BenetTopLeftY.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "30"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=BTLY"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_fl8.tdf
    Info (12023): Found entity 1: lpm_constant_fl8 File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_fl8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_fl8" for hierarchy "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_fl8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_fl8.tdf Line: 31
Info (12133): Instantiated megafunction "Benet_Block:inst14|BenetTopLeftY:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_fl8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_constant_fl8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000011110"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1112820825"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:inst23"
Info (12128): Elaborating entity "timeCounter" for hierarchy "Timer:inst23|timeCounter:inst"
Warning (10230): Verilog HDL assignment warning at timeCounter.sv(29): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/timeCounter.sv Line: 29
Warning (10230): Verilog HDL assignment warning at timeCounter.sv(33): truncated value with size 32 to match size of target (4) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/timeCounter.sv Line: 33
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "Timer:inst23|one_sec_counter:inst1"
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:inst18"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "AUDIO:inst18|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "AUDIO:inst18|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "AUDIO:inst18|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/AUDIO/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "AUDIO:inst18|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "AUDIO:inst18|ToneDecoder:inst4"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst24"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.08.31.17:44:44 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "corona_Block:inst17|corona_positions_collision:inst3|Mod0" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 56
Info (12130): Elaborated megafunction instantiation "corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 56
Info (12133): Instantiated megafunction "corona_Block:inst17|corona_positions_collision:inst3|lpm_divide:Mod0" with the following parameter: File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/corona_position_collision.sv Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/db/alt_u_div_mse.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/RTL/VGA/smileyface_moveCollision.sv Line: 140
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/output_files/Lab1Demo.map.smsg
Info (35026): Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 268 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 10240 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 10160 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Tue Aug 31 17:47:45 2021
    Info: Elapsed time: 00:03:51
    Info: Total CPU time (on all processors): 00:04:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ron/Desktop/Studies/Semester 6/EE_Lab1/EE_LAB1_PROJ/Proj/output_files/Lab1Demo.map.smsg.


