#atypes for haswell
bandwidth
	CPU_CLK_UNHALTED.THREAD:sa=2000000
	CPU_CLK_UNHALTED.REF_TSC:sa=2000000
	INST_RETIRED.ANY:sa=2000000
	UOPS_RETIRED.ALL:sa=2000003
	L2_RQSTS.MISS:sa=200003
	MEM_UOPS_RETIRED.ALL_LOADS_PS:sa=100003
	MEM_UOPS_RETIRED.ALL_STORES_PS:sa=200003
	MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4:sa=10003
	CYCLE_ACTIVITY.CYCLES_NO_EXECUTE:sa=2000003
	CYCLE_ACTIVITY.STALLS_L1D_PENDING:sa=2000003
	CYCLE_ACTIVITY.STALLS_LDM_PENDING:sa=2000003
	CYCLE_ACTIVITY.STALLS_L2_PENDING:sa=2000003
	IDQ_UOPS_NOT_DELIVERED.CORE:sa=2000003
	INT_MISC.RECOVERY_CYCLES:sa=2000003
	MEM_LOAD_UOPS_RETIRED.L3_HIT_PS:sa=50003
	MEM_LOAD_UOPS_RETIRED.L3_MISS_PS:sa=50003
	OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD:sa=2000003
	OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD:cmask=6:sa=2000003
	RESOURCE_STALLS.SB:sa=2000003
	RS_EVENTS.EMPTY_CYCLES:sa=2000003
	UOPS_EXECUTED.CORE_CYCLES_GE_1:sa=2000003
	UOPS_EXECUTED.CORE_CYCLES_GE_2:sa=2000003
	UOPS_EXECUTED.CORE_CYCLES_GE_3:sa=2000003
	UOPS_ISSUED.ANY:sa=2000003
	UOPS_RETIRED.RETIRE_SLOTS:sa=2000003
	IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE:sa=2000003
general_exploration
	CPU_CLK_UNHALTED.THREAD:sa=2000000
	CPU_CLK_UNHALTED.REF_TSC:sa=2000000
	INST_RETIRED.ANY:sa=2000000
	ARITH.DIVIDER_UOPS
	BACLEARS.ANY
	BR_MISP_RETIRED.ALL_BRANCHES_PS
	CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE:sa=10003
	CPU_CLK_UNHALTED.REF_XCLK:sa=10003
	CPU_CLK_UNHALTED.THREAD_P
	CYCLE_ACTIVITY.CYCLES_NO_EXECUTE
	CYCLE_ACTIVITY.STALLS_L1D_PENDING
	CYCLE_ACTIVITY.STALLS_L2_PENDING
	CYCLE_ACTIVITY.STALLS_LDM_PENDING
	DSB2MITE_SWITCHES.PENALTY_CYCLES
	DTLB_LOAD_MISSES.STLB_HIT
	DTLB_LOAD_MISSES.WALK_DURATION
	DTLB_STORE_MISSES.STLB_HIT
	DTLB_STORE_MISSES.WALK_DURATION
	ICACHE.IFDATA_STALL
	IDQ.ALL_DSB_CYCLES_4_UOPS
	IDQ.ALL_DSB_CYCLES_ANY_UOPS
	IDQ.ALL_MITE_CYCLES_4_UOPS
	IDQ.ALL_MITE_CYCLES_ANY_UOPS
	IDQ.DSB_UOPS
	IDQ.MITE_UOPS
	IDQ.MS_SWITCHES
	IDQ.MS_UOPS
	IDQ_UOPS_NOT_DELIVERED.CORE
	IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE
	ILD_STALL.LCP
	INST_RETIRED.PREC_DIST
	INT_MISC.RECOVERY_CYCLES
	ITLB_MISSES.STLB_HIT
	ITLB_MISSES.WALK_COMPLETED
	ITLB_MISSES.WALK_DURATION
	L1D_PEND_MISS.PENDING
	L1D_PEND_MISS.REQUEST_FB_FULL:cmask=1
	L2_RQSTS.RFO_HIT
	LD_BLOCKS.NO_SR
	LD_BLOCKS.STORE_FORWARD
	LD_BLOCKS_PARTIAL.ADDRESS_ALIAS
	LSD.CYCLES_4_UOPS
	LSD.CYCLES_ACTIVE
	LSD.UOPS
	MACHINE_CLEARS.COUNT
	MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM_PS
	MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT_PS
	MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS_PS
	MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS
	MEM_LOAD_UOPS_RETIRED.L1_HIT_PS
	MEM_LOAD_UOPS_RETIRED.L1_MISS
	MEM_LOAD_UOPS_RETIRED.L2_HIT_PS
	MEM_LOAD_UOPS_RETIRED.L3_HIT_PS
	MEM_LOAD_UOPS_RETIRED.L3_MISS_PS
	MEM_UOPS_RETIRED.ALL_STORES_PS
	MEM_UOPS_RETIRED.LOCK_LOADS_PS
	MEM_UOPS_RETIRED.SPLIT_LOADS_PS
	MEM_UOPS_RETIRED.SPLIT_STORES_PS
	MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS
	MEM_UOPS_RETIRED.STLB_MISS_STORES_PS
	OFFCORE_REQUESTS_BUFFER.SQ_FULL
	OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:cmask=6
	OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD
	OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO
	OTHER_ASSISTS.ANY_WB_ASSIST
	RESOURCE_STALLS.SB
	RS_EVENTS.EMPTY_CYCLES
	RS_EVENTS.EMPTY_END
	UOPS_DISPATCHED_PORT.PORT_0
	UOPS_DISPATCHED_PORT.PORT_1
	UOPS_DISPATCHED_PORT.PORT_2
	UOPS_DISPATCHED_PORT.PORT_3
	UOPS_DISPATCHED_PORT.PORT_4
	UOPS_DISPATCHED_PORT.PORT_5
	UOPS_DISPATCHED_PORT.PORT_6
	UOPS_DISPATCHED_PORT.PORT_7
	UOPS_EXECUTED.CORE:cmask=1
	UOPS_EXECUTED.CORE:cmask=2
	UOPS_EXECUTED.CORE:cmask=3
	UOPS_ISSUED.ANY
	UOPS_RETIRED.RETIRE_SLOTS
	OFFCORE_RESPONSE:request=DEMAND_RFO:response=L3_HIT.HITM_OTHER_CORE