0.7
2020.2
May 22 2024
19:03:11
D:/Studies/10_Projects/Digital Design Projects/Verilog/3_halfAdder/3_halfAdder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/Studies/10_Projects/Digital Design Projects/Verilog/3_halfAdder/3_halfAdder.srcs/sim_1/new/halfAdderTb.v,1731505922,verilog,,,,halfAdderTb,,,,,,,,
D:/Studies/10_Projects/Digital Design Projects/Verilog/3_halfAdder/3_halfAdder.srcs/sources_1/new/halfAdder.v,1731505721,verilog,,D:/Studies/10_Projects/Digital Design Projects/Verilog/3_halfAdder/3_halfAdder.srcs/sim_1/new/halfAdderTb.v,,halfAdder,,,,,,,,
