timestamp 1749552768
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use rseg_3_2 rseg_3_2_0 1 0 6697 0 1 -236
use rseg_3_1 rseg_3_1_0 1 0 8107 0 1 -107
use pin_8_odd_right_ipo pin_8_odd_right_ipo_0 1 0 1386 0 1 -667
use pin_8_odd_ipo_seg_2 pin_8_odd_ipo_0 1 0 -1281 0 1 -990
use pin_8_even_right_ipo pin_8_even_right_ipo_0 1 0 0 0 1 0
use pin_8_even_ipo pin_8_even_ipo_0 1 0 -1543 0 1 -970
port "v14" 14 16974 -2322 16974 -2322 m1
port "v12" 12 17062 -2322 17062 -2322 m1
port "v10" 10 17150 -2322 17150 -2322 m1
port "v1" 1 12934 -2322 12934 -2322 m1
port "v2" 2 14426 -2322 14426 -2322 m1
port "v3" 3 12846 -2322 12846 -2322 m1
port "v4" 4 14514 -2322 14514 -2322 m1
port "v5" 5 12758 -2322 12758 -2322 m1
port "v6" 6 14602 -2322 14602 -2322 m1
port "v7" 7 12670 -2322 12670 -2322 m1
port "v8" 8 14690 -2322 14690 -2322 m1
port "v9" 9 14778 -2322 14778 -2322 m1
port "v11" 11 14866 -2322 14866 -2322 m1
port "v13" 13 14954 -2322 14954 -2322 m1
port "v15" 15 15042 -2322 15042 -2322 m1
port "v0" 0 12478 -2584 12478 -2584 m2
port "v16" 16 16886 -2322 16886 -2322 m1
port "gnd" 17 12514 -5342 12514 -5342 li
node "v14" 0 0 16974 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v12" 0 0 17062 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v10" 0 0 17150 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v1" 0 0 12934 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v2" 0 0 14426 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v3" 0 0 12846 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v4" 0 0 14514 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v5" 0 0 12758 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v6" 0 0 14602 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v7" 0 0 12670 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v8" 0 0 14690 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v9" 0 0 14778 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v11" 0 0 14866 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v13" 0 0 14954 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v15" 0 0 15042 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14684_n4852#" 0 0 14684 -4852 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v0" 0 0 12478 -2584 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v16" 0 0 16886 -2322 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 12514 -5342 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_even_right_ipo_0/VSUBS" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_n958#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_n958#" "pin_8_even_ipo_0/VSUBS"
merge "pin_8_even_ipo_0/VSUBS" "pin_8_odd_right_ipo_0/VSUBS"
merge "pin_8_odd_right_ipo_0/VSUBS" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_n733#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_n733#" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_526#"
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_526#" "pin_8_odd_ipo_0/VSUBS"
merge "pin_8_odd_ipo_0/VSUBS" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_301#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_301#" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_n810#"
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_n810#" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_n799#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_n799#" "rseg_3_2_0/VSUBS"
merge "rseg_3_2_0/VSUBS" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_378#"
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_378#" "rseg_3_1_0/VSUBS"
merge "rseg_3_1_0/VSUBS" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_367#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_367#" "gnd"
merge "pin_8_even_ipo_0/pin_8_even_0/m1_1575_2955#" "pin_8_odd_ipo_0/m1_15007_n958#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_odd_ipo_0/m1_15007_n958#" "pin_8_odd_right_ipo_0/m1_13304_n1473#"
merge "pin_8_odd_right_ipo_0/m1_13304_n1473#" "rseg_3_2_0/XR9/a_n141_n810#"
merge "rseg_3_2_0/XR9/a_n141_n810#" "v8"
merge "v8" "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10099_n17360#"
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10099_n17360#" "m1_14684_n4852#"
merge "pin_8_odd_ipo_0/pin_8_odd_0/m1_529_2955#" "rseg_3_1_0/m1_4827_n2539#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/m1_4827_n2539#" "v1"
merge "pin_8_even_right_ipo_0/pin_8_even_rigth_0/m1_2907_2955#" "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10032_n16388#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10032_n16388#" "v14"
merge "pin_8_odd_ipo_0/m2_15083_n1040#" "pin_8_odd_right_ipo_0/pin_8_odd_right_0/m1_1399_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_odd_right_ipo_0/pin_8_odd_right_0/m1_1399_2955#" "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10032_n16388#"
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10032_n16388#" "v4"
merge "pin_8_odd_ipo_0/pin_8_odd_0/m1_265_2955#" "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_10133_n16383#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_10133_n16383#" "v3"
merge "pin_8_odd_ipo_0/pin_8_odd_0/m1_441_3065#" "rseg_3_1_0/XR1/a_n141_n733#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/XR1/a_n141_n733#" "v0"
merge "pin_8_odd_ipo_0/m2_15083_n1216#" "pin_8_odd_right_ipo_0/pin_8_odd_right_0/m1_1311_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_odd_right_ipo_0/pin_8_odd_right_0/m1_1311_2955#" "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_9944_n15740#"
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_9944_n15740#" "v2"
merge "pin_8_even_ipo_0/pin_8_even_0/m1_2279_2955#" "rseg_3_2_0/XR16/a_n141_526#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/XR16/a_n141_526#" "v15"
merge "pin_8_odd_ipo_0/pin_8_odd_0/m1_89_2955#" "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_9957_n17679#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_9957_n17679#" "v7"
merge "pin_8_odd_ipo_0/pin_8_odd_0/m1_177_2955#" "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_10045_n17031#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_10045_n17031#" "v5"
merge "pin_8_odd_ipo_0/m2_15083_n864#" "pin_8_odd_right_ipo_0/pin_8_odd_right_0/m1_1487_2955#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_odd_right_ipo_0/pin_8_odd_right_0/m1_1487_2955#" "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10058_n17036#"
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10058_n17036#" "v6"
merge "pin_8_even_ipo_0/m2_17454_n972#" "pin_8_even_right_ipo_0/m2_16101_n1942#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_even_ipo_0/m1_17377_n1236#" "pin_8_even_right_ipo_0/m1_16101_n2206#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_even_right_ipo_0/m1_16101_n2206#" "rseg_3_2_0/XR16/a_n141_n958#"
merge "rseg_3_2_0/XR16/a_n141_n958#" "v16"
merge "pin_8_even_ipo_0/pin_8_even_0/m1_1751_2955#" "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_10045_n17031#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_10045_n17031#" "v11"
merge "pin_8_even_right_ipo_0/pin_8_even_rigth_0/m1_3083_2955#" "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10099_n17684#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10099_n17684#" "v10"
merge "pin_8_even_ipo_0/pin_8_even_0/m1_1663_2955#" "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_9957_n17679#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_9957_n17679#" "v9"
merge "pin_8_even_right_ipo_0/pin_8_even_rigth_0/m1_2995_2955#" "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10058_n17036#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10058_n17036#" "v12"
merge "pin_8_even_ipo_0/pin_8_even_0/m1_1839_2955#" "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_10133_n16383#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_10133_n16383#" "v13"
merge "pin_8_even_ipo_0/m2_17454_n1060#" "pin_8_even_right_ipo_0/m2_16101_n2030#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pin_8_even_ipo_0/m2_17454_n1148#" "pin_8_even_right_ipo_0/m2_16101_n2118#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
