---
layout: post
title: zsim
date: 2024-11-18 00:00:00
description:
tags:
categories: notes
tabs: true
thumbnail:
mermaid:
  enabled: true
  zoomable: true
toc:
  beginning: true
  # sidebar: left
pretty_table: true
tikzjax: true
pseudocode: true
---

# ZSim

## Basics

> reference: [micro48-tutorial](https://zsim.csail.mit.edu/tutorial/), [zsim-isca-paper](https://dl.acm.org/doi/10.1145/2508148.2485963)

### Motivation

> why not use gem5? why not FPGA?

* speed: gem5 ~200(?, to be verified) KIPS v.s. zsim 10s-1000s MIPS
* ease of use: compared to FPGA emulation

### Concepts

* gem5: full event-driven emulation
* zsim: DBT-based instruction-driven core + event-driven uncore

Dynamic Binary Translation (DBT) by [Intel Pin](https://software.intel.com/sites/landingpage/pintool/docs/98484/Pin/html/index.html) provides **free functional model**.

<div class="row mt-3">
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.liquid loading="eager" path="assets/img/in_posts/2024-11-18-zsim-overview.png" class="img-fluid rounded z-depth-1" zoomable=true %}
    </div>
</div>
<div class="caption">
  zsim overview
</div>

#### Bound-Weave Parallelization

> not dived into this yet.
{: .block-warning}

#### Problems:

* ZSim does badly for systems or workloads with frequent path-altering interference (e.g., fine-grained message-passing across whole chip)
  * does it matter for CGRA-like systems?

### Organization

`libzsim.so` (pintool) + `zsim` (harness)

## Case study: Tartan

> todo
{: .block-warning}