// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="RadixSort,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.585000,HLS_SYN_LAT=865029,HLS_SYN_TPT=none,HLS_SYN_MEM=260,HLS_SYN_DSP=0,HLS_SYN_FF=582,HLS_SYN_LUT=1512,HLS_VERSION=2019_1}" *)

module RadixSort (
        ap_clk,
        ap_rst,
        clk,
        e_dout,
        e_empty_n,
        e_read,
        s_din,
        s_full_n,
        s_write
);


input   ap_clk;
input   ap_rst;
input   clk;
input  [31:0] e_dout;
input   e_empty_n;
output   e_read;
output  [31:0] s_din;
input   s_full_n;
output   s_write;

wire   [31:0] RadixSort_array1_V_q0;
wire   [31:0] RadixSort_array2_V_q0;
wire   [15:0] grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_address0;
wire    grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_ce0;
wire    grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_we0;
wire   [31:0] grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_d0;
wire   [15:0] grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_address0;
wire    grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_ce0;
wire    grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_we0;
wire   [31:0] grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_d0;
wire    grp_RadixSort_do_sort_fu_54_e_read;
wire   [31:0] grp_RadixSort_do_sort_fu_54_s_din;
wire    grp_RadixSort_do_sort_fu_54_s_write;

RadixSort_RadixSofYi #(
    .DataWidth( 32 ),
    .AddressRange( 64000 ),
    .AddressWidth( 16 ))
RadixSort_array1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_address0),
    .ce0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_ce0),
    .we0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_we0),
    .d0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_d0),
    .q0(RadixSort_array1_V_q0)
);

RadixSort_RadixSofYi #(
    .DataWidth( 32 ),
    .AddressRange( 64000 ),
    .AddressWidth( 16 ))
RadixSort_array2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_address0),
    .ce0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_ce0),
    .we0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_we0),
    .d0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_d0),
    .q0(RadixSort_array2_V_q0)
);

RadixSort_do_sort grp_RadixSort_do_sort_fu_54(
    .ap_clk(clk),
    .ap_rst(ap_rst),
    .RadixSort_array1_V_address0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_address0),
    .RadixSort_array1_V_ce0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_ce0),
    .RadixSort_array1_V_we0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_we0),
    .RadixSort_array1_V_d0(grp_RadixSort_do_sort_fu_54_RadixSort_array1_V_d0),
    .RadixSort_array1_V_q0(RadixSort_array1_V_q0),
    .RadixSort_array2_V_address0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_address0),
    .RadixSort_array2_V_ce0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_ce0),
    .RadixSort_array2_V_we0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_we0),
    .RadixSort_array2_V_d0(grp_RadixSort_do_sort_fu_54_RadixSort_array2_V_d0),
    .RadixSort_array2_V_q0(RadixSort_array2_V_q0),
    .e_dout(e_dout),
    .e_empty_n(e_empty_n),
    .e_read(grp_RadixSort_do_sort_fu_54_e_read),
    .s_din(grp_RadixSort_do_sort_fu_54_s_din),
    .s_full_n(s_full_n),
    .s_write(grp_RadixSort_do_sort_fu_54_s_write)
);

assign e_read = grp_RadixSort_do_sort_fu_54_e_read;

assign s_din = grp_RadixSort_do_sort_fu_54_s_din;

assign s_write = grp_RadixSort_do_sort_fu_54_s_write;

endmodule //RadixSort
