<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: RISC-V-main/rtl/as_rv32i_alu.v Source File</title>
<link href="tabs.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.vss" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.vss" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__alu_8v_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">as_rv32i_alu.v</div></div>
</div><!--header-->
<div class="contents">
<a href="as__rv32i__alu_8v.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span>//////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span>// Company: UQAC</div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span>// Engineer: SHACHA</div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span>// </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span>// Create Date: 08/07/2023 12:05:47 AM</div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span>// Design Name: </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span>// Module Name: as_rv32i_alu</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span>// Project Name: </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span>// Target Devices: </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span>// Tool Versions: </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span>// Description: Pipeline Stage 3 executes instruction [EXECUTE STAGE]</div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>/* </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>   During the pipeline&#39;s execute step, the as_rv32i_alu module acts as the RISC-V core&#39;s Arithmetic Logic Unit (ALU).</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>   The ALU is in charge of carrying out arithmetic, logic, and comparison operations based on the instructions and operands supplied.</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>   This module is an essential component of the RISC-V core since it processes instructions and computes the results needed for programme execution.</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>   Among the functions are:</div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    1. Operand Selection: Depending on the opcode, the module first selects the relevant operands for the ALU operation. The programme counter (PC) or the value of the first source register (rs1) can be operand A, whereas operand B can be either the second source register (rs2) or an instantaneous value.</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    2. ALU Operation: Depending on the instruction type, the ALU executes various operations such as ADD, SUB, SLT, SLTU, XOR, OR, AND, SLL, SRL, SRA, EQ, NEQ, GE, and GEU. The ALU operation&#39;s result is saved in the y_d register.</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    3. Branch and Jump Handling: The module computes the next PC value based on the kind of instruction (e.g., branch, jump, or jump-and-link). It also creates the o_change_pc signal, which indicates whether or not the PC needs to jump to a different address.</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    4. Register Writeback: Based on the instruction type, the module computes the value to be written back to the destination register (rd) and sets the relevant control signals (o_wr_rd and o_rd_valid). For example, it prevents branch or store instructions from writing to the destination register.</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    5. Stalling and Flushing: The ALU manages pipeline stalling and flushing. Because accessing data memory may require numerous cycles, it generates the o_stall_from_alu signal to stall the memory-access stage for load/store instructions. Based on the input signals, it also handles pipeline stalls and flushes (i_stall, i_force_stall, and i_flush).</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>*/</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>// Dependencies: </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>// </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>// Revision:</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>// Revision 0.01 - File Created</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>// Additional Comments:</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>// </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>//////////////////////////////////////////////////////////////////////////////////</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>`timescale 1ns / 1ps</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>`default_nettype none</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>`include &quot;as_rv32i_header.vh&quot;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>module as_rv32i_alu(</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    input wire i_clk,i_rst_n,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    input wire[`ALU_WIDTH-1:0] i_alu,               //  ALU operation type from previous stage</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    input wire[4:0] i_rs1_addr,                     //  Address for register source 1</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    output reg[4:0] o_rs1_addr,                     //  Address for register source 1</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    input wire[31:0] i_rs1,                         //  Source register 1 value</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    output reg[31:0] o_rs1,                         //  Source register 1 value</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    input wire[31:0] i_rs2,                         //  Source register 2 value</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    output reg[31:0] o_rs2,                         //  Source register 2 value</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    input wire[31:0] i_imm,                         //  Immediate value from previous stage</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    output reg[11:0] o_imm,                         //  Immediate value</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    input wire[2:0] i_funct3,                       //  Function type from previous stage</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    output reg[2:0] o_funct3,                       //  Function type</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    input wire[`OPCODE_WIDTH-1:0] i_opcode,         //  Opcode type from previous stage</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    output reg[`OPCODE_WIDTH-1:0] o_opcode,         //  Opcode type </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    input wire[`EXCEPTION_WIDTH-1:0] i_exception,   //  Exception from decoder stage</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    output reg[`EXCEPTION_WIDTH-1:0] o_exception,   //  Exception: illegal inst,ecall,ebreak,mret</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    output reg[31:0] o_y,                           //  Result of arithmetic operation</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    /// PC Control ///</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    input wire[31:0] i_pc,      // Program Counter</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    output reg[31:0] o_pc,      // pc register in pipeline</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    output reg[31:0] o_next_pc, // New pc value</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    output reg o_change_pc,     // High if pc needs to branch</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    /// Basereg Control ///</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    output reg o_wr_rd,         // Write rd to the base reg if enabled</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    input wire[4:0] i_rd_addr,  // Address for destination register (from previous stage)</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    output reg[4:0] o_rd_addr,  // Address for destination register</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    output reg[31:0] o_rd,      // Value to be written back to destination register</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    output reg o_rd_valid,      // High if o_rd is valid (not load nor csr instruction)</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    /// Pipeline Control ///</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    output reg o_stall_from_alu,    // Prepare to stall next stage(memory-access stage) for load/store instruction</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    input wire i_ce,                // Input clk enable for pipeline stalling of this stage</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    output reg o_ce,                // Output clk enable for pipeline stalling of next stage</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    input wire i_stall,             // Informs this stage to stall</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    input wire i_force_stall,       // Force this stage to stall</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    output reg o_stall,             // Informs pipeline to stall</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    input wire i_flush,             // Flush this stage</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    output reg o_flush              // Flush previous stages</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    wire alu_add = i_alu[`ADD];</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    wire alu_sub = i_alu[`SUB];</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    wire alu_slt = i_alu[`SLT];</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    wire alu_sltu = i_alu[`SLTU];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    wire alu_xor = i_alu[`XOR];</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    wire alu_or = i_alu[`OR];</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    wire alu_and = i_alu[`AND];</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    wire alu_sll = i_alu[`SLL];</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    wire alu_srl = i_alu[`SRL];</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    wire alu_sra = i_alu[`SRA];</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    wire alu_eq = i_alu[`EQ];</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    wire alu_neq = i_alu[`NEQ];</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    wire alu_ge = i_alu[`GE];</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    wire alu_geu = i_alu[`GEU];</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    wire opcode_rtype = i_opcode[`RTYPE];</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    wire opcode_itype = i_opcode[`ITYPE];</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    wire opcode_load = i_opcode[`LOAD];</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    wire opcode_store = i_opcode[`STORE];</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    wire opcode_branch = i_opcode[`BRANCH];</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    wire opcode_jal = i_opcode[`JAL];</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    wire opcode_jalr = i_opcode[`JALR];</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    wire opcode_lui = i_opcode[`LUI];</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    wire opcode_auipc = i_opcode[`AUIPC];</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    wire opcode_system = i_opcode[`SYSTEM];</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    wire opcode_fence = i_opcode[`FENCE];</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    // ALU Internal Registers</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    reg[31:0] a;    // Operand A</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    reg[31:0] b;    // Operand B</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    reg[31:0] y_d;  // ALU output</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    reg[31:0] rd_d; // Next value to be written back to destination register</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    reg wr_rd_d;    // Write rd to basereg if enabled</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    reg rd_valid_d; // High if rd is valid (not load nor csr instruction)</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    reg[31:0] a_pc;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    wire[31:0] sum;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    wire stall_bit = o_stall || i_stall;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    // Register the output of i_alu</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    always @(posedge i_clk, negedge i_rst_n) begin</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        if(!i_rst_n) begin</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>            o_exception &lt;= 0;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>            o_ce &lt;= 0;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>            o_stall_from_alu &lt;= 0;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>        end</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        else begin</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>            if(i_ce &amp;&amp; !stall_bit) begin // Update register only if this stage is enabled</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                o_opcode         &lt;= i_opcode;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                o_exception      &lt;= i_exception;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                o_y              &lt;= y_d; </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                o_rs1_addr       &lt;= i_rs1_addr;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                o_rs1            &lt;= i_rs1;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                o_rs2            &lt;= i_rs2;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                o_rd_addr        &lt;= i_rd_addr;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                o_imm            &lt;= i_imm[11:0];</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                o_funct3         &lt;= i_funct3;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                o_rd             &lt;= rd_d;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>                o_rd_valid       &lt;= rd_valid_d;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>                o_wr_rd          &lt;= wr_rd_d;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                o_stall_from_alu &lt;= i_opcode[`STORE] || i_opcode[`LOAD]; // Stall next stage(4th memory-access stage) when need to store/load since accessing data memory usually takes more than 1 cycle</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                o_pc             &lt;= i_pc;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>            end</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>            if(i_flush &amp;&amp; !stall_bit) begin // Flush this stage so clock-enable of next stage is disabled at next clock cycle</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                o_ce &lt;= 0;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>            end</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>            else if(!stall_bit) begin // Clock-enable will change only when not stalled</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                o_ce &lt;= i_ce;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>            end</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>            else if(stall_bit &amp;&amp; !i_stall) o_ce &lt;= 0; // If this stage is stalled but the next stage is not, disable the following stage&#39;s clock enablement at the next clock cycle (pipeline bubble).</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        end</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    end </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    // Determine operation used then compute for y (ALU output)</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    always @* begin  </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        y_d = 0;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        a = (opcode_jal || opcode_auipc)? i_pc:i_rs1;  // a can either be pc or rs1</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        b = (opcode_rtype || opcode_branch)? i_rs2:i_imm; // b can either be rs2 or imm </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>        if(alu_add) y_d = a + b;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        if(alu_sub) y_d = a - b;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        if(alu_slt || alu_sltu) begin</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            y_d = {31&#39;b0, (a &lt; b)};</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            if(alu_slt) y_d = (a[31] ^ b[31])? {31&#39;b0,a[31]}:y_d;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        end </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>        if(alu_xor) y_d = a ^ b;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        if(alu_or)  y_d = a | b;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        if(alu_and) y_d = a &amp; b;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        if(alu_sll) y_d = a &lt;&lt; b[4:0];</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        if(alu_srl) y_d = a &gt;&gt; b[4:0];</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>        if(alu_sra) y_d = $signed(a) &gt;&gt;&gt; b[4:0];</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        if(alu_eq || alu_neq) begin</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>            y_d = {31&#39;b0, (a == b)};</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>            if(alu_neq) y_d = {31&#39;b0,!y_d[0]};</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>        end</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>        if(alu_ge || alu_geu) begin</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            y_d = {31&#39;b0, (a &gt;= b)};</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>            if(alu_ge) y_d = (a[31] ^ b[31])? {31&#39;b0, b[31]}:y_d;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>        end</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    end</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    assign sum = a_pc + i_imm; // Share adder for all addition operation for less resource utilization</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    // Determine o_rd to be saved to basereg and next value of PC</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    always @* begin</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        o_flush = i_flush; // Flush this stage along with the previous stages</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>        rd_d = 0;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>        rd_valid_d = 0;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>        o_change_pc = 0;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>        o_next_pc = 0;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        wr_rd_d = 0;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        a_pc = i_pc;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>        if(!i_flush) begin</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>            if(opcode_rtype || opcode_itype) rd_d = y_d;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>            if(opcode_branch &amp;&amp; y_d[0]) begin</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                    o_next_pc = sum;    // Branch if value of ALU is 1(true)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                    o_change_pc = i_ce; // Change PC when ce of this stage is high (o_change_pc is valid)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                    o_flush = i_ce;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>            end</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>            if(opcode_jal || opcode_jalr) begin</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                if(opcode_jalr) a_pc = i_rs1;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                o_next_pc = sum;    // Jump to new PC</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                o_change_pc = i_ce; // Change PC when ce of this stage is high (make o_change_pc valid)</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                o_flush = i_ce;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                rd_d = i_pc + 4;    // Register the next pc value to destination register</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>            end </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>        end</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        if(opcode_lui) rd_d = i_imm;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        if(opcode_auipc) rd_d = sum;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        if(opcode_branch || opcode_store || (opcode_system &amp;&amp; i_funct3 == 0) || opcode_fence ) wr_rd_d = 0; // i_funct3 == 0 are the non-csr system instructions </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        else wr_rd_d = 1; // Always write to the destination reg except when instruction is BRANCH or STORE or SYSTEM(except CSR system instruction)  </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        if(opcode_load || (opcode_system &amp;&amp; i_funct3!=0)) rd_valid_d = 0;  // Value of o_rd for load and CSR write is not yet available at this stage</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>        else rd_valid_d = 1;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>        // Stall logic (stall when upper stages are stalled, when forced to stall, or when needs to flush previous stages but are still stalled)</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        o_stall = (i_stall || i_force_stall) &amp;&amp; !i_flush; // Stall when alu needs wait time</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    end</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    /********************************** TO DO: Formal Verification | Yosys *********************************/</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    `ifdef FORMAL</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        // Assumption on inputs (not more than one opcode and alu operation is high)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>        wire[4:0] f_alu=i_alu[`ADD]+i_alu[`SUB]+i_alu[`SLT]+i_alu[`SLTU]+i_alu[`XOR]+i_alu[`OR]+i_alu[`AND]+i_alu[`SLL]+i_alu[`SRL]+i_alu[`SRA]+i_alu[`EQ]+i_alu[`NEQ]+i_alu[`GE]+i_alu[`GEU]+0;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        wire[4:0] f_opcode=i_opcode[`RTYPE]+i_opcode[`ITYPE]+i_opcode[`LOAD]+i_opcode[`STORE]+i_opcode[`BRANCH]+i_opcode[`JAL]+i_opcode[`JALR]+i_opcode[`LUI]+i_opcode[`AUIPC]+i_opcode[`SYSTEM]+i_opcode[`FENCE];</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        always @* begin</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>            assume(f_alu &lt;= 1);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>            assume(f_opcode &lt;= 1);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        end</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>        // verify all operations with $signed/$unsigned distinctions</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>        always @* begin </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>            if(i_alu[`SLTU]) assert(y_d[0] == $unsigned(a) &lt; $unsigned(b));</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>            if(i_alu[`SLT])  assert(y_d[0] == $signed(a) &lt; $signed(b));</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>            if(i_alu[`SLL])  assert($unsigned(y_d) == $unsigned(a) &lt;&lt; $unsigned(b[4:0]));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>            if(i_alu[`SRL])  assert($unsigned(y_d) == $unsigned(a) &gt;&gt; $unsigned(b[4:0]));</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>            if(i_alu[`SRA])  assert($signed(y_d) == ($signed(a) &gt;&gt;&gt; $unsigned(b[4:0])));</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>            if(i_alu[`GEU])  assert(y_d[0] == ($unsigned(a) &gt;= $unsigned(b)));</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>            if(i_alu[`GE])   assert(y_d[0] == ($signed(a) &gt;= $signed(b)));</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        end</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    `endif</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    /********************************************************************************************************/</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>endmodule</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_2820ad9171bf05546b333ebb8bc9bb96.html">rtl</a></li><li class="navelem"><a class="el" href="as__rv32i__alu_8v.html">as_rv32i_alu.v</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
