
==========oOOOo===========================================oOOOo==========
=  HqFpga(TM) 版本3.0.5 (Summer 2024) Build FT091024
=  SEALION系列FPGA开发软件
=  西安智多晶微电子有限公司 (isilicontech.com)             _@)
 _________________________________________________________/ (
<_________________________________________________________  {}@8@@8@(*)
                                                          \_(
=  版权所有 (c) 2020-2025 XiST 智多晶                      @)
=  保留一切权利.
=========================================================================
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(11), 在数字 00 中出现冗余数字位.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(12), 在数字 01 中出现冗余数字位.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(13), 在数字 11 中出现冗余数字位.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(14), 在数字 10 中出现冗余数字位.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:checkConstraintsSilent:END
[> runSynthesisCmdPublic "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj"
logSeg:import:Begin
Info: 加载器件信息(SA5Z-30-D1-8U213C)....
Info:   加载功能信息....
Info:   加载时序信息....
Info:   加载物理信息....
Info: 器件加载成功.

#=============oOOOo================oOOOo=============
# 设计分析
#====================================================
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(11), 在数字 00 中出现冗余数字位.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(12), 在数字 01 中出现冗余数字位.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(13), 在数字 11 中出现冗余数字位.
WARN(SFE-W-13): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(14), 在数字 10 中出现冗余数字位.
####
Info: 设计分析执行时间 : 0 秒.
####

#=============oOOOo================oOOOo=============
# 寄存器传输级综合(RTL Synthesis)
#====================================================
Info: 开始MUX优化.
Info: 完成MUX优化.
Info: 设计顶层模块设置为 "baud_pulse_gen".
Info: 开始逻辑优化.
Info:     Total number of literals before LO: 283.
Info:   正在优化 view : baud_pulse_gen.
Info:     逻辑优化前literals数 : 197.
Info:     LO 循环 1 : literal数 从 197 到 167.
Info:     逻辑优化后literals数 : 167.
Info: 完成逻辑优化.
####
Info: RTL综合执行时间 : 1 秒.
####

#=============oOOOo================oOOOo=============
# 时序驱动优化与映射
#====================================================
Info: 开始时序驱动优化.
Info:   未发现时序约束，跳过本优化.
Info: 完成时序驱动优化.
Info: 插入了 4 个输入/输出单元.
Info: 开始工艺映射.
Info:   网表预处理....
Info:   计算锥(Cone)....
Info:   计算覆盖(Cover)....
Info:   生成LUT网表..
Info:   网表后处理....
Info: 完成工艺映射.
Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 时序驱动优化及映射执行时间 : 0 秒.
####
Info: 输出网表报告到文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\hq_run\_import.rpt_chs中.
logSeg:import:End
FLAG:synthesisDone
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> runSynthesisCmdPublic "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj"
logSeg:import:Begin
Info: 加载器件信息(SA5Z-30-D1-8U213C)....
Info:   加载功能信息....
Info:   加载时序信息....
Info:   加载物理信息....
Info: 器件加载成功.

#=============oOOOo================oOOOo=============
# 设计分析
#====================================================
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
####
Info: 设计分析执行时间 : 0 秒.
####

#=============oOOOo================oOOOo=============
# 寄存器传输级综合(RTL Synthesis)
#====================================================
Info: 开始MUX优化.
Info: 完成MUX优化.
Info: 设计顶层模块设置为 "baud_pulse_gen".
Info: 开始逻辑优化.
Info:     Total number of literals before LO: 283.
Info:   正在优化 view : baud_pulse_gen.
Info:     逻辑优化前literals数 : 197.
Info:     LO 循环 1 : literal数 从 197 到 167.
Info:     逻辑优化后literals数 : 167.
Info: 完成逻辑优化.
####
Info: RTL综合执行时间 : 0 秒.
####

#=============oOOOo================oOOOo=============
# 时序驱动优化与映射
#====================================================
Info: 开始时序驱动优化.
Info:   未发现时序约束，跳过本优化.
Info: 完成时序驱动优化.
Info: 插入了 4 个输入/输出单元.
Info: 开始工艺映射.
Info:   网表预处理....
Info:   计算锥(Cone)....
Info:   计算覆盖(Cover)....
Info:   生成LUT网表..
Info:   网表后处理....
Info: 完成工艺映射.
Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 时序驱动优化及映射执行时间 : 0 秒.
####
Info: 输出网表报告到文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\hq_run\_import.rpt_chs中.
logSeg:import:End
FLAG:synthesisDone
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(88), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v(21), 语法错误, 遇到不期望的 ).
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(ELAB-E-116): 设计中无法找到名为 baud_pulse_gen 的 module，使用正确的名称来指定顶层 module.
    rtl.elaborate -top baud_pulse_gen -json uart_led_demo
ERROR(DSGN005): 前面流程中发生错误，请搜索ERROR字样信息并复查.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v(21), 语法错误, 遇到不期望的 ).
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(ELAB-E-116): 设计中无法找到名为 baud_pulse_gen 的 module，使用正确的名称来指定顶层 module.
    rtl.elaborate -top baud_pulse_gen -json uart_led_demo
ERROR(DSGN005): 前面流程中发生错误，请搜索ERROR字样信息并复查.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v(21), 语法错误, 遇到不期望的 ).
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(ELAB-E-116): 设计中无法找到名为 baud_pulse_gen 的 module，使用正确的名称来指定顶层 module.
    rtl.elaborate -top baud_pulse_gen -json uart_led_demo
ERROR(DSGN005): 前面流程中发生错误，请搜索ERROR字样信息并复查.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(97), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(97), 语法错误, 遇到不期望的 end.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(97), 语法错误, 遇到不期望的 ).
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(100), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(99), 语法错误, 遇到不期望的 ).
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(101), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(101), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(101), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(101), 语法错误, 遇到不期望的 end, 原本期望 case 或 casex 或 casez 或 if.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(90), 语法错误, 遇到不期望的 ).
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
ERROR(SFE-E-21): C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v(90), 语法错误, 遇到不期望的 ).
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> analysisToplevel "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj" "true"
FLAG:TOPJSON:BEGIN
Info: 加载器件信息(SEAL)....
Info:   加载功能信息....
Info: 器件加载成功.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
FLAG:TOPJSON:DONE
FLAG:checkConstraintsSilent:BEGIN
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
FLAG:checkConstraintsSilent:END
[> runSynthesisCmdPublic "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo" "C:/Users/17806/Desktop/Git/30K_EVB_DEMO/uart_led_demo/prj/hq/uart_led_demo/uart_led_demo.hqprj"
logSeg:import:Begin
Info: 加载器件信息(SA5Z-30-D1-8U213C)....
Info:   加载功能信息....
Info:   加载时序信息....
Info:   加载物理信息....
Info: 器件加载成功.

#=============oOOOo================oOOOo=============
# 设计分析
#====================================================
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\baud_pulse_gen.v.
Info: 分析verilog文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\..\..\..\user\src\uart_tx.v.
####
Info: 设计分析执行时间 : 0 秒.
####

#=============oOOOo================oOOOo=============
# 寄存器传输级综合(RTL Synthesis)
#====================================================
Info: 开始MUX优化.
Info: 完成MUX优化.
Info: 设计顶层模块设置为 "baud_pulse_gen".
Info: 开始逻辑优化.
Info:     Total number of literals before LO: 317.
Info:   正在优化 view : baud_pulse_gen.
Info:     逻辑优化前literals数 : 215.
Info:     LO 循环 1 : literal数 从 215 到 175.
Info:     逻辑优化后literals数 : 175.
Info: 完成逻辑优化.
####
Info: RTL综合执行时间 : 1 秒.
####

#=============oOOOo================oOOOo=============
# 时序驱动优化与映射
#====================================================
Info: 开始时序驱动优化.
Info:   未发现时序约束，跳过本优化.
Info: 完成时序驱动优化.
Info: 插入了 4 个输入/输出单元.
Info: 开始工艺映射.
Info:   网表预处理....
Info:   计算锥(Cone)....
Info:   计算覆盖(Cover)....
Info:   生成LUT网表..
Info:   网表后处理....
Info: Decomposed 1 wide-input NOR gate(s)
Info: 完成工艺映射.
Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 时序驱动优化及映射执行时间 : 0 秒.
####
Info: 输出网表报告到文件C:\Users\17806\Desktop\Git\30K_EVB_DEMO\uart_led_demo\prj\hq\uart_led_demo\hq_run\_import.rpt_chs中.
logSeg:import:End
FLAG:synthesisDone
FLAG:SDCUPC:READ:START
FLAG:SDCUPC:READ:END
[> exit
Info: 程序结束于 Fri Sep 13 14:24:14 2024.
Info: 最大内存占用 169.1 M.
Info: 总运行时间 11745 秒.
