\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+:\+:\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields Struct Reference}
\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields}\index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a62596b8f254d4c7f6a4949fce9bb9916}{I\+P\+G\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a5783e070e72b4a23daea72b7806a9329}{H\+C\+K\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a9858cf4afe74e78fd9128b7d9234e634}{P\+E\+R\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ac02abd7ee6d35d40c47e1d3676c2c969}{S\+D\+C\+L\+K\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ab6e509034c8f7d81d6f2026f9cd65828}{D\+VS}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a03c62dee21be12a9aec6807b4bd8a0c5}{S\+D\+C\+L\+K\+FS}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_adfc79137ab9f5e2cf2f1e349f175546d}{D\+T\+O\+CV}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a0d73d66ddfae2b37f0398a6e4ad51c43}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a677c1d845f6928f23dbeaf40aecaffad}{R\+S\+TA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a33f1d2ee8fb3057f47525f6b3b406a86}{R\+S\+TC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a59fff32d0c7195f5f950e40ac61f68c1}{R\+S\+TD}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ad4d8048e0285ab065828d9ecdb12b40b}{I\+N\+I\+TA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a456c5c5790fa25df4a5aa0afc54443ac}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!D\+T\+O\+CV@{D\+T\+O\+CV}}
\index{D\+T\+O\+CV@{D\+T\+O\+CV}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+T\+O\+CV}{DTOCV}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+D\+T\+O\+CV}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_adfc79137ab9f5e2cf2f1e349f175546d}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_adfc79137ab9f5e2cf2f1e349f175546d}
\mbox{[}19\+:16\mbox{]} Data Timeout Counter Value \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!D\+VS@{D\+VS}}
\index{D\+VS@{D\+VS}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+VS}{DVS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+D\+VS}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ab6e509034c8f7d81d6f2026f9cd65828}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ab6e509034c8f7d81d6f2026f9cd65828}
\mbox{[}7\+:4\mbox{]} Divisor \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!H\+C\+K\+EN@{H\+C\+K\+EN}}
\index{H\+C\+K\+EN@{H\+C\+K\+EN}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+C\+K\+EN}{HCKEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+H\+C\+K\+EN}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a5783e070e72b4a23daea72b7806a9329}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a5783e070e72b4a23daea72b7806a9329}
\mbox{[}1\mbox{]} System Clock Enable \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!I\+N\+I\+TA@{I\+N\+I\+TA}}
\index{I\+N\+I\+TA@{I\+N\+I\+TA}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+N\+I\+TA}{INITA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+I\+N\+I\+TA}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ad4d8048e0285ab065828d9ecdb12b40b}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ad4d8048e0285ab065828d9ecdb12b40b}
\mbox{[}27\mbox{]} Initialization Active \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!I\+P\+G\+EN@{I\+P\+G\+EN}}
\index{I\+P\+G\+EN@{I\+P\+G\+EN}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+P\+G\+EN}{IPGEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+I\+P\+G\+EN}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a62596b8f254d4c7f6a4949fce9bb9916}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a62596b8f254d4c7f6a4949fce9bb9916}
\mbox{[}0\mbox{]} I\+PG Clock Enable \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!P\+E\+R\+EN@{P\+E\+R\+EN}}
\index{P\+E\+R\+EN@{P\+E\+R\+EN}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+E\+R\+EN}{PEREN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+P\+E\+R\+EN}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a9858cf4afe74e78fd9128b7d9234e634}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a9858cf4afe74e78fd9128b7d9234e634}
\mbox{[}2\mbox{]} Peripheral Clock Enable \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a0d73d66ddfae2b37f0398a6e4ad51c43}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a0d73d66ddfae2b37f0398a6e4ad51c43}
\mbox{[}23\+:20\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a456c5c5790fa25df4a5aa0afc54443ac}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a456c5c5790fa25df4a5aa0afc54443ac}
\mbox{[}31\+:28\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!R\+S\+TA@{R\+S\+TA}}
\index{R\+S\+TA@{R\+S\+TA}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+S\+TA}{RSTA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+R\+S\+TA}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a677c1d845f6928f23dbeaf40aecaffad}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a677c1d845f6928f23dbeaf40aecaffad}
\mbox{[}24\mbox{]} Software Reset For A\+LL \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!R\+S\+TC@{R\+S\+TC}}
\index{R\+S\+TC@{R\+S\+TC}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+S\+TC}{RSTC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+R\+S\+TC}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a33f1d2ee8fb3057f47525f6b3b406a86}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a33f1d2ee8fb3057f47525f6b3b406a86}
\mbox{[}25\mbox{]} Software Reset For C\+MD Line \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!R\+S\+TD@{R\+S\+TD}}
\index{R\+S\+TD@{R\+S\+TD}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+S\+TD}{RSTD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+R\+S\+TD}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a59fff32d0c7195f5f950e40ac61f68c1}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a59fff32d0c7195f5f950e40ac61f68c1}
\mbox{[}26\mbox{]} Software Reset For D\+AT Line \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!S\+D\+C\+L\+K\+EN@{S\+D\+C\+L\+K\+EN}}
\index{S\+D\+C\+L\+K\+EN@{S\+D\+C\+L\+K\+EN}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+D\+C\+L\+K\+EN}{SDCLKEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+S\+D\+C\+L\+K\+EN}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ac02abd7ee6d35d40c47e1d3676c2c969}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_ac02abd7ee6d35d40c47e1d3676c2c969}
\mbox{[}3\mbox{]} SD Clock Enable \index{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}!S\+D\+C\+L\+K\+FS@{S\+D\+C\+L\+K\+FS}}
\index{S\+D\+C\+L\+K\+FS@{S\+D\+C\+L\+K\+FS}!\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+D\+C\+L\+K\+FS}{SDCLKFS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+sysctl\+::\+\_\+hw\+\_\+sdhc\+\_\+sysctl\+\_\+bitfields\+::\+S\+D\+C\+L\+K\+FS}\hypertarget{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a03c62dee21be12a9aec6807b4bd8a0c5}{}\label{struct__hw__sdhc__sysctl_1_1__hw__sdhc__sysctl__bitfields_a03c62dee21be12a9aec6807b4bd8a0c5}
\mbox{[}15\+:8\mbox{]} S\+D\+C\+LK Frequency Select 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
