A simple and efficient Verilog-based Synchronous FIFO buffer with parameterizable data width and depth. Includes testbench for simulation and validation.

