#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov  1 10:22:34 2019
# Process ID: 5348
# Current directory: E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9148 E:\Exercise\Software\FPGA\V3-High\test03_ddr_rd_ctrl\design2\ddr3_hdmi.xpr
# Log file: E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/vivado.log
# Journal file: E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 829.609 ; gain = 146.535
update_compile_order -fileset sources_1
close [ open E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_arbit.v w ]
add_files E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_arbit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path E:/Material/FPGA/Modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/Material/FPGA/Modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/Material/FPGA/Xilinx/Xlib10.7/modelsim.ini' copied to run dir:'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ddr3_hdmi' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
