// Seed: 4077630927
module module_0 ();
  wire id_2;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    input wand id_8,
    output wor id_9
);
  assign id_9 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri0 id_3
);
  id_5 :
  assert  property  (  @  (  posedge "" !==  1  or  posedge  1  or  posedge  1  or  posedge  id_3  .  id_3  or  posedge  id_3  -  1 'h0 or  posedge  -1 'd0 )  -1  )
    @(posedge 1) id_2 = -1;
  wire id_6;
  supply1 id_7, id_8, id_9;
  wire id_10;
  tri  id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
  assign id_11 = id_8 == id_0;
endmodule
