

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1'
================================================================
* Date:           Wed Jul  9 03:32:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1752|     1752|  14.016 us|  14.016 us|  1752|  1752|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_add_bias_to_activations_1_fu_145  |add_bias_to_activations_1  |       16|       16|  0.128 us|  0.128 us|   16|   16|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_output_layer_loop1     |     1734|     1734|       578|          -|          -|     3|        no|
        | + matrix_vector_product_with_bias_output_layer_loop1_1  |      576|      576|         9|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      62|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      204|     105|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     197|    -|
|Register             |        -|     -|      547|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      751|     364|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |grp_add_bias_to_activations_1_fu_145  |add_bias_to_activations_1  |        0|   0|  204|  105|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                 |                           |        0|   0|  204|  105|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_225_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln102_fu_240_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln96_fu_193_p2    |         +|   0|  0|   9|           2|           1|
    |icmp_ln100_fu_219_p2  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln96_fu_187_p2   |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  62|          26|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |activations12_0_fu_70  |   9|          2|   64|        128|
    |activations2_0_fu_66   |   9|          2|   64|        128|
    |activations_0_fu_74    |   9|          2|   64|        128|
    |add113_reg_133         |   9|          2|   64|        128|
    |ap_NS_fsm              |  65|         13|    1|         13|
    |ap_return_0            |   9|          2|   64|        128|
    |ap_return_1            |   9|          2|   64|        128|
    |ap_return_2            |   9|          2|   64|        128|
    |grp_fu_154_ce          |   9|          2|    1|          2|
    |grp_fu_154_opcode      |  14|          3|    2|          6|
    |grp_fu_154_p0          |  14|          3|   64|        192|
    |grp_fu_154_p1          |  14|          3|   64|        192|
    |i_reg_122              |   9|          2|    7|         14|
    |j_fu_62                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 197|         42|  589|       1319|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |activations12_0_fu_70                              |  64|   0|   64|          0|
    |activations2_0_fu_66                               |  64|   0|   64|          0|
    |activations_0_fu_74                                |  64|   0|   64|          0|
    |add113_reg_133                                     |  64|   0|   64|          0|
    |add_ln100_reg_337                                  |   7|   0|    7|          0|
    |add_ln96_reg_309                                   |   2|   0|    2|          0|
    |ap_CS_fsm                                          |  12|   0|   12|          0|
    |ap_return_0_preg                                   |  64|   0|   64|          0|
    |ap_return_1_preg                                   |  64|   0|   64|          0|
    |ap_return_2_preg                                   |  64|   0|   64|          0|
    |grp_add_bias_to_activations_1_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_122                                          |   7|   0|    7|          0|
    |j_6_reg_302                                        |   2|   0|    2|          0|
    |j_fu_62                                            |   2|   0|    2|          0|
    |mul8_reg_362                                       |  64|   0|   64|          0|
    |tmp_reg_314                                        |   2|   0|    8|          6|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 547|   0|  553|          6|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_0                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_1                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|ap_return_2                 |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_990_p_din0           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_990_p_din1           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_990_p_opcode         |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_990_p_dout0          |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_990_p_ce             |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_din0           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_din1           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_dout0          |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|grp_fu_994_p_ce             |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1|  return value|
|biases3_address0            |  out|    2|   ap_memory|                                         biases3|         array|
|biases3_ce0                 |  out|    1|   ap_memory|                                         biases3|         array|
|biases3_q0                  |   in|   64|   ap_memory|                                         biases3|         array|
|weights3_address0           |  out|    8|   ap_memory|                                        weights3|         array|
|weights3_ce0                |  out|    1|   ap_memory|                                        weights3|         array|
|weights3_q0                 |   in|   64|   ap_memory|                                        weights3|         array|
|p_read                      |   in|   64|     ap_none|                                          p_read|        scalar|
|p_read1                     |   in|   64|     ap_none|                                         p_read1|        scalar|
|p_read2                     |   in|   64|     ap_none|                                         p_read2|        scalar|
|input_activations_address0  |  out|    6|   ap_memory|                               input_activations|         array|
|input_activations_ce0       |  out|    1|   ap_memory|                               input_activations|         array|
|input_activations_q0        |   in|   64|   ap_memory|                               input_activations|         array|
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+

