|fir
fir_reg_reg0[0] => xishu[0][0].IN1
fir_reg_reg0[1] => xishu[0][1].IN1
fir_reg_reg0[2] => xishu[0][2].IN1
fir_reg_reg0[3] => xishu[0][3].IN1
fir_reg_reg0[4] => xishu[0][4].IN1
fir_reg_reg0[5] => xishu[0][5].IN1
fir_reg_reg0[6] => xishu[0][6].IN1
fir_reg_reg0[7] => xishu[0][7].IN1
fir_reg_reg0[8] => xishu[0][8].IN1
fir_reg_reg0[9] => ~NO_FANOUT~
fir_reg_reg0[10] => ~NO_FANOUT~
fir_reg_reg0[11] => ~NO_FANOUT~
fir_reg_reg0[12] => ~NO_FANOUT~
fir_reg_reg0[13] => ~NO_FANOUT~
fir_reg_reg0[14] => ~NO_FANOUT~
fir_reg_reg0[15] => ~NO_FANOUT~
fir_reg_reg1[0] => xishu[1][0].IN1
fir_reg_reg1[1] => xishu[1][1].IN1
fir_reg_reg1[2] => xishu[1][2].IN1
fir_reg_reg1[3] => xishu[1][3].IN1
fir_reg_reg1[4] => xishu[1][4].IN1
fir_reg_reg1[5] => xishu[1][5].IN1
fir_reg_reg1[6] => xishu[1][6].IN1
fir_reg_reg1[7] => xishu[1][7].IN1
fir_reg_reg1[8] => xishu[1][8].IN1
fir_reg_reg1[9] => ~NO_FANOUT~
fir_reg_reg1[10] => ~NO_FANOUT~
fir_reg_reg1[11] => ~NO_FANOUT~
fir_reg_reg1[12] => ~NO_FANOUT~
fir_reg_reg1[13] => ~NO_FANOUT~
fir_reg_reg1[14] => ~NO_FANOUT~
fir_reg_reg1[15] => ~NO_FANOUT~
fir_reg_reg2[0] => xishu[2][0].IN1
fir_reg_reg2[1] => xishu[2][1].IN1
fir_reg_reg2[2] => xishu[2][2].IN1
fir_reg_reg2[3] => xishu[2][3].IN1
fir_reg_reg2[4] => xishu[2][4].IN1
fir_reg_reg2[5] => xishu[2][5].IN1
fir_reg_reg2[6] => xishu[2][6].IN1
fir_reg_reg2[7] => xishu[2][7].IN1
fir_reg_reg2[8] => xishu[2][8].IN1
fir_reg_reg2[9] => ~NO_FANOUT~
fir_reg_reg2[10] => ~NO_FANOUT~
fir_reg_reg2[11] => ~NO_FANOUT~
fir_reg_reg2[12] => ~NO_FANOUT~
fir_reg_reg2[13] => ~NO_FANOUT~
fir_reg_reg2[14] => ~NO_FANOUT~
fir_reg_reg2[15] => ~NO_FANOUT~
fir_reg_reg3[0] => xishu[3][0].IN1
fir_reg_reg3[1] => xishu[3][1].IN1
fir_reg_reg3[2] => xishu[3][2].IN1
fir_reg_reg3[3] => xishu[3][3].IN1
fir_reg_reg3[4] => xishu[3][4].IN1
fir_reg_reg3[5] => xishu[3][5].IN1
fir_reg_reg3[6] => xishu[3][6].IN1
fir_reg_reg3[7] => xishu[3][7].IN1
fir_reg_reg3[8] => xishu[3][8].IN1
fir_reg_reg3[9] => ~NO_FANOUT~
fir_reg_reg3[10] => ~NO_FANOUT~
fir_reg_reg3[11] => ~NO_FANOUT~
fir_reg_reg3[12] => ~NO_FANOUT~
fir_reg_reg3[13] => ~NO_FANOUT~
fir_reg_reg3[14] => ~NO_FANOUT~
fir_reg_reg3[15] => ~NO_FANOUT~
fir_reg_reg4[0] => xishu[4][0].IN1
fir_reg_reg4[1] => xishu[4][1].IN1
fir_reg_reg4[2] => xishu[4][2].IN1
fir_reg_reg4[3] => xishu[4][3].IN1
fir_reg_reg4[4] => xishu[4][4].IN1
fir_reg_reg4[5] => xishu[4][5].IN1
fir_reg_reg4[6] => xishu[4][6].IN1
fir_reg_reg4[7] => xishu[4][7].IN1
fir_reg_reg4[8] => xishu[4][8].IN1
fir_reg_reg4[9] => ~NO_FANOUT~
fir_reg_reg4[10] => ~NO_FANOUT~
fir_reg_reg4[11] => ~NO_FANOUT~
fir_reg_reg4[12] => ~NO_FANOUT~
fir_reg_reg4[13] => ~NO_FANOUT~
fir_reg_reg4[14] => ~NO_FANOUT~
fir_reg_reg4[15] => ~NO_FANOUT~
fir_reg_reg5[0] => xishu[5][0].IN1
fir_reg_reg5[1] => xishu[5][1].IN1
fir_reg_reg5[2] => xishu[5][2].IN1
fir_reg_reg5[3] => xishu[5][3].IN1
fir_reg_reg5[4] => xishu[5][4].IN1
fir_reg_reg5[5] => xishu[5][5].IN1
fir_reg_reg5[6] => xishu[5][6].IN1
fir_reg_reg5[7] => xishu[5][7].IN1
fir_reg_reg5[8] => xishu[5][8].IN1
fir_reg_reg5[9] => ~NO_FANOUT~
fir_reg_reg5[10] => ~NO_FANOUT~
fir_reg_reg5[11] => ~NO_FANOUT~
fir_reg_reg5[12] => ~NO_FANOUT~
fir_reg_reg5[13] => ~NO_FANOUT~
fir_reg_reg5[14] => ~NO_FANOUT~
fir_reg_reg5[15] => ~NO_FANOUT~
fir_reg_reg6[0] => xishu[6][0].IN1
fir_reg_reg6[1] => xishu[6][1].IN1
fir_reg_reg6[2] => xishu[6][2].IN1
fir_reg_reg6[3] => xishu[6][3].IN1
fir_reg_reg6[4] => xishu[6][4].IN1
fir_reg_reg6[5] => xishu[6][5].IN1
fir_reg_reg6[6] => xishu[6][6].IN1
fir_reg_reg6[7] => xishu[6][7].IN1
fir_reg_reg6[8] => xishu[6][8].IN1
fir_reg_reg6[9] => ~NO_FANOUT~
fir_reg_reg6[10] => ~NO_FANOUT~
fir_reg_reg6[11] => ~NO_FANOUT~
fir_reg_reg6[12] => ~NO_FANOUT~
fir_reg_reg6[13] => ~NO_FANOUT~
fir_reg_reg6[14] => ~NO_FANOUT~
fir_reg_reg6[15] => ~NO_FANOUT~
fir_reg_reg7[0] => xishu[7][0].IN1
fir_reg_reg7[1] => xishu[7][1].IN1
fir_reg_reg7[2] => xishu[7][2].IN1
fir_reg_reg7[3] => xishu[7][3].IN1
fir_reg_reg7[4] => xishu[7][4].IN1
fir_reg_reg7[5] => xishu[7][5].IN1
fir_reg_reg7[6] => xishu[7][6].IN1
fir_reg_reg7[7] => xishu[7][7].IN1
fir_reg_reg7[8] => xishu[7][8].IN1
fir_reg_reg7[9] => ~NO_FANOUT~
fir_reg_reg7[10] => ~NO_FANOUT~
fir_reg_reg7[11] => ~NO_FANOUT~
fir_reg_reg7[12] => ~NO_FANOUT~
fir_reg_reg7[13] => ~NO_FANOUT~
fir_reg_reg7[14] => ~NO_FANOUT~
fir_reg_reg7[15] => ~NO_FANOUT~
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => shift_reg[0][0].CLK
clk => shift_reg[0][1].CLK
clk => shift_reg[0][2].CLK
clk => shift_reg[0][3].CLK
clk => shift_reg[0][4].CLK
clk => shift_reg[0][5].CLK
clk => shift_reg[0][6].CLK
clk => shift_reg[0][7].CLK
clk => shift_reg[0][8].CLK
clk => shift_reg[0][9].CLK
clk => shift_reg[0][10].CLK
clk => shift_reg[0][11].CLK
clk => shift_reg[0][12].CLK
clk => shift_reg[0][13].CLK
clk => shift_reg[0][14].CLK
clk => shift_reg[0][15].CLK
clk => shift_reg[1][0].CLK
clk => shift_reg[1][1].CLK
clk => shift_reg[1][2].CLK
clk => shift_reg[1][3].CLK
clk => shift_reg[1][4].CLK
clk => shift_reg[1][5].CLK
clk => shift_reg[1][6].CLK
clk => shift_reg[1][7].CLK
clk => shift_reg[1][8].CLK
clk => shift_reg[1][9].CLK
clk => shift_reg[1][10].CLK
clk => shift_reg[1][11].CLK
clk => shift_reg[1][12].CLK
clk => shift_reg[1][13].CLK
clk => shift_reg[1][14].CLK
clk => shift_reg[1][15].CLK
clk => shift_reg[2][0].CLK
clk => shift_reg[2][1].CLK
clk => shift_reg[2][2].CLK
clk => shift_reg[2][3].CLK
clk => shift_reg[2][4].CLK
clk => shift_reg[2][5].CLK
clk => shift_reg[2][6].CLK
clk => shift_reg[2][7].CLK
clk => shift_reg[2][8].CLK
clk => shift_reg[2][9].CLK
clk => shift_reg[2][10].CLK
clk => shift_reg[2][11].CLK
clk => shift_reg[2][12].CLK
clk => shift_reg[2][13].CLK
clk => shift_reg[2][14].CLK
clk => shift_reg[2][15].CLK
clk => shift_reg[3][0].CLK
clk => shift_reg[3][1].CLK
clk => shift_reg[3][2].CLK
clk => shift_reg[3][3].CLK
clk => shift_reg[3][4].CLK
clk => shift_reg[3][5].CLK
clk => shift_reg[3][6].CLK
clk => shift_reg[3][7].CLK
clk => shift_reg[3][8].CLK
clk => shift_reg[3][9].CLK
clk => shift_reg[3][10].CLK
clk => shift_reg[3][11].CLK
clk => shift_reg[3][12].CLK
clk => shift_reg[3][13].CLK
clk => shift_reg[3][14].CLK
clk => shift_reg[3][15].CLK
clk => shift_reg[4][0].CLK
clk => shift_reg[4][1].CLK
clk => shift_reg[4][2].CLK
clk => shift_reg[4][3].CLK
clk => shift_reg[4][4].CLK
clk => shift_reg[4][5].CLK
clk => shift_reg[4][6].CLK
clk => shift_reg[4][7].CLK
clk => shift_reg[4][8].CLK
clk => shift_reg[4][9].CLK
clk => shift_reg[4][10].CLK
clk => shift_reg[4][11].CLK
clk => shift_reg[4][12].CLK
clk => shift_reg[4][13].CLK
clk => shift_reg[4][14].CLK
clk => shift_reg[4][15].CLK
clk => shift_reg[5][0].CLK
clk => shift_reg[5][1].CLK
clk => shift_reg[5][2].CLK
clk => shift_reg[5][3].CLK
clk => shift_reg[5][4].CLK
clk => shift_reg[5][5].CLK
clk => shift_reg[5][6].CLK
clk => shift_reg[5][7].CLK
clk => shift_reg[5][8].CLK
clk => shift_reg[5][9].CLK
clk => shift_reg[5][10].CLK
clk => shift_reg[5][11].CLK
clk => shift_reg[5][12].CLK
clk => shift_reg[5][13].CLK
clk => shift_reg[5][14].CLK
clk => shift_reg[5][15].CLK
clk => shift_reg[6][0].CLK
clk => shift_reg[6][1].CLK
clk => shift_reg[6][2].CLK
clk => shift_reg[6][3].CLK
clk => shift_reg[6][4].CLK
clk => shift_reg[6][5].CLK
clk => shift_reg[6][6].CLK
clk => shift_reg[6][7].CLK
clk => shift_reg[6][8].CLK
clk => shift_reg[6][9].CLK
clk => shift_reg[6][10].CLK
clk => shift_reg[6][11].CLK
clk => shift_reg[6][12].CLK
clk => shift_reg[6][13].CLK
clk => shift_reg[6][14].CLK
clk => shift_reg[6][15].CLK
clk => shift_reg[7][0].CLK
clk => shift_reg[7][1].CLK
clk => shift_reg[7][2].CLK
clk => shift_reg[7][3].CLK
clk => shift_reg[7][4].CLK
clk => shift_reg[7][5].CLK
clk => shift_reg[7][6].CLK
clk => shift_reg[7][7].CLK
clk => shift_reg[7][8].CLK
clk => shift_reg[7][9].CLK
clk => shift_reg[7][10].CLK
clk => shift_reg[7][11].CLK
clk => shift_reg[7][12].CLK
clk => shift_reg[7][13].CLK
clk => shift_reg[7][14].CLK
clk => shift_reg[7][15].CLK
clk => data_out_flag~reg0.CLK
clk => out_c[0].CLK
clk => out_c[1].CLK
reset => shift_reg[0][0].ACLR
reset => shift_reg[0][1].ACLR
reset => shift_reg[0][2].ACLR
reset => shift_reg[0][3].ACLR
reset => shift_reg[0][4].ACLR
reset => shift_reg[0][5].ACLR
reset => shift_reg[0][6].ACLR
reset => shift_reg[0][7].ACLR
reset => shift_reg[0][8].ACLR
reset => shift_reg[0][9].ACLR
reset => shift_reg[0][10].ACLR
reset => shift_reg[0][11].ACLR
reset => shift_reg[0][12].ACLR
reset => shift_reg[0][13].ACLR
reset => shift_reg[0][14].ACLR
reset => shift_reg[0][15].ACLR
reset => shift_reg[1][0].ACLR
reset => shift_reg[1][1].ACLR
reset => shift_reg[1][2].ACLR
reset => shift_reg[1][3].ACLR
reset => shift_reg[1][4].ACLR
reset => shift_reg[1][5].ACLR
reset => shift_reg[1][6].ACLR
reset => shift_reg[1][7].ACLR
reset => shift_reg[1][8].ACLR
reset => shift_reg[1][9].ACLR
reset => shift_reg[1][10].ACLR
reset => shift_reg[1][11].ACLR
reset => shift_reg[1][12].ACLR
reset => shift_reg[1][13].ACLR
reset => shift_reg[1][14].ACLR
reset => shift_reg[1][15].ACLR
reset => shift_reg[2][0].ACLR
reset => shift_reg[2][1].ACLR
reset => shift_reg[2][2].ACLR
reset => shift_reg[2][3].ACLR
reset => shift_reg[2][4].ACLR
reset => shift_reg[2][5].ACLR
reset => shift_reg[2][6].ACLR
reset => shift_reg[2][7].ACLR
reset => shift_reg[2][8].ACLR
reset => shift_reg[2][9].ACLR
reset => shift_reg[2][10].ACLR
reset => shift_reg[2][11].ACLR
reset => shift_reg[2][12].ACLR
reset => shift_reg[2][13].ACLR
reset => shift_reg[2][14].ACLR
reset => shift_reg[2][15].ACLR
reset => shift_reg[3][0].ACLR
reset => shift_reg[3][1].ACLR
reset => shift_reg[3][2].ACLR
reset => shift_reg[3][3].ACLR
reset => shift_reg[3][4].ACLR
reset => shift_reg[3][5].ACLR
reset => shift_reg[3][6].ACLR
reset => shift_reg[3][7].ACLR
reset => shift_reg[3][8].ACLR
reset => shift_reg[3][9].ACLR
reset => shift_reg[3][10].ACLR
reset => shift_reg[3][11].ACLR
reset => shift_reg[3][12].ACLR
reset => shift_reg[3][13].ACLR
reset => shift_reg[3][14].ACLR
reset => shift_reg[3][15].ACLR
reset => shift_reg[4][0].ACLR
reset => shift_reg[4][1].ACLR
reset => shift_reg[4][2].ACLR
reset => shift_reg[4][3].ACLR
reset => shift_reg[4][4].ACLR
reset => shift_reg[4][5].ACLR
reset => shift_reg[4][6].ACLR
reset => shift_reg[4][7].ACLR
reset => shift_reg[4][8].ACLR
reset => shift_reg[4][9].ACLR
reset => shift_reg[4][10].ACLR
reset => shift_reg[4][11].ACLR
reset => shift_reg[4][12].ACLR
reset => shift_reg[4][13].ACLR
reset => shift_reg[4][14].ACLR
reset => shift_reg[4][15].ACLR
reset => shift_reg[5][0].ACLR
reset => shift_reg[5][1].ACLR
reset => shift_reg[5][2].ACLR
reset => shift_reg[5][3].ACLR
reset => shift_reg[5][4].ACLR
reset => shift_reg[5][5].ACLR
reset => shift_reg[5][6].ACLR
reset => shift_reg[5][7].ACLR
reset => shift_reg[5][8].ACLR
reset => shift_reg[5][9].ACLR
reset => shift_reg[5][10].ACLR
reset => shift_reg[5][11].ACLR
reset => shift_reg[5][12].ACLR
reset => shift_reg[5][13].ACLR
reset => shift_reg[5][14].ACLR
reset => shift_reg[5][15].ACLR
reset => shift_reg[6][0].ACLR
reset => shift_reg[6][1].ACLR
reset => shift_reg[6][2].ACLR
reset => shift_reg[6][3].ACLR
reset => shift_reg[6][4].ACLR
reset => shift_reg[6][5].ACLR
reset => shift_reg[6][6].ACLR
reset => shift_reg[6][7].ACLR
reset => shift_reg[6][8].ACLR
reset => shift_reg[6][9].ACLR
reset => shift_reg[6][10].ACLR
reset => shift_reg[6][11].ACLR
reset => shift_reg[6][12].ACLR
reset => shift_reg[6][13].ACLR
reset => shift_reg[6][14].ACLR
reset => shift_reg[6][15].ACLR
reset => shift_reg[7][0].ACLR
reset => shift_reg[7][1].ACLR
reset => shift_reg[7][2].ACLR
reset => shift_reg[7][3].ACLR
reset => shift_reg[7][4].ACLR
reset => shift_reg[7][5].ACLR
reset => shift_reg[7][6].ACLR
reset => shift_reg[7][7].ACLR
reset => shift_reg[7][8].ACLR
reset => shift_reg[7][9].ACLR
reset => shift_reg[7][10].ACLR
reset => shift_reg[7][11].ACLR
reset => shift_reg[7][12].ACLR
reset => shift_reg[7][13].ACLR
reset => shift_reg[7][14].ACLR
reset => shift_reg[7][15].ACLR
reset => data_out_flag~reg0.ACLR
reset => out_c[0].ACLR
reset => out_c[1].ACLR
reset => data_out[0]~reg0.ENA
reset => data_out[15]~reg0.ENA
reset => data_out[14]~reg0.ENA
reset => data_out[13]~reg0.ENA
reset => data_out[12]~reg0.ENA
reset => data_out[11]~reg0.ENA
reset => data_out[10]~reg0.ENA
reset => data_out[9]~reg0.ENA
reset => data_out[8]~reg0.ENA
reset => data_out[7]~reg0.ENA
reset => data_out[6]~reg0.ENA
reset => data_out[5]~reg0.ENA
reset => data_out[4]~reg0.ENA
reset => data_out[3]~reg0.ENA
reset => data_out[2]~reg0.ENA
reset => data_out[1]~reg0.ENA
data_in[0] => shift_reg.DATAB
data_in[1] => shift_reg.DATAB
data_in[2] => shift_reg.DATAB
data_in[3] => shift_reg.DATAB
data_in[4] => shift_reg.DATAB
data_in[5] => shift_reg.DATAB
data_in[6] => shift_reg.DATAB
data_in[7] => shift_reg.DATAB
data_in[8] => shift_reg.DATAB
data_in[9] => shift_reg.DATAB
data_in[10] => shift_reg.DATAB
data_in[11] => shift_reg.DATAB
data_in[12] => shift_reg.DATAB
data_in[13] => shift_reg.DATAB
data_in[14] => shift_reg.DATAB
data_in[15] => shift_reg.DATAB
data_in_ready => out_c.OUTPUTSELECT
data_in_ready => out_c.OUTPUTSELECT
data_in_ready => data_out_flag.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => shift_reg.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_in_ready => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_flag <= data_out_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fir|mul:ver[0].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[0].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[0].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[1].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[1].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[1].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[2].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[2].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[2].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[3].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[3].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[3].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[4].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[4].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[4].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[5].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[5].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[5].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[6].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[6].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[6].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|mul:ver[7].mul1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result


|fir|mul:ver[7].mul1|lpm_mult:lpm_mult_component
dataa[0] => mult_d7n:auto_generated.dataa[0]
dataa[1] => mult_d7n:auto_generated.dataa[1]
dataa[2] => mult_d7n:auto_generated.dataa[2]
dataa[3] => mult_d7n:auto_generated.dataa[3]
dataa[4] => mult_d7n:auto_generated.dataa[4]
dataa[5] => mult_d7n:auto_generated.dataa[5]
dataa[6] => mult_d7n:auto_generated.dataa[6]
dataa[7] => mult_d7n:auto_generated.dataa[7]
dataa[8] => mult_d7n:auto_generated.dataa[8]
dataa[9] => mult_d7n:auto_generated.dataa[9]
dataa[10] => mult_d7n:auto_generated.dataa[10]
dataa[11] => mult_d7n:auto_generated.dataa[11]
dataa[12] => mult_d7n:auto_generated.dataa[12]
dataa[13] => mult_d7n:auto_generated.dataa[13]
dataa[14] => mult_d7n:auto_generated.dataa[14]
dataa[15] => mult_d7n:auto_generated.dataa[15]
datab[0] => mult_d7n:auto_generated.datab[0]
datab[1] => mult_d7n:auto_generated.datab[1]
datab[2] => mult_d7n:auto_generated.datab[2]
datab[3] => mult_d7n:auto_generated.datab[3]
datab[4] => mult_d7n:auto_generated.datab[4]
datab[5] => mult_d7n:auto_generated.datab[5]
datab[6] => mult_d7n:auto_generated.datab[6]
datab[7] => mult_d7n:auto_generated.datab[7]
datab[8] => mult_d7n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_d7n:auto_generated.result[0]
result[1] <= mult_d7n:auto_generated.result[1]
result[2] <= mult_d7n:auto_generated.result[2]
result[3] <= mult_d7n:auto_generated.result[3]
result[4] <= mult_d7n:auto_generated.result[4]
result[5] <= mult_d7n:auto_generated.result[5]
result[6] <= mult_d7n:auto_generated.result[6]
result[7] <= mult_d7n:auto_generated.result[7]
result[8] <= mult_d7n:auto_generated.result[8]
result[9] <= mult_d7n:auto_generated.result[9]
result[10] <= mult_d7n:auto_generated.result[10]
result[11] <= mult_d7n:auto_generated.result[11]
result[12] <= mult_d7n:auto_generated.result[12]
result[13] <= mult_d7n:auto_generated.result[13]
result[14] <= mult_d7n:auto_generated.result[14]
result[15] <= mult_d7n:auto_generated.result[15]
result[16] <= mult_d7n:auto_generated.result[16]
result[17] <= mult_d7n:auto_generated.result[17]
result[18] <= mult_d7n:auto_generated.result[18]
result[19] <= mult_d7n:auto_generated.result[19]
result[20] <= mult_d7n:auto_generated.result[20]
result[21] <= mult_d7n:auto_generated.result[21]
result[22] <= mult_d7n:auto_generated.result[22]
result[23] <= mult_d7n:auto_generated.result[23]
result[24] <= mult_d7n:auto_generated.result[24]


|fir|mul:ver[7].mul1|lpm_mult:lpm_mult_component|mult_d7n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24


|fir|add:add1
data0[0] => Add0.IN32
data0[1] => Add0.IN31
data0[2] => Add0.IN30
data0[3] => Add0.IN29
data0[4] => Add0.IN28
data0[5] => Add0.IN27
data0[6] => Add0.IN26
data0[7] => Add0.IN25
data0[8] => Add0.IN24
data0[9] => Add0.IN23
data0[10] => Add0.IN22
data0[11] => Add0.IN21
data0[12] => Add0.IN20
data0[13] => Add0.IN19
data0[14] => Add0.IN18
data0[15] => Add0.IN17
data0[16] => Add0.IN16
data0[17] => Add0.IN15
data0[18] => Add0.IN14
data0[19] => Add0.IN13
data0[20] => Add0.IN12
data0[21] => Add0.IN11
data0[22] => Add0.IN10
data0[23] => Add0.IN9
data0[24] => Add0.IN1
data0[24] => Add0.IN2
data0[24] => Add0.IN3
data0[24] => Add0.IN4
data0[24] => Add0.IN5
data0[24] => Add0.IN6
data0[24] => Add0.IN7
data0[24] => Add0.IN8
data1[0] => Add0.IN64
data1[1] => Add0.IN63
data1[2] => Add0.IN62
data1[3] => Add0.IN61
data1[4] => Add0.IN60
data1[5] => Add0.IN59
data1[6] => Add0.IN58
data1[7] => Add0.IN57
data1[8] => Add0.IN56
data1[9] => Add0.IN55
data1[10] => Add0.IN54
data1[11] => Add0.IN53
data1[12] => Add0.IN52
data1[13] => Add0.IN51
data1[14] => Add0.IN50
data1[15] => Add0.IN49
data1[16] => Add0.IN48
data1[17] => Add0.IN47
data1[18] => Add0.IN46
data1[19] => Add0.IN45
data1[20] => Add0.IN44
data1[21] => Add0.IN43
data1[22] => Add0.IN42
data1[23] => Add0.IN41
data1[24] => Add0.IN33
data1[24] => Add0.IN34
data1[24] => Add0.IN35
data1[24] => Add0.IN36
data1[24] => Add0.IN37
data1[24] => Add0.IN38
data1[24] => Add0.IN39
data1[24] => Add0.IN40
data2[0] => Add1.IN64
data2[1] => Add1.IN63
data2[2] => Add1.IN62
data2[3] => Add1.IN61
data2[4] => Add1.IN60
data2[5] => Add1.IN59
data2[6] => Add1.IN58
data2[7] => Add1.IN57
data2[8] => Add1.IN56
data2[9] => Add1.IN55
data2[10] => Add1.IN54
data2[11] => Add1.IN53
data2[12] => Add1.IN52
data2[13] => Add1.IN51
data2[14] => Add1.IN50
data2[15] => Add1.IN49
data2[16] => Add1.IN48
data2[17] => Add1.IN47
data2[18] => Add1.IN46
data2[19] => Add1.IN45
data2[20] => Add1.IN44
data2[21] => Add1.IN43
data2[22] => Add1.IN42
data2[23] => Add1.IN41
data2[24] => Add1.IN33
data2[24] => Add1.IN34
data2[24] => Add1.IN35
data2[24] => Add1.IN36
data2[24] => Add1.IN37
data2[24] => Add1.IN38
data2[24] => Add1.IN39
data2[24] => Add1.IN40
data3[0] => Add2.IN64
data3[1] => Add2.IN63
data3[2] => Add2.IN62
data3[3] => Add2.IN61
data3[4] => Add2.IN60
data3[5] => Add2.IN59
data3[6] => Add2.IN58
data3[7] => Add2.IN57
data3[8] => Add2.IN56
data3[9] => Add2.IN55
data3[10] => Add2.IN54
data3[11] => Add2.IN53
data3[12] => Add2.IN52
data3[13] => Add2.IN51
data3[14] => Add2.IN50
data3[15] => Add2.IN49
data3[16] => Add2.IN48
data3[17] => Add2.IN47
data3[18] => Add2.IN46
data3[19] => Add2.IN45
data3[20] => Add2.IN44
data3[21] => Add2.IN43
data3[22] => Add2.IN42
data3[23] => Add2.IN41
data3[24] => Add2.IN33
data3[24] => Add2.IN34
data3[24] => Add2.IN35
data3[24] => Add2.IN36
data3[24] => Add2.IN37
data3[24] => Add2.IN38
data3[24] => Add2.IN39
data3[24] => Add2.IN40
data4[0] => Add3.IN64
data4[1] => Add3.IN63
data4[2] => Add3.IN62
data4[3] => Add3.IN61
data4[4] => Add3.IN60
data4[5] => Add3.IN59
data4[6] => Add3.IN58
data4[7] => Add3.IN57
data4[8] => Add3.IN56
data4[9] => Add3.IN55
data4[10] => Add3.IN54
data4[11] => Add3.IN53
data4[12] => Add3.IN52
data4[13] => Add3.IN51
data4[14] => Add3.IN50
data4[15] => Add3.IN49
data4[16] => Add3.IN48
data4[17] => Add3.IN47
data4[18] => Add3.IN46
data4[19] => Add3.IN45
data4[20] => Add3.IN44
data4[21] => Add3.IN43
data4[22] => Add3.IN42
data4[23] => Add3.IN41
data4[24] => Add3.IN33
data4[24] => Add3.IN34
data4[24] => Add3.IN35
data4[24] => Add3.IN36
data4[24] => Add3.IN37
data4[24] => Add3.IN38
data4[24] => Add3.IN39
data4[24] => Add3.IN40
data5[0] => Add4.IN64
data5[1] => Add4.IN63
data5[2] => Add4.IN62
data5[3] => Add4.IN61
data5[4] => Add4.IN60
data5[5] => Add4.IN59
data5[6] => Add4.IN58
data5[7] => Add4.IN57
data5[8] => Add4.IN56
data5[9] => Add4.IN55
data5[10] => Add4.IN54
data5[11] => Add4.IN53
data5[12] => Add4.IN52
data5[13] => Add4.IN51
data5[14] => Add4.IN50
data5[15] => Add4.IN49
data5[16] => Add4.IN48
data5[17] => Add4.IN47
data5[18] => Add4.IN46
data5[19] => Add4.IN45
data5[20] => Add4.IN44
data5[21] => Add4.IN43
data5[22] => Add4.IN42
data5[23] => Add4.IN41
data5[24] => Add4.IN33
data5[24] => Add4.IN34
data5[24] => Add4.IN35
data5[24] => Add4.IN36
data5[24] => Add4.IN37
data5[24] => Add4.IN38
data5[24] => Add4.IN39
data5[24] => Add4.IN40
data6[0] => Add5.IN64
data6[1] => Add5.IN63
data6[2] => Add5.IN62
data6[3] => Add5.IN61
data6[4] => Add5.IN60
data6[5] => Add5.IN59
data6[6] => Add5.IN58
data6[7] => Add5.IN57
data6[8] => Add5.IN56
data6[9] => Add5.IN55
data6[10] => Add5.IN54
data6[11] => Add5.IN53
data6[12] => Add5.IN52
data6[13] => Add5.IN51
data6[14] => Add5.IN50
data6[15] => Add5.IN49
data6[16] => Add5.IN48
data6[17] => Add5.IN47
data6[18] => Add5.IN46
data6[19] => Add5.IN45
data6[20] => Add5.IN44
data6[21] => Add5.IN43
data6[22] => Add5.IN42
data6[23] => Add5.IN41
data6[24] => Add5.IN33
data6[24] => Add5.IN34
data6[24] => Add5.IN35
data6[24] => Add5.IN36
data6[24] => Add5.IN37
data6[24] => Add5.IN38
data6[24] => Add5.IN39
data6[24] => Add5.IN40
data7[0] => Add6.IN64
data7[1] => Add6.IN63
data7[2] => Add6.IN62
data7[3] => Add6.IN61
data7[4] => Add6.IN60
data7[5] => Add6.IN59
data7[6] => Add6.IN58
data7[7] => Add6.IN57
data7[8] => Add6.IN56
data7[9] => Add6.IN55
data7[10] => Add6.IN54
data7[11] => Add6.IN53
data7[12] => Add6.IN52
data7[13] => Add6.IN51
data7[14] => Add6.IN50
data7[15] => Add6.IN49
data7[16] => Add6.IN48
data7[17] => Add6.IN47
data7[18] => Add6.IN46
data7[19] => Add6.IN45
data7[20] => Add6.IN44
data7[21] => Add6.IN43
data7[22] => Add6.IN42
data7[23] => Add6.IN41
data7[24] => Add6.IN33
data7[24] => Add6.IN34
data7[24] => Add6.IN35
data7[24] => Add6.IN36
data7[24] => Add6.IN37
data7[24] => Add6.IN38
data7[24] => Add6.IN39
data7[24] => Add6.IN40
datao[0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
datao[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE


