#ifndef STRATOLINK_PINS_H
#define STRATOLINK_PINS_H

#include <Arduino.h>

// =============================================================================
//    GPS — u-blox MAX-M10S (U3)
// =============================================================================
//
// CRITICAL: Must send UBX-CFG-NAVSPG-DYNMODEL = 8 (Airborne <4g) after every
// power-on. Without this, the GPS locks out above 12km due to COCOM limits.
// Non-negotiable for stratospheric flight.
//
// V_BCKP is tied to VCC (3.3V). This keeps the RTC and almanac/ephemeris
// alive through power cycles. Hot-start fixes (~5s) instead of cold-start
// (~30s). Draws ~3µA in backup — significant energy savings per fix.
//

// GPS UART (RAK3172 UART1 — PB6/PB7)
// Use Serial1 in Arduino framework, or the SparkFun library's serial mode.
// GPS TXD → R15 (33Ω series) → RAK3172 UART1_RX (PB7)
// GPS RXD ← R16 (33Ω series) ← RAK3172 UART1_TX (PB6)

#define GPS_SERIAL                  Serial1
#define GPS_BAUD                    9600

// GPS I2C (shared I2C bus — PA12/PA11, see I2C section)
#define GPS_I2C_ADDR                0x42

// GPS control pins
#define PIN_GPS_RESET_N             PA_0   // Active-low reset, 10kΩ pullup (R18) to GPS VCC.

// GPS configuration constants
#define GPS_DYNMODEL_AIRBORNE_4G    8     // UBX-CFG-NAVSPG-DYNMODEL value
#define GPS_BACKUP_CURRENT_UA       3     // V_BCKP quiescent draw in µA
#define GPS_HOTSTART_TIME_S         5     // Typical hot-start TTFF
#define GPS_COLDSTART_TIME_S        30    // Typical cold-start TTFF

// NOTE: Avoid simultaneous GPS acquisition and LoRa transmission. LoRa TX at
// +22 dBm can temporarily desense the GPS front-end. Sequence them.

// =============================================================================
//    I2C BUS — Shared, single pair of 4.7kΩ pull-ups (R11, R12)
// =============================================================================

#define PIN_I2C_SDA                 PA_11  // Directly on RAK3172 Pin 10
#define PIN_I2C_SCL                 PA_12  // Directly on RAK3172 Pin 9

// I2C Device Addresses (active on the bus)
#define I2C_ADDR_GPS                0x42  // u-blox MAX-M10S (U3) — fixed
#define I2C_ADDR_ACCEL              0x18  // LIS2DH12TR (U7) — SDO/SA0 tied to GND
#define I2C_ADDR_TEMP               0x48  // TMP117NAIYBGR (U5) — ADD0 tied to GND
#define I2C_ADDR_UV                 0x53  // LTR-390UV-01 (U6) — fixed address
#define I2C_ADDR_BARO               0x76  // MS5611-01BA03 (U4) — CSB HIGH; address LSB is complement of CSB

// =============================================================================
//    ACCELEROMETER — LIS2DH12TR (U7)
// =============================================================================
//
// Burst detection via hardware freefall interrupt.
//
// Configure freefall detection → fires INT1 → wakes MCU from STOP1 →
// firmware switches to rapid descent beaconing (fast GPS fixes, high LoRa
// rate). Zero polling required during normal float.
//
// The flight freefall configuration uses 100 Hz low-power mode so INT1 can
// detect a bounded-duration acceleration event. ACCEL_LOWPOWER_ODR_HZ remains
// the optional slow-logging setting; it is not the active freefall ODR.

#define PIN_ACCEL_INT1              PA_8   // LIS2DH12 INT1 output.
                                          // Configure as EXTI wakeup source for
                                          // freefall → burst detection.
                                          // Rising edge = interrupt active.

#define ACCEL_FREEFALL_THRESHOLD    0x16  // Suggested starting point (~350 mg)
#define ACCEL_FREEFALL_DURATION     0x03  // ~30 ms at ODR=100 Hz — tune empirically
#define ACCEL_LOWPOWER_ODR_HZ       1    // 1 Hz = 2 µA for gravity wave logging

// =============================================================================
//    TEMPERATURE — TMP117NAIYBGR (U5)
// =============================================================================
//
// One-shot mode: trigger a conversion, read the result, sensor returns to
// shutdown automatically. 0.25 µA shutdown current.

#define TMP117_ONESHOT_CONVERSION_MS  16  // Round up from 15.5 ms

// =============================================================================
//    BAROMETER — MS5611-01BA03 (U4)
// =============================================================================
//
// Has internal temperature reading alongside pressure (used for compensation).
// This is a secondary/redundant temp channel to cross-check against TMP117.
//
// OSR 4096 gives best resolution (~0.012 mbar) but takes ~9.04 ms per
// conversion. OSR 256 is faster (~0.6 ms) but noisier.

// =============================================================================
//    UV / AMBIENT LIGHT — LTR-390UV-01 (U6)
// =============================================================================
//
// Two modes: UV measurement and ambient light sensing (ALS).
// Poll on the same schedule as other sensors. No interrupt routed.
//
// Useful for: UV index, day/night detection, and crude ozone column
// estimation when combined with solar zenith angle from GPS time/position.

// =============================================================================
//    MICROPHONE — T3902 (MK1)
// =============================================================================
//
// Clocked via SPI1 in receive-only master mode at ~2.4 MHz. DMA captures
// the PDM bitstream; firmware decimates PDM→PCM in software (ST's PDM2PCM
// library or equivalent CIC filter).
//
// SPI1 alternate function mapping (AF5):
//   PB3 = SPI1_SCK  → drives mic CLK (through 33Ω series resistor)
//   PB4 = SPI1_MISO → receives mic PDM DATA (direct connection)
// This allows hardware SPI in receive-only master mode — no bit-banging needed.
//
// Power modes:
//   - Active: clock running, ~0.6 mA
//   - Sleep:  stop the clock = 12 µA (mic enters standby)
//   - Off:    remove VDD via power gating = 0 µA
// Wake-up from sleep: 32,768 SCK clock cycles (~13.6 ms at 2.4 MHz).

#define PIN_MIC_PDM_CLK             PB_3   // SPI1_SCK (AF5). Clock output to T3902.
                                          // 33Ω series resistor between MCU and mic.

#define PIN_MIC_PDM_DATA            PB_4   // SPI1_MISO (AF5). PDM data input from T3902.
                                          // Direct connection, no series resistor.

#define MIC_PDM_CLOCK_HZ            2400000  // ~2.4 MHz nominal
#define MIC_WAKEUP_CLOCKS           32768    // SCK cycles to wake from sleep

// T3902 SELECT pin is tied to GND → RIGHT channel (DATA1).
// Per TDK datasheet DS-000357: SELECT=GND → data valid after FALLING CLK edge.
// Sleep entry: 1ms after clock stops. Wake-up: 20ms of continuous clock.

// =============================================================================
//    POWER MANAGEMENT — BQ25570 (U1)
// =============================================================================
//
// Solar cells → VIN_DC → boost charger → VSTOR (supercap) → buck → VOUT (3.3V)

// --- VBAT_OK: power-good flag from BQ25570 ---
#define PIN_VBAT_OK                 PB_5   // Digital input. Active high.
                                          // Connected through R8 (100kΩ series) to
                                          // BQ25570 VBAT_OK output (U1 pin 13).
                                          // As-built HIGH threshold ~2.00 V rising;
                                          // computed LOW threshold ~1.62 V falling.
                                          // Both require final-board HIL.
                                          // Binary flag — no voltage granularity.
                                          // For real state-of-charge, read VSTOR ADC.

// --- VSTOR ADC: supercap voltage monitoring ---
//
// 1MΩ/1MΩ divider (R22 top, R23 bottom) → quiescent drain ~2.6 µA.
// V_ADC = VSTOR × (R23 / (R22 + R23)) = VSTOR × 0.5
// To recover VSTOR: multiply ADC reading by 2.
//
// CRITICAL: 500 kΩ Thévenin source impedance. Do not rely on STM32duino's
// default ADC sample time: it is far too short for this divider. power_adc.cpp
// leaves the pin in analog mode and uses a 250 kHz ADC clock with the 160.5-
// cycle sample setting (~642 us, about 256 RC time constants), which settles
// well beyond 12-bit accuracy without a separate millisecond-scale delay.

#define PIN_VSTOR_ADC               PA_10  // STM32WLE5 ADC1_IN6 (not IN4 as old comment said)
/* BOM-confirmed 1MΩ / 1MΩ divider — straight 2.0× recovery multiplier.
 * NOTE: an earlier bench run saw 3.38 V reported while the multimeter
 * read 4.7 V, leading to a temporary 2.78× empirical correction.  After
 * re-flashing with the VREFINT path enabled in ADC init the reading
 * matched the multimeter at 2.0×.  Likely the original under-read was
 * an ADC bias/path-enable side effect.  Verify per-board before flight. */
#define VSTOR_DIVIDER_RATIO         2.0f
#define VSTOR_DIVIDER_R_TOP         1000000  // R22, 1MΩ (BOM)
#define VSTOR_DIVIDER_R_BOT         1000000  // R23, 1MΩ (BOM)
#define VSTOR_ADC_SETTLE_US         642   // Implemented HAL sample aperture

// --- Solar ADC: solar cell voltage monitoring ---
//
// 1MΩ/1MΩ divider (R19 top, R21 bottom) on +SOLAR rail.
// V_ADC = V_SOLAR × 0.5
// To recover V_SOLAR: multiply ADC reading by 2.
//
// Zero drain at night: when solar voltage is 0V, the divider draws nothing.
// Only drains during daylight. Firmware can use this for day/night detection
// and solar irradiance estimation.
//
// Same high source impedance as VSTOR — use the same long HAL sample aperture.

#define PIN_SOLAR_ADC               PA_15  // STM32WLE5 ADC1_IN11 (not IN5 as old comment said)
#define SOLAR_DIVIDER_RATIO         2.0f
#define SOLAR_DIVIDER_R_TOP         1000000  // R19, 1MΩ (BOM)
#define SOLAR_DIVIDER_R_BOT         1000000  // R21, 1MΩ (BOM)
#define SOLAR_ADC_SETTLE_US         642   // Implemented HAL sample aperture

// --- Programmed voltage thresholds (from resistor dividers R1-R8) ---
// These are hardware-set by resistors and cannot be changed in firmware.
//
// R3=4.75M, R4=3.65M, R5=4.42M program VBAT_OK; these are nominal
// computed thresholds, not measured limits. The board #3 capture on 2026-04-29
// showed boot near VSTOR=2.0V, but VOUT_EN is tied directly to VSTOR, so boot
// does not establish a VBAT_OK edge. Verify PB5 against measured VSTOR.
// R1 changes only on the explicit v1.1 hardware variant; microphone presence
// is not a reliable identifier for the fitted charge-divider value.
#ifndef STRATOLINK_HW_V1_1
#define STRATOLINK_HW_V1_1          0
#endif
#define BQ25570_VOUT_NOMINAL_MV     3312  // Buck output (VOUT_SET divider)
#if STRATOLINK_HW_V1_1
#define BQ25570_VBAT_OV_MV          5041  // R1=7.50M, R2=4.22M; nominal only
#else
#define BQ25570_VBAT_OV_MV          5363  // Nominal divider result, not a tolerance-safe maximum
#endif
#define BQ25570_VBAT_OK_RISE_MV     3510  // Computed from R3/R4/R5; verify on bench
#define BQ25570_VBAT_OK_FALL_MV     2510  // Computed from R3/R5; verify on bench
#define BQ25570_BUCK_REGULATION_V   3.5f  // VSTOR above which buck holds 3.3V

// --- VOUT_EN: buck converter enable (directly connected to VSTOR) ---
//

// --- Energy budget constants ---
//
// Supercap energy model only: exact part is 0.8-1.2 F. Nominal charge ceiling
// is ~5.36 V on v1 and ~5.04 V on v1.1. Historical models used ~2.51 V as an
// illustrative endpoint, not a measured operating floor.
// This nominal ceiling is not a safety bound: the fitted 1% divider does not
// meet the 0.1% resistor condition on TI's +/-2% threshold specification.
// See analysis/diagnostics/supercap_charge_ceiling_audit.py before solar HIL.
// Nor is Flight 3's reported ~3.32 V plateau a measured BOR/VSTOR floor: its
// fixed-VDDA ADC lost rail observability in buck dropout. Select the real
// energy endpoint and load gates only from exact-assembly PPK2 low-rail HIL.
// Nominal model: 0.5 × 1 F × (Vmax² - 2.51²) gives ~11.2 J on v1 or
// ~9.55 J on v1.1. This does not establish night endurance; measure leakage,
// cold ESR, residual GNSS draw and debugger-free dark/sunrise recovery.
// The intended night mode has no RF or GNSS operation. The board does not
// physically isolate the GNSS supply, so verify actual sleep current.

#define SUPERCAP_CAPACITANCE_F      1.0f
#if STRATOLINK_HW_V1_1
#define SUPERCAP_MAX_V              5.041f // Nominal energy-model ceiling only
#define SUPERCAP_ENERGY_J           9.55f  // 0.5 × C × (Vmax² - Vmin²)
#else
#define SUPERCAP_MAX_V              5.36f  // Nominal energy-model ceiling only
#define SUPERCAP_ENERGY_J           11.2f  // 0.5 × C × (Vmax² - Vmin²)
#endif
#define SUPERCAP_MIN_V              2.51f  // Historical illustrative energy endpoint
#define SYSTEM_SLEEP_CURRENT_UA     7.5f   // Legacy measured system target; remeasure in STOP1

// --- Graduated power shedding thresholds (suggested, tune empirically) ---
// Firmware should implement tiered load shedding based on VSTOR ADC reading.
#define POWER_TIER_FULL_V           4.5f  // Full operations (GPS + all sensors + LoRa)
#define POWER_TIER_REDUCED_V        3.5f  // Reduced beacon rate, fewer sensors
#define POWER_TIER_NO_GPS_V         3.0f  // Drop GPS, baro + LoRa only
#define POWER_TIER_EMERGENCY_V      2.8f  // Load-shed tier; every RF path still enforces >=3.0 V

// =============================================================================
// 9. LoRa / LoRaWAN — RAK3172 integrated SX1262
// =============================================================================
//
// Two separate antennas on the board:
//   - AE1: LoRa antenna
//   - AE2: GPS antenna
// Different frequencies (868/915 MHz vs 1575.42 MHz), no sharing possible.
// No harmonic interference between them.

// #define PB12  /* FORBIDDEN — internal LoRa band select. DO NOT USE. */

// ---- Antenna cut lengths (λ/4 monopole) ----
//   GPS L1 1575.42 MHz  →  48 mm
//   LoRa 915 MHz        →  82 mm   (US915/AU915/KR920/AS923)
//   LoRa 868 MHz        →  86 mm   (EU868/RU864/IN865)
//   LoRa Multi-region   →  83 mm   (wideband compromise 868-928 MHz)
//   Wire length MUST match the configured frequency region.
//
//   TX power: +14 dBm ≈ 44 mA, +20 dBm ≈ 87 mA. Never exceed +22 dBm.
//   NEVER transmit without antenna soldered — reflects into PA, kills FE.
//   GPS cold fix with wire monopole: 40-60s (budget ON time accordingly).
//   GPS warm/hot fix: 1-10s (requires backup RAM powered).
//   50 Ω impedance on both RF paths. No matching network needed.

// ESD protection: D1, D3 (PESD5V0U1BB, 0.5pF) on both antennas.

// =============================================================================
// 10. SPARE GPIOs — Available on J3 header
// =============================================================================

#define PIN_SPARE_PA1               PA_1  // Spare GPIO
#define PIN_SPARE_PA9               PA_9  // Spare GPIO
#define PIN_SPARE_PB2               PB_2  // Spare GPIO

// =============================================================================
// 11. SWD DEBUG INTERFACE
// =============================================================================

#define PIN_SWDIO                   PA_13 // SWD data — directly on RAK3172 Pin 7
#define PIN_SWCLK                   PA_14 // SWD clock — directly on RAK3172 Pin 8

// =============================================================================
// 12. BOARD METADATA
// =============================================================================

#undef BOARD_NAME
#define BOARD_NAME                  "Stratolink PICO Mainboard"
#define BOARD_REVISION              "2026-02-27"
#define BOARD_AUTHORS               "Teddy Warner, Shepherd Kruse, Caleb Kruse"
#define BOARD_THICKNESS_MM          0.4f
#define BOARD_LAYERS                2
#define BOARD_WEIGHT_TARGET_G       15    // Total system weight limit

#endif // STRATOLINK_PINS_H
