<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;CkYDQn47eCl7ImA9WhVTEEk.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/full/2575</ns0:id><ns0:author>
			<ns0:name>pdox%goo...@gtempaccount.com</ns0:name><ns0:uri>/u/104735739662288482898/</ns0:uri></ns0:author><ns0:content type="html">The ARM Load/Store Optimizer does not take into account that the ADD/SUB instructions may set CPSR.

This is an upstream bug, but we cannot currently reproduce/demonstrate this bug in a way that is pure LLVM (non-PNaCl).

This issue will record the effort towards fixing this bug locally and upstream.
</ns0:content><ns0:updated>2012-02-23T23:36:13.000Z</ns0:updated><ns0:published>2012-02-04T11:39:36.000Z</ns0:published><ns2:status>Fixed</ns2:status><ns2:owner>
			<ns2:uri>/u/104735739662288482898/</ns2:uri><ns2:username>pdox%goo...@gtempaccount.com</ns2:username></ns2:owner><ns2:state>closed</ns2:state><ns0:title>ARMLoadStoreOptimizer does not correctly model CPSR</ns0:title><ns2:label>Type-Defect</ns2:label><ns2:label>Pri-1</ns2:label><ns2:label>Component-PNaCl</ns2:label><ns2:label>OS-All</ns2:label><ns2:label>Arch-ARM</ns2:label><ns2:label>Mstone-X</ns2:label><ns0:link href="http://code.google.com/feeds/issues/p/nativeclient/issues/2575/comments/full" rel="replies" type="application/atom+xml" /><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=2575" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/full/2575" rel="self" type="application/atom+xml" /><ns2:stars>1</ns2:stars><ns2:blocking>
			<ns2:id>1565</ns2:id></ns2:blocking><ns2:closedDate>2012-02-23T23:36:13.000Z</ns2:closedDate><ns2:id>2575</ns2:id></ns0:entry>