
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000068  00800100  000013a2  00001436  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013a2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  00800168  00800168  0000149e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000149e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000014fc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00001538  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000029dc  00000000  00000000  00001618  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b40  00000000  00000000  00003ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011a9  00000000  00000000  00004b34  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000274  00000000  00000000  00005ce0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000092c  00000000  00000000  00005f54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000247f  00000000  00000000  00006880  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  00008cff  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	ee c3       	rjmp	.+2012   	; 0x802 <__vector_9>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bd c3       	rjmp	.+1914   	; 0x7b8 <__vector_15>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	87 c3       	rjmp	.+1806   	; 0x758 <__vector_18>
      4a:	00 00       	nop
      4c:	5d c3       	rjmp	.+1722   	; 0x708 <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e2 ea       	ldi	r30, 0xA2	; 162
      a0:	f3 e1       	ldi	r31, 0x13	; 19
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 36       	cpi	r26, 0x68	; 104
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a8 e6       	ldi	r26, 0x68	; 104
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a3 38       	cpi	r26, 0x83	; 131
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	3e d4       	rcall	.+2172   	; 0x940 <main>
      c4:	0c 94 cf 09 	jmp	0x139e	; 0x139e <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <usart0_init>:
			  buz_phase_cnt = 0;
			 break;
	}
		
	
}
      ca:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
      ce:	87 e1       	ldi	r24, 0x17	; 23
      d0:	89 b9       	out	0x09, r24	; 9
      d2:	1b b8       	out	0x0b, r1	; 11
      d4:	88 e9       	ldi	r24, 0x98	; 152
      d6:	8a b9       	out	0x0a, r24	; 10
      d8:	86 e0       	ldi	r24, 0x06	; 6
      da:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
      de:	08 95       	ret

000000e0 <SRF02_i2C_Write>:
      e0:	94 ea       	ldi	r25, 0xA4	; 164
      e2:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
      e6:	20 e0       	ldi	r18, 0x00	; 0
      e8:	30 e0       	ldi	r19, 0x00	; 0
      ea:	06 c0       	rjmp	.+12     	; 0xf8 <SRF02_i2C_Write+0x18>
      ec:	f9 01       	movw	r30, r18
      ee:	31 96       	adiw	r30, 0x01	; 1
      f0:	21 3d       	cpi	r18, 0xD1	; 209
      f2:	37 40       	sbci	r19, 0x07	; 7
      f4:	38 f4       	brcc	.+14     	; 0x104 <SRF02_i2C_Write+0x24>
      f6:	9f 01       	movw	r18, r30
      f8:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
      fc:	99 23       	and	r25, r25
      fe:	b4 f7       	brge	.-20     	; 0xec <SRF02_i2C_Write+0xc>
     100:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     104:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     108:	84 e8       	ldi	r24, 0x84	; 132
     10a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     10e:	80 e0       	ldi	r24, 0x00	; 0
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	07 c0       	rjmp	.+14     	; 0x122 <SRF02_i2C_Write+0x42>
     114:	9c 01       	movw	r18, r24
     116:	2f 5f       	subi	r18, 0xFF	; 255
     118:	3f 4f       	sbci	r19, 0xFF	; 255
     11a:	81 3d       	cpi	r24, 0xD1	; 209
     11c:	97 40       	sbci	r25, 0x07	; 7
     11e:	60 f4       	brcc	.+24     	; 0x138 <SRF02_i2C_Write+0x58>
     120:	c9 01       	movw	r24, r18
     122:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     126:	22 23       	and	r18, r18
     128:	ac f7       	brge	.-22     	; 0x114 <SRF02_i2C_Write+0x34>
     12a:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     12e:	88 7f       	andi	r24, 0xF8	; 248
     130:	88 31       	cpi	r24, 0x18	; 24
     132:	21 f0       	breq	.+8      	; 0x13c <SRF02_i2C_Write+0x5c>
     134:	82 e0       	ldi	r24, 0x02	; 2
     136:	03 c0       	rjmp	.+6      	; 0x13e <SRF02_i2C_Write+0x5e>
     138:	81 e0       	ldi	r24, 0x01	; 1
     13a:	01 c0       	rjmp	.+2      	; 0x13e <SRF02_i2C_Write+0x5e>
     13c:	80 e0       	ldi	r24, 0x00	; 0
     13e:	81 11       	cpse	r24, r1
     140:	3d c0       	rjmp	.+122    	; 0x1bc <SRF02_i2C_Write+0xdc>
     142:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     146:	94 e8       	ldi	r25, 0x84	; 132
     148:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     14c:	20 e0       	ldi	r18, 0x00	; 0
     14e:	30 e0       	ldi	r19, 0x00	; 0
     150:	07 c0       	rjmp	.+14     	; 0x160 <SRF02_i2C_Write+0x80>
     152:	b9 01       	movw	r22, r18
     154:	6f 5f       	subi	r22, 0xFF	; 255
     156:	7f 4f       	sbci	r23, 0xFF	; 255
     158:	21 3d       	cpi	r18, 0xD1	; 209
     15a:	37 40       	sbci	r19, 0x07	; 7
     15c:	60 f4       	brcc	.+24     	; 0x176 <SRF02_i2C_Write+0x96>
     15e:	9b 01       	movw	r18, r22
     160:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     164:	99 23       	and	r25, r25
     166:	ac f7       	brge	.-22     	; 0x152 <SRF02_i2C_Write+0x72>
     168:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     16c:	98 7f       	andi	r25, 0xF8	; 248
     16e:	98 32       	cpi	r25, 0x28	; 40
     170:	19 f0       	breq	.+6      	; 0x178 <SRF02_i2C_Write+0x98>
     172:	82 e0       	ldi	r24, 0x02	; 2
     174:	01 c0       	rjmp	.+2      	; 0x178 <SRF02_i2C_Write+0x98>
     176:	81 e0       	ldi	r24, 0x01	; 1
     178:	81 11       	cpse	r24, r1
     17a:	20 c0       	rjmp	.+64     	; 0x1bc <SRF02_i2C_Write+0xdc>
     17c:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     180:	94 e8       	ldi	r25, 0x84	; 132
     182:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     186:	20 e0       	ldi	r18, 0x00	; 0
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	07 c0       	rjmp	.+14     	; 0x19a <SRF02_i2C_Write+0xba>
     18c:	a9 01       	movw	r20, r18
     18e:	4f 5f       	subi	r20, 0xFF	; 255
     190:	5f 4f       	sbci	r21, 0xFF	; 255
     192:	21 3d       	cpi	r18, 0xD1	; 209
     194:	37 40       	sbci	r19, 0x07	; 7
     196:	60 f4       	brcc	.+24     	; 0x1b0 <SRF02_i2C_Write+0xd0>
     198:	9a 01       	movw	r18, r20
     19a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     19e:	99 23       	and	r25, r25
     1a0:	ac f7       	brge	.-22     	; 0x18c <SRF02_i2C_Write+0xac>
     1a2:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1a6:	98 7f       	andi	r25, 0xF8	; 248
     1a8:	98 32       	cpi	r25, 0x28	; 40
     1aa:	19 f0       	breq	.+6      	; 0x1b2 <SRF02_i2C_Write+0xd2>
     1ac:	82 e0       	ldi	r24, 0x02	; 2
     1ae:	01 c0       	rjmp	.+2      	; 0x1b2 <SRF02_i2C_Write+0xd2>
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	81 11       	cpse	r24, r1
     1b4:	03 c0       	rjmp	.+6      	; 0x1bc <SRF02_i2C_Write+0xdc>
     1b6:	94 e9       	ldi	r25, 0x94	; 148
     1b8:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1bc:	08 95       	ret

000001be <SRF02_i2C_Read>:
     1be:	94 ea       	ldi	r25, 0xA4	; 164
     1c0:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c4:	20 e0       	ldi	r18, 0x00	; 0
     1c6:	30 e0       	ldi	r19, 0x00	; 0
     1c8:	06 c0       	rjmp	.+12     	; 0x1d6 <SRF02_i2C_Read+0x18>
     1ca:	f9 01       	movw	r30, r18
     1cc:	31 96       	adiw	r30, 0x01	; 1
     1ce:	21 3d       	cpi	r18, 0xD1	; 209
     1d0:	37 40       	sbci	r19, 0x07	; 7
     1d2:	38 f4       	brcc	.+14     	; 0x1e2 <SRF02_i2C_Read+0x24>
     1d4:	9f 01       	movw	r18, r30
     1d6:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1da:	99 23       	and	r25, r25
     1dc:	b4 f7       	brge	.-20     	; 0x1ca <SRF02_i2C_Read+0xc>
     1de:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1e2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1e6:	94 e8       	ldi	r25, 0x84	; 132
     1e8:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1ec:	20 e0       	ldi	r18, 0x00	; 0
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	06 c0       	rjmp	.+12     	; 0x1fe <SRF02_i2C_Read+0x40>
     1f2:	f9 01       	movw	r30, r18
     1f4:	31 96       	adiw	r30, 0x01	; 1
     1f6:	21 3d       	cpi	r18, 0xD1	; 209
     1f8:	37 40       	sbci	r19, 0x07	; 7
     1fa:	60 f4       	brcc	.+24     	; 0x214 <SRF02_i2C_Read+0x56>
     1fc:	9f 01       	movw	r18, r30
     1fe:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     202:	99 23       	and	r25, r25
     204:	b4 f7       	brge	.-20     	; 0x1f2 <SRF02_i2C_Read+0x34>
     206:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     20a:	98 7f       	andi	r25, 0xF8	; 248
     20c:	98 31       	cpi	r25, 0x18	; 24
     20e:	21 f0       	breq	.+8      	; 0x218 <SRF02_i2C_Read+0x5a>
     210:	e2 e0       	ldi	r30, 0x02	; 2
     212:	03 c0       	rjmp	.+6      	; 0x21a <SRF02_i2C_Read+0x5c>
     214:	e1 e0       	ldi	r30, 0x01	; 1
     216:	01 c0       	rjmp	.+2      	; 0x21a <SRF02_i2C_Read+0x5c>
     218:	e0 e0       	ldi	r30, 0x00	; 0
     21a:	e1 11       	cpse	r30, r1
     21c:	7b c0       	rjmp	.+246    	; 0x314 <SRF02_i2C_Read+0x156>
     21e:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     222:	94 e8       	ldi	r25, 0x84	; 132
     224:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     228:	20 e0       	ldi	r18, 0x00	; 0
     22a:	30 e0       	ldi	r19, 0x00	; 0
     22c:	07 c0       	rjmp	.+14     	; 0x23c <SRF02_i2C_Read+0x7e>
     22e:	b9 01       	movw	r22, r18
     230:	6f 5f       	subi	r22, 0xFF	; 255
     232:	7f 4f       	sbci	r23, 0xFF	; 255
     234:	21 3d       	cpi	r18, 0xD1	; 209
     236:	37 40       	sbci	r19, 0x07	; 7
     238:	60 f4       	brcc	.+24     	; 0x252 <SRF02_i2C_Read+0x94>
     23a:	9b 01       	movw	r18, r22
     23c:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     240:	99 23       	and	r25, r25
     242:	ac f7       	brge	.-22     	; 0x22e <SRF02_i2C_Read+0x70>
     244:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     248:	98 7f       	andi	r25, 0xF8	; 248
     24a:	98 32       	cpi	r25, 0x28	; 40
     24c:	19 f0       	breq	.+6      	; 0x254 <SRF02_i2C_Read+0x96>
     24e:	e2 e0       	ldi	r30, 0x02	; 2
     250:	01 c0       	rjmp	.+2      	; 0x254 <SRF02_i2C_Read+0x96>
     252:	e1 e0       	ldi	r30, 0x01	; 1
     254:	e1 11       	cpse	r30, r1
     256:	5e c0       	rjmp	.+188    	; 0x314 <SRF02_i2C_Read+0x156>
     258:	94 ea       	ldi	r25, 0xA4	; 164
     25a:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     25e:	20 e0       	ldi	r18, 0x00	; 0
     260:	30 e0       	ldi	r19, 0x00	; 0
     262:	07 c0       	rjmp	.+14     	; 0x272 <SRF02_i2C_Read+0xb4>
     264:	b9 01       	movw	r22, r18
     266:	6f 5f       	subi	r22, 0xFF	; 255
     268:	7f 4f       	sbci	r23, 0xFF	; 255
     26a:	21 3d       	cpi	r18, 0xD1	; 209
     26c:	37 40       	sbci	r19, 0x07	; 7
     26e:	60 f4       	brcc	.+24     	; 0x288 <SRF02_i2C_Read+0xca>
     270:	9b 01       	movw	r18, r22
     272:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     276:	99 23       	and	r25, r25
     278:	ac f7       	brge	.-22     	; 0x264 <SRF02_i2C_Read+0xa6>
     27a:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     27e:	98 7f       	andi	r25, 0xF8	; 248
     280:	90 31       	cpi	r25, 0x10	; 16
     282:	19 f0       	breq	.+6      	; 0x28a <SRF02_i2C_Read+0xcc>
     284:	e2 e0       	ldi	r30, 0x02	; 2
     286:	01 c0       	rjmp	.+2      	; 0x28a <SRF02_i2C_Read+0xcc>
     288:	e1 e0       	ldi	r30, 0x01	; 1
     28a:	e1 11       	cpse	r30, r1
     28c:	43 c0       	rjmp	.+134    	; 0x314 <SRF02_i2C_Read+0x156>
     28e:	81 60       	ori	r24, 0x01	; 1
     290:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     294:	84 e8       	ldi	r24, 0x84	; 132
     296:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     29a:	20 e0       	ldi	r18, 0x00	; 0
     29c:	30 e0       	ldi	r19, 0x00	; 0
     29e:	07 c0       	rjmp	.+14     	; 0x2ae <SRF02_i2C_Read+0xf0>
     2a0:	b9 01       	movw	r22, r18
     2a2:	6f 5f       	subi	r22, 0xFF	; 255
     2a4:	7f 4f       	sbci	r23, 0xFF	; 255
     2a6:	21 3d       	cpi	r18, 0xD1	; 209
     2a8:	37 40       	sbci	r19, 0x07	; 7
     2aa:	60 f4       	brcc	.+24     	; 0x2c4 <SRF02_i2C_Read+0x106>
     2ac:	9b 01       	movw	r18, r22
     2ae:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2b2:	99 23       	and	r25, r25
     2b4:	ac f7       	brge	.-22     	; 0x2a0 <SRF02_i2C_Read+0xe2>
     2b6:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ba:	88 7f       	andi	r24, 0xF8	; 248
     2bc:	80 34       	cpi	r24, 0x40	; 64
     2be:	19 f0       	breq	.+6      	; 0x2c6 <SRF02_i2C_Read+0x108>
     2c0:	e2 e0       	ldi	r30, 0x02	; 2
     2c2:	01 c0       	rjmp	.+2      	; 0x2c6 <SRF02_i2C_Read+0x108>
     2c4:	e1 e0       	ldi	r30, 0x01	; 1
     2c6:	e1 11       	cpse	r30, r1
     2c8:	25 c0       	rjmp	.+74     	; 0x314 <SRF02_i2C_Read+0x156>
     2ca:	84 e8       	ldi	r24, 0x84	; 132
     2cc:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2d0:	20 e0       	ldi	r18, 0x00	; 0
     2d2:	30 e0       	ldi	r19, 0x00	; 0
     2d4:	06 c0       	rjmp	.+12     	; 0x2e2 <SRF02_i2C_Read+0x124>
     2d6:	c9 01       	movw	r24, r18
     2d8:	01 96       	adiw	r24, 0x01	; 1
     2da:	21 3d       	cpi	r18, 0xD1	; 209
     2dc:	37 40       	sbci	r19, 0x07	; 7
     2de:	60 f4       	brcc	.+24     	; 0x2f8 <SRF02_i2C_Read+0x13a>
     2e0:	9c 01       	movw	r18, r24
     2e2:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2e6:	88 23       	and	r24, r24
     2e8:	b4 f7       	brge	.-20     	; 0x2d6 <SRF02_i2C_Read+0x118>
     2ea:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ee:	88 7f       	andi	r24, 0xF8	; 248
     2f0:	88 35       	cpi	r24, 0x58	; 88
     2f2:	19 f0       	breq	.+6      	; 0x2fa <SRF02_i2C_Read+0x13c>
     2f4:	e2 e0       	ldi	r30, 0x02	; 2
     2f6:	01 c0       	rjmp	.+2      	; 0x2fa <SRF02_i2C_Read+0x13c>
     2f8:	e1 e0       	ldi	r30, 0x01	; 1
     2fa:	e1 11       	cpse	r30, r1
     2fc:	03 c0       	rjmp	.+6      	; 0x304 <SRF02_i2C_Read+0x146>
     2fe:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     302:	01 c0       	rjmp	.+2      	; 0x306 <SRF02_i2C_Read+0x148>
     304:	80 e0       	ldi	r24, 0x00	; 0
     306:	e1 11       	cpse	r30, r1
     308:	05 c0       	rjmp	.+10     	; 0x314 <SRF02_i2C_Read+0x156>
     30a:	94 e9       	ldi	r25, 0x94	; 148
     30c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     310:	da 01       	movw	r26, r20
     312:	8c 93       	st	X, r24
     314:	8e 2f       	mov	r24, r30
     316:	08 95       	ret

00000318 <startRanging>:
     318:	41 e5       	ldi	r20, 0x51	; 81
     31a:	60 e0       	ldi	r22, 0x00	; 0
     31c:	e1 ce       	rjmp	.-574    	; 0xe0 <SRF02_i2C_Write>
     31e:	08 95       	ret

00000320 <getRange>:
     320:	ef 92       	push	r14
     322:	ff 92       	push	r15
     324:	1f 93       	push	r17
     326:	cf 93       	push	r28
     328:	df 93       	push	r29
     32a:	1f 92       	push	r1
     32c:	cd b7       	in	r28, 0x3d	; 61
     32e:	de b7       	in	r29, 0x3e	; 62
     330:	18 2f       	mov	r17, r24
     332:	7b 01       	movw	r14, r22
     334:	ae 01       	movw	r20, r28
     336:	4f 5f       	subi	r20, 0xFF	; 255
     338:	5f 4f       	sbci	r21, 0xFF	; 255
     33a:	62 e0       	ldi	r22, 0x02	; 2
     33c:	40 df       	rcall	.-384    	; 0x1be <SRF02_i2C_Read>
     33e:	88 23       	and	r24, r24
     340:	11 f0       	breq	.+4      	; 0x346 <getRange+0x26>
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	16 c0       	rjmp	.+44     	; 0x372 <getRange+0x52>
     346:	89 81       	ldd	r24, Y+1	; 0x01
     348:	f7 01       	movw	r30, r14
     34a:	10 82       	st	Z, r1
     34c:	81 83       	std	Z+1, r24	; 0x01
     34e:	ae 01       	movw	r20, r28
     350:	4f 5f       	subi	r20, 0xFF	; 255
     352:	5f 4f       	sbci	r21, 0xFF	; 255
     354:	63 e0       	ldi	r22, 0x03	; 3
     356:	81 2f       	mov	r24, r17
     358:	32 df       	rcall	.-412    	; 0x1be <SRF02_i2C_Read>
     35a:	88 23       	and	r24, r24
     35c:	11 f0       	breq	.+4      	; 0x362 <getRange+0x42>
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	08 c0       	rjmp	.+16     	; 0x372 <getRange+0x52>
     362:	99 81       	ldd	r25, Y+1	; 0x01
     364:	f7 01       	movw	r30, r14
     366:	20 81       	ld	r18, Z
     368:	31 81       	ldd	r19, Z+1	; 0x01
     36a:	29 2b       	or	r18, r25
     36c:	31 83       	std	Z+1, r19	; 0x01
     36e:	20 83       	st	Z, r18
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	0f 90       	pop	r0
     374:	df 91       	pop	r29
     376:	cf 91       	pop	r28
     378:	1f 91       	pop	r17
     37a:	ff 90       	pop	r15
     37c:	ef 90       	pop	r14
     37e:	08 95       	ret

00000380 <Timer0_Init>:
     380:	8f e0       	ldi	r24, 0x0F	; 15
     382:	83 bf       	out	0x33, r24	; 51
     384:	12 be       	out	0x32, r1	; 50
     386:	8e e0       	ldi	r24, 0x0E	; 14
     388:	81 bf       	out	0x31, r24	; 49
     38a:	82 e0       	ldi	r24, 0x02	; 2
     38c:	87 bf       	out	0x37, r24	; 55
     38e:	08 95       	ret

00000390 <pwm1_init>:
     390:	81 ea       	ldi	r24, 0xA1	; 161
     392:	8f bd       	out	0x2f, r24	; 47
     394:	8a e0       	ldi	r24, 0x0A	; 10
     396:	8e bd       	out	0x2e, r24	; 46
     398:	08 95       	ret

0000039a <pwm3_init>:
     39a:	81 ea       	ldi	r24, 0xA1	; 161
     39c:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
     3a0:	8a e0       	ldi	r24, 0x0A	; 10
     3a2:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     3a6:	08 95       	ret

000003a8 <motor_speed_set>:
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	9b bd       	out	0x2b, r25	; 43
     3ac:	8a bd       	out	0x2a, r24	; 42
     3ae:	99 bd       	out	0x29, r25	; 41
     3b0:	88 bd       	out	0x28, r24	; 40
     3b2:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     3b6:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
     3ba:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     3be:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     3c2:	08 95       	ret

000003c4 <send_ultra_to_sub_uart0>:
     3c4:	dc 01       	movw	r26, r24
     3c6:	11 96       	adiw	r26, 0x01	; 1
     3c8:	2c 91       	ld	r18, X
     3ca:	11 97       	sbiw	r26, 0x01	; 1
     3cc:	ec e7       	ldi	r30, 0x7C	; 124
     3ce:	f1 e0       	ldi	r31, 0x01	; 1
     3d0:	21 83       	std	Z+1, r18	; 0x01
     3d2:	8c 91       	ld	r24, X
     3d4:	80 83       	st	Z, r24
     3d6:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <srf_buf_idx>
     3da:	8a b1       	in	r24, 0x0a	; 10
     3dc:	80 62       	ori	r24, 0x20	; 32
     3de:	8a b9       	out	0x0a, r24	; 10
     3e0:	08 95       	ret

000003e2 <main_rx_cmd_uart0>:
     3e2:	20 91 79 01 	lds	r18, 0x0179	; 0x800179 <speedflag_buf>
     3e6:	fc 01       	movw	r30, r24
     3e8:	20 83       	st	Z, r18
     3ea:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <fcw_state_buf>
     3ee:	fb 01       	movw	r30, r22
     3f0:	80 83       	st	Z, r24
     3f2:	08 95       	ret

000003f4 <Ultrasonic_filtered>:
     3f4:	fc 01       	movw	r30, r24
     3f6:	40 81       	ld	r20, Z
     3f8:	51 81       	ldd	r21, Z+1	; 0x01
     3fa:	9a 01       	movw	r18, r20
     3fc:	21 50       	subi	r18, 0x01	; 1
     3fe:	31 09       	sbc	r19, r1
     400:	24 3f       	cpi	r18, 0xF4	; 244
     402:	31 40       	sbci	r19, 0x01	; 1
     404:	40 f0       	brcs	.+16     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     406:	20 91 68 01 	lds	r18, 0x0168	; 0x800168 <__data_end>
     40a:	30 91 69 01 	lds	r19, 0x0169	; 0x800169 <__data_end+0x1>
     40e:	fc 01       	movw	r30, r24
     410:	31 83       	std	Z+1, r19	; 0x01
     412:	20 83       	st	Z, r18
     414:	08 95       	ret
     416:	20 91 68 01 	lds	r18, 0x0168	; 0x800168 <__data_end>
     41a:	30 91 69 01 	lds	r19, 0x0169	; 0x800169 <__data_end+0x1>
     41e:	21 15       	cp	r18, r1
     420:	31 05       	cpc	r19, r1
     422:	29 f4       	brne	.+10     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     424:	50 93 69 01 	sts	0x0169, r21	; 0x800169 <__data_end+0x1>
     428:	40 93 68 01 	sts	0x0168, r20	; 0x800168 <__data_end>
     42c:	08 95       	ret
     42e:	b9 01       	movw	r22, r18
     430:	66 0f       	add	r22, r22
     432:	77 1f       	adc	r23, r23
     434:	26 0f       	add	r18, r22
     436:	37 1f       	adc	r19, r23
     438:	24 0f       	add	r18, r20
     43a:	35 1f       	adc	r19, r21
     43c:	36 95       	lsr	r19
     43e:	27 95       	ror	r18
     440:	36 95       	lsr	r19
     442:	27 95       	ror	r18
     444:	fc 01       	movw	r30, r24
     446:	31 83       	std	Z+1, r19	; 0x01
     448:	20 83       	st	Z, r18
     44a:	30 93 69 01 	sts	0x0169, r19	; 0x800169 <__data_end+0x1>
     44e:	20 93 68 01 	sts	0x0168, r18	; 0x800168 <__data_end>
     452:	08 95       	ret

00000454 <motor_driection>:
     454:	81 11       	cpse	r24, r1
     456:	19 c0       	rjmp	.+50     	; 0x48a <motor_driection+0x36>
     458:	82 b3       	in	r24, 0x12	; 18
     45a:	80 61       	ori	r24, 0x10	; 16
     45c:	82 bb       	out	0x12, r24	; 18
     45e:	82 b3       	in	r24, 0x12	; 18
     460:	8f 7d       	andi	r24, 0xDF	; 223
     462:	82 bb       	out	0x12, r24	; 18
     464:	82 b3       	in	r24, 0x12	; 18
     466:	80 64       	ori	r24, 0x40	; 64
     468:	82 bb       	out	0x12, r24	; 18
     46a:	82 b3       	in	r24, 0x12	; 18
     46c:	8f 77       	andi	r24, 0x7F	; 127
     46e:	82 bb       	out	0x12, r24	; 18
     470:	88 b3       	in	r24, 0x18	; 24
     472:	81 60       	ori	r24, 0x01	; 1
     474:	88 bb       	out	0x18, r24	; 24
     476:	88 b3       	in	r24, 0x18	; 24
     478:	8d 7f       	andi	r24, 0xFD	; 253
     47a:	88 bb       	out	0x18, r24	; 24
     47c:	88 b3       	in	r24, 0x18	; 24
     47e:	84 60       	ori	r24, 0x04	; 4
     480:	88 bb       	out	0x18, r24	; 24
     482:	88 b3       	in	r24, 0x18	; 24
     484:	87 7f       	andi	r24, 0xF7	; 247
     486:	88 bb       	out	0x18, r24	; 24
     488:	08 95       	ret
     48a:	82 b3       	in	r24, 0x12	; 18
     48c:	8f 7e       	andi	r24, 0xEF	; 239
     48e:	82 bb       	out	0x12, r24	; 18
     490:	82 b3       	in	r24, 0x12	; 18
     492:	80 62       	ori	r24, 0x20	; 32
     494:	82 bb       	out	0x12, r24	; 18
     496:	82 b3       	in	r24, 0x12	; 18
     498:	8f 7b       	andi	r24, 0xBF	; 191
     49a:	82 bb       	out	0x12, r24	; 18
     49c:	82 b3       	in	r24, 0x12	; 18
     49e:	80 68       	ori	r24, 0x80	; 128
     4a0:	82 bb       	out	0x12, r24	; 18
     4a2:	88 b3       	in	r24, 0x18	; 24
     4a4:	8e 7f       	andi	r24, 0xFE	; 254
     4a6:	88 bb       	out	0x18, r24	; 24
     4a8:	88 b3       	in	r24, 0x18	; 24
     4aa:	82 60       	ori	r24, 0x02	; 2
     4ac:	88 bb       	out	0x18, r24	; 24
     4ae:	88 b3       	in	r24, 0x18	; 24
     4b0:	8b 7f       	andi	r24, 0xFB	; 251
     4b2:	88 bb       	out	0x18, r24	; 24
     4b4:	88 b3       	in	r24, 0x18	; 24
     4b6:	88 60       	ori	r24, 0x08	; 8
     4b8:	88 bb       	out	0x18, r24	; 24
     4ba:	08 95       	ret

000004bc <motor_drive>:
     4bc:	cf 93       	push	r28
     4be:	df 93       	push	r29
     4c0:	eb 01       	movw	r28, r22
     4c2:	81 30       	cpi	r24, 0x01	; 1
     4c4:	21 f4       	brne	.+8      	; 0x4ce <motor_drive+0x12>
     4c6:	88 ec       	ldi	r24, 0xC8	; 200
     4c8:	88 83       	st	Y, r24
     4ca:	6e df       	rcall	.-292    	; 0x3a8 <motor_speed_set>
     4cc:	2c c0       	rjmp	.+88     	; 0x526 <motor_drive+0x6a>
     4ce:	82 30       	cpi	r24, 0x02	; 2
     4d0:	21 f4       	brne	.+8      	; 0x4da <motor_drive+0x1e>
     4d2:	86 e9       	ldi	r24, 0x96	; 150
     4d4:	88 83       	st	Y, r24
     4d6:	68 df       	rcall	.-304    	; 0x3a8 <motor_speed_set>
     4d8:	26 c0       	rjmp	.+76     	; 0x526 <motor_drive+0x6a>
     4da:	84 30       	cpi	r24, 0x04	; 4
     4dc:	19 f4       	brne	.+6      	; 0x4e4 <motor_drive+0x28>
     4de:	88 81       	ld	r24, Y
     4e0:	63 df       	rcall	.-314    	; 0x3a8 <motor_speed_set>
     4e2:	21 c0       	rjmp	.+66     	; 0x526 <motor_drive+0x6a>
     4e4:	83 30       	cpi	r24, 0x03	; 3
     4e6:	f9 f4       	brne	.+62     	; 0x526 <motor_drive+0x6a>
     4e8:	88 81       	ld	r24, Y
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	11 c0       	rjmp	.+34     	; 0x510 <motor_drive+0x54>
     4ee:	9b bd       	out	0x2b, r25	; 43
     4f0:	8a bd       	out	0x2a, r24	; 42
     4f2:	99 bd       	out	0x29, r25	; 41
     4f4:	88 bd       	out	0x28, r24	; 40
     4f6:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     4fa:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
     4fe:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     502:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     506:	e3 e3       	ldi	r30, 0x33	; 51
     508:	fb e2       	ldi	r31, 0x2B	; 43
     50a:	31 97       	sbiw	r30, 0x01	; 1
     50c:	f1 f7       	brne	.-4      	; 0x50a <motor_drive+0x4e>
     50e:	0a 97       	sbiw	r24, 0x0a	; 10
     510:	99 23       	and	r25, r25
     512:	6c f7       	brge	.-38     	; 0x4ee <motor_drive+0x32>
     514:	80 e0       	ldi	r24, 0x00	; 0
     516:	48 df       	rcall	.-368    	; 0x3a8 <motor_speed_set>
     518:	18 82       	st	Y, r1
     51a:	82 b3       	in	r24, 0x12	; 18
     51c:	8f 70       	andi	r24, 0x0F	; 15
     51e:	82 bb       	out	0x12, r24	; 18
     520:	88 b3       	in	r24, 0x18	; 24
     522:	80 7f       	andi	r24, 0xF0	; 240
     524:	88 bb       	out	0x18, r24	; 24
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	08 95       	ret

0000052c <fcw_state_to_string>:
     52c:	e5 e6       	ldi	r30, 0x65	; 101
     52e:	f0 e0       	ldi	r31, 0x00	; 0
     530:	90 81       	ld	r25, Z
     532:	9b 7f       	andi	r25, 0xFB	; 251
     534:	90 83       	st	Z, r25
     536:	90 81       	ld	r25, Z
     538:	9d 7f       	andi	r25, 0xFD	; 253
     53a:	90 83       	st	Z, r25
     53c:	90 81       	ld	r25, Z
     53e:	91 60       	ori	r25, 0x01	; 1
     540:	90 83       	st	Z, r25
     542:	96 ef       	ldi	r25, 0xF6	; 246
     544:	9a 95       	dec	r25
     546:	f1 f7       	brne	.-4      	; 0x544 <fcw_state_to_string+0x18>
     548:	90 ec       	ldi	r25, 0xC0	; 192
     54a:	9b bb       	out	0x1b, r25	; 27
     54c:	96 ef       	ldi	r25, 0xF6	; 246
     54e:	9a 95       	dec	r25
     550:	f1 f7       	brne	.-4      	; 0x54e <fcw_state_to_string+0x22>
     552:	90 81       	ld	r25, Z
     554:	9e 7f       	andi	r25, 0xFE	; 254
     556:	90 83       	st	Z, r25
     558:	81 30       	cpi	r24, 0x01	; 1
     55a:	09 f4       	brne	.+2      	; 0x55e <fcw_state_to_string+0x32>
     55c:	54 c0       	rjmp	.+168    	; 0x606 <fcw_state_to_string+0xda>
     55e:	50 f1       	brcs	.+84     	; 0x5b4 <fcw_state_to_string+0x88>
     560:	82 30       	cpi	r24, 0x02	; 2
     562:	09 f4       	brne	.+2      	; 0x566 <fcw_state_to_string+0x3a>
     564:	79 c0       	rjmp	.+242    	; 0x658 <fcw_state_to_string+0x12c>
     566:	83 30       	cpi	r24, 0x03	; 3
     568:	09 f4       	brne	.+2      	; 0x56c <fcw_state_to_string+0x40>
     56a:	9f c0       	rjmp	.+318    	; 0x6aa <fcw_state_to_string+0x17e>
     56c:	c7 c0       	rjmp	.+398    	; 0x6fc <fcw_state_to_string+0x1d0>
     56e:	11 96       	adiw	r26, 0x01	; 1
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	06 c0       	rjmp	.+12     	; 0x580 <fcw_state_to_string+0x54>
     574:	e6 e6       	ldi	r30, 0x66	; 102
     576:	fe e0       	ldi	r31, 0x0E	; 14
     578:	31 97       	sbiw	r30, 0x01	; 1
     57a:	f1 f7       	brne	.-4      	; 0x578 <fcw_state_to_string+0x4c>
     57c:	00 00       	nop
     57e:	82 2f       	mov	r24, r18
     580:	2f ef       	ldi	r18, 0xFF	; 255
     582:	28 0f       	add	r18, r24
     584:	81 11       	cpse	r24, r1
     586:	f6 cf       	rjmp	.-20     	; 0x574 <fcw_state_to_string+0x48>
     588:	e5 e6       	ldi	r30, 0x65	; 101
     58a:	f0 e0       	ldi	r31, 0x00	; 0
     58c:	80 81       	ld	r24, Z
     58e:	84 60       	ori	r24, 0x04	; 4
     590:	80 83       	st	Z, r24
     592:	80 81       	ld	r24, Z
     594:	8d 7f       	andi	r24, 0xFD	; 253
     596:	80 83       	st	Z, r24
     598:	80 81       	ld	r24, Z
     59a:	81 60       	ori	r24, 0x01	; 1
     59c:	80 83       	st	Z, r24
     59e:	86 ef       	ldi	r24, 0xF6	; 246
     5a0:	8a 95       	dec	r24
     5a2:	f1 f7       	brne	.-4      	; 0x5a0 <fcw_state_to_string+0x74>
     5a4:	9b bb       	out	0x1b, r25	; 27
     5a6:	96 ef       	ldi	r25, 0xF6	; 246
     5a8:	9a 95       	dec	r25
     5aa:	f1 f7       	brne	.-4      	; 0x5a8 <fcw_state_to_string+0x7c>
     5ac:	80 81       	ld	r24, Z
     5ae:	8e 7f       	andi	r24, 0xFE	; 254
     5b0:	80 83       	st	Z, r24
     5b2:	02 c0       	rjmp	.+4      	; 0x5b8 <fcw_state_to_string+0x8c>
     5b4:	a0 e0       	ldi	r26, 0x00	; 0
     5b6:	b1 e0       	ldi	r27, 0x01	; 1
     5b8:	9c 91       	ld	r25, X
     5ba:	91 11       	cpse	r25, r1
     5bc:	d8 cf       	rjmp	.-80     	; 0x56e <fcw_state_to_string+0x42>
     5be:	08 95       	ret
     5c0:	11 96       	adiw	r26, 0x01	; 1
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	06 c0       	rjmp	.+12     	; 0x5d2 <fcw_state_to_string+0xa6>
     5c6:	e6 e6       	ldi	r30, 0x66	; 102
     5c8:	fe e0       	ldi	r31, 0x0E	; 14
     5ca:	31 97       	sbiw	r30, 0x01	; 1
     5cc:	f1 f7       	brne	.-4      	; 0x5ca <fcw_state_to_string+0x9e>
     5ce:	00 00       	nop
     5d0:	82 2f       	mov	r24, r18
     5d2:	2f ef       	ldi	r18, 0xFF	; 255
     5d4:	28 0f       	add	r18, r24
     5d6:	81 11       	cpse	r24, r1
     5d8:	f6 cf       	rjmp	.-20     	; 0x5c6 <fcw_state_to_string+0x9a>
     5da:	e5 e6       	ldi	r30, 0x65	; 101
     5dc:	f0 e0       	ldi	r31, 0x00	; 0
     5de:	80 81       	ld	r24, Z
     5e0:	84 60       	ori	r24, 0x04	; 4
     5e2:	80 83       	st	Z, r24
     5e4:	80 81       	ld	r24, Z
     5e6:	8d 7f       	andi	r24, 0xFD	; 253
     5e8:	80 83       	st	Z, r24
     5ea:	80 81       	ld	r24, Z
     5ec:	81 60       	ori	r24, 0x01	; 1
     5ee:	80 83       	st	Z, r24
     5f0:	86 ef       	ldi	r24, 0xF6	; 246
     5f2:	8a 95       	dec	r24
     5f4:	f1 f7       	brne	.-4      	; 0x5f2 <fcw_state_to_string+0xc6>
     5f6:	9b bb       	out	0x1b, r25	; 27
     5f8:	96 ef       	ldi	r25, 0xF6	; 246
     5fa:	9a 95       	dec	r25
     5fc:	f1 f7       	brne	.-4      	; 0x5fa <fcw_state_to_string+0xce>
     5fe:	80 81       	ld	r24, Z
     600:	8e 7f       	andi	r24, 0xFE	; 254
     602:	80 83       	st	Z, r24
     604:	02 c0       	rjmp	.+4      	; 0x60a <fcw_state_to_string+0xde>
     606:	af e0       	ldi	r26, 0x0F	; 15
     608:	b1 e0       	ldi	r27, 0x01	; 1
     60a:	9c 91       	ld	r25, X
     60c:	91 11       	cpse	r25, r1
     60e:	d8 cf       	rjmp	.-80     	; 0x5c0 <fcw_state_to_string+0x94>
     610:	08 95       	ret
     612:	11 96       	adiw	r26, 0x01	; 1
     614:	81 e0       	ldi	r24, 0x01	; 1
     616:	06 c0       	rjmp	.+12     	; 0x624 <fcw_state_to_string+0xf8>
     618:	e6 e6       	ldi	r30, 0x66	; 102
     61a:	fe e0       	ldi	r31, 0x0E	; 14
     61c:	31 97       	sbiw	r30, 0x01	; 1
     61e:	f1 f7       	brne	.-4      	; 0x61c <fcw_state_to_string+0xf0>
     620:	00 00       	nop
     622:	82 2f       	mov	r24, r18
     624:	2f ef       	ldi	r18, 0xFF	; 255
     626:	28 0f       	add	r18, r24
     628:	81 11       	cpse	r24, r1
     62a:	f6 cf       	rjmp	.-20     	; 0x618 <fcw_state_to_string+0xec>
     62c:	e5 e6       	ldi	r30, 0x65	; 101
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	84 60       	ori	r24, 0x04	; 4
     634:	80 83       	st	Z, r24
     636:	80 81       	ld	r24, Z
     638:	8d 7f       	andi	r24, 0xFD	; 253
     63a:	80 83       	st	Z, r24
     63c:	80 81       	ld	r24, Z
     63e:	81 60       	ori	r24, 0x01	; 1
     640:	80 83       	st	Z, r24
     642:	86 ef       	ldi	r24, 0xF6	; 246
     644:	8a 95       	dec	r24
     646:	f1 f7       	brne	.-4      	; 0x644 <fcw_state_to_string+0x118>
     648:	9b bb       	out	0x1b, r25	; 27
     64a:	96 ef       	ldi	r25, 0xF6	; 246
     64c:	9a 95       	dec	r25
     64e:	f1 f7       	brne	.-4      	; 0x64c <fcw_state_to_string+0x120>
     650:	80 81       	ld	r24, Z
     652:	8e 7f       	andi	r24, 0xFE	; 254
     654:	80 83       	st	Z, r24
     656:	02 c0       	rjmp	.+4      	; 0x65c <fcw_state_to_string+0x130>
     658:	ae e1       	ldi	r26, 0x1E	; 30
     65a:	b1 e0       	ldi	r27, 0x01	; 1
     65c:	9c 91       	ld	r25, X
     65e:	91 11       	cpse	r25, r1
     660:	d8 cf       	rjmp	.-80     	; 0x612 <fcw_state_to_string+0xe6>
     662:	08 95       	ret
     664:	11 96       	adiw	r26, 0x01	; 1
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	06 c0       	rjmp	.+12     	; 0x676 <fcw_state_to_string+0x14a>
     66a:	e6 e6       	ldi	r30, 0x66	; 102
     66c:	fe e0       	ldi	r31, 0x0E	; 14
     66e:	31 97       	sbiw	r30, 0x01	; 1
     670:	f1 f7       	brne	.-4      	; 0x66e <fcw_state_to_string+0x142>
     672:	00 00       	nop
     674:	82 2f       	mov	r24, r18
     676:	2f ef       	ldi	r18, 0xFF	; 255
     678:	28 0f       	add	r18, r24
     67a:	81 11       	cpse	r24, r1
     67c:	f6 cf       	rjmp	.-20     	; 0x66a <fcw_state_to_string+0x13e>
     67e:	e5 e6       	ldi	r30, 0x65	; 101
     680:	f0 e0       	ldi	r31, 0x00	; 0
     682:	80 81       	ld	r24, Z
     684:	84 60       	ori	r24, 0x04	; 4
     686:	80 83       	st	Z, r24
     688:	80 81       	ld	r24, Z
     68a:	8d 7f       	andi	r24, 0xFD	; 253
     68c:	80 83       	st	Z, r24
     68e:	80 81       	ld	r24, Z
     690:	81 60       	ori	r24, 0x01	; 1
     692:	80 83       	st	Z, r24
     694:	86 ef       	ldi	r24, 0xF6	; 246
     696:	8a 95       	dec	r24
     698:	f1 f7       	brne	.-4      	; 0x696 <fcw_state_to_string+0x16a>
     69a:	9b bb       	out	0x1b, r25	; 27
     69c:	96 ef       	ldi	r25, 0xF6	; 246
     69e:	9a 95       	dec	r25
     6a0:	f1 f7       	brne	.-4      	; 0x69e <fcw_state_to_string+0x172>
     6a2:	80 81       	ld	r24, Z
     6a4:	8e 7f       	andi	r24, 0xFE	; 254
     6a6:	80 83       	st	Z, r24
     6a8:	02 c0       	rjmp	.+4      	; 0x6ae <fcw_state_to_string+0x182>
     6aa:	ad e2       	ldi	r26, 0x2D	; 45
     6ac:	b1 e0       	ldi	r27, 0x01	; 1
     6ae:	9c 91       	ld	r25, X
     6b0:	91 11       	cpse	r25, r1
     6b2:	d8 cf       	rjmp	.-80     	; 0x664 <fcw_state_to_string+0x138>
     6b4:	08 95       	ret
     6b6:	11 96       	adiw	r26, 0x01	; 1
     6b8:	81 e0       	ldi	r24, 0x01	; 1
     6ba:	06 c0       	rjmp	.+12     	; 0x6c8 <fcw_state_to_string+0x19c>
     6bc:	e6 e6       	ldi	r30, 0x66	; 102
     6be:	fe e0       	ldi	r31, 0x0E	; 14
     6c0:	31 97       	sbiw	r30, 0x01	; 1
     6c2:	f1 f7       	brne	.-4      	; 0x6c0 <fcw_state_to_string+0x194>
     6c4:	00 00       	nop
     6c6:	82 2f       	mov	r24, r18
     6c8:	2f ef       	ldi	r18, 0xFF	; 255
     6ca:	28 0f       	add	r18, r24
     6cc:	81 11       	cpse	r24, r1
     6ce:	f6 cf       	rjmp	.-20     	; 0x6bc <fcw_state_to_string+0x190>
     6d0:	e5 e6       	ldi	r30, 0x65	; 101
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	80 81       	ld	r24, Z
     6d6:	84 60       	ori	r24, 0x04	; 4
     6d8:	80 83       	st	Z, r24
     6da:	80 81       	ld	r24, Z
     6dc:	8d 7f       	andi	r24, 0xFD	; 253
     6de:	80 83       	st	Z, r24
     6e0:	80 81       	ld	r24, Z
     6e2:	81 60       	ori	r24, 0x01	; 1
     6e4:	80 83       	st	Z, r24
     6e6:	86 ef       	ldi	r24, 0xF6	; 246
     6e8:	8a 95       	dec	r24
     6ea:	f1 f7       	brne	.-4      	; 0x6e8 <fcw_state_to_string+0x1bc>
     6ec:	9b bb       	out	0x1b, r25	; 27
     6ee:	96 ef       	ldi	r25, 0xF6	; 246
     6f0:	9a 95       	dec	r25
     6f2:	f1 f7       	brne	.-4      	; 0x6f0 <fcw_state_to_string+0x1c4>
     6f4:	80 81       	ld	r24, Z
     6f6:	8e 7f       	andi	r24, 0xFE	; 254
     6f8:	80 83       	st	Z, r24
     6fa:	02 c0       	rjmp	.+4      	; 0x700 <fcw_state_to_string+0x1d4>
     6fc:	ad e2       	ldi	r26, 0x2D	; 45
     6fe:	b1 e0       	ldi	r27, 0x01	; 1
     700:	9c 91       	ld	r25, X
     702:	91 11       	cpse	r25, r1
     704:	d8 cf       	rjmp	.-80     	; 0x6b6 <fcw_state_to_string+0x18a>
     706:	08 95       	ret

00000708 <__vector_19>:

/*===============MAIN_MCU와 송수신==========*/
//uart0 데이터 전송 인터럽트
ISR(USART0_UDRE_vect){
     708:	1f 92       	push	r1
     70a:	0f 92       	push	r0
     70c:	0f b6       	in	r0, 0x3f	; 63
     70e:	0f 92       	push	r0
     710:	11 24       	eor	r1, r1
     712:	0b b6       	in	r0, 0x3b	; 59
     714:	0f 92       	push	r0
     716:	8f 93       	push	r24
     718:	ef 93       	push	r30
     71a:	ff 93       	push	r31
	//하위 부터전송
	UDR0=srf_buf[srf_buf_idx++];
     71c:	e0 91 7b 01 	lds	r30, 0x017B	; 0x80017b <srf_buf_idx>
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	8e 0f       	add	r24, r30
     724:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <srf_buf_idx>
     728:	f0 e0       	ldi	r31, 0x00	; 0
     72a:	e4 58       	subi	r30, 0x84	; 132
     72c:	fe 4f       	sbci	r31, 0xFE	; 254
     72e:	80 81       	ld	r24, Z
     730:	8c b9       	out	0x0c, r24	; 12
	
	if(srf_buf_idx>=2){
     732:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <srf_buf_idx>
     736:	82 30       	cpi	r24, 0x02	; 2
     738:	28 f0       	brcs	.+10     	; 0x744 <__vector_19+0x3c>
		UCSR0B &= ~(1<<UDRIE0);
     73a:	8a b1       	in	r24, 0x0a	; 10
     73c:	8f 7d       	andi	r24, 0xDF	; 223
     73e:	8a b9       	out	0x0a, r24	; 10
		srf_buf_idx=0;
     740:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <srf_buf_idx>
	}
	
	
}
     744:	ff 91       	pop	r31
     746:	ef 91       	pop	r30
     748:	8f 91       	pop	r24
     74a:	0f 90       	pop	r0
     74c:	0b be       	out	0x3b, r0	; 59
     74e:	0f 90       	pop	r0
     750:	0f be       	out	0x3f, r0	; 63
     752:	0f 90       	pop	r0
     754:	1f 90       	pop	r1
     756:	18 95       	reti

00000758 <__vector_18>:

//uart0 데이터 수신 인터럽트
ISR(USART0_RX_vect){
     758:	1f 92       	push	r1
     75a:	0f 92       	push	r0
     75c:	0f b6       	in	r0, 0x3f	; 63
     75e:	0f 92       	push	r0
     760:	11 24       	eor	r1, r1
     762:	0b b6       	in	r0, 0x3b	; 59
     764:	0f 92       	push	r0
     766:	8f 93       	push	r24
     768:	ef 93       	push	r30
     76a:	ff 93       	push	r31
	rx_buf[rx_idx++]=UDR0;
     76c:	e0 91 7a 01 	lds	r30, 0x017A	; 0x80017a <rx_idx>
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	8e 0f       	add	r24, r30
     774:	80 93 7a 01 	sts	0x017A, r24	; 0x80017a <rx_idx>
     778:	f0 e0       	ldi	r31, 0x00	; 0
     77a:	8c b1       	in	r24, 0x0c	; 12
     77c:	e1 58       	subi	r30, 0x81	; 129
     77e:	fe 4f       	sbci	r31, 0xFE	; 254
     780:	80 83       	st	Z, r24
	if(rx_idx>=2){
     782:	80 91 7a 01 	lds	r24, 0x017A	; 0x80017a <rx_idx>
     786:	82 30       	cpi	r24, 0x02	; 2
     788:	68 f0       	brcs	.+26     	; 0x7a4 <__vector_18+0x4c>
		speedflag_buf=rx_buf[0];
     78a:	ef e7       	ldi	r30, 0x7F	; 127
     78c:	f1 e0       	ldi	r31, 0x01	; 1
     78e:	80 81       	ld	r24, Z
     790:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <speedflag_buf>
		fcw_state_buf=rx_buf[1];	
     794:	81 81       	ldd	r24, Z+1	; 0x01
     796:	80 93 78 01 	sts	0x0178, r24	; 0x800178 <fcw_state_buf>
		rx_complete_flag=true;
     79a:	81 e0       	ldi	r24, 0x01	; 1
     79c:	80 93 77 01 	sts	0x0177, r24	; 0x800177 <rx_complete_flag>
		rx_idx=0;
     7a0:	10 92 7a 01 	sts	0x017A, r1	; 0x80017a <rx_idx>
	}
	
}
     7a4:	ff 91       	pop	r31
     7a6:	ef 91       	pop	r30
     7a8:	8f 91       	pop	r24
     7aa:	0f 90       	pop	r0
     7ac:	0b be       	out	0x3b, r0	; 59
     7ae:	0f 90       	pop	r0
     7b0:	0f be       	out	0x3f, r0	; 63
     7b2:	0f 90       	pop	r0
     7b4:	1f 90       	pop	r1
     7b6:	18 95       	reti

000007b8 <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     7b8:	1f 92       	push	r1
     7ba:	0f 92       	push	r0
     7bc:	0f b6       	in	r0, 0x3f	; 63
     7be:	0f 92       	push	r0
     7c0:	11 24       	eor	r1, r1
     7c2:	8f 93       	push	r24
     7c4:	9f 93       	push	r25
	ti_Cnt_1ms++;
     7c6:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <ti_Cnt_1ms>
     7ca:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <ti_Cnt_1ms+0x1>
     7ce:	01 96       	adiw	r24, 0x01	; 1
     7d0:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <ti_Cnt_1ms+0x1>
     7d4:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=100){
     7d8:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <ti_Cnt_1ms>
     7dc:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <ti_Cnt_1ms+0x1>
     7e0:	84 36       	cpi	r24, 0x64	; 100
     7e2:	91 05       	cpc	r25, r1
     7e4:	38 f0       	brcs	.+14     	; 0x7f4 <__vector_15+0x3c>
		measure_ready=1;
     7e6:	81 e0       	ldi	r24, 0x01	; 1
     7e8:	80 93 7e 01 	sts	0x017E, r24	; 0x80017e <measure_ready>
		ti_Cnt_1ms=0;
     7ec:	10 92 82 01 	sts	0x0182, r1	; 0x800182 <ti_Cnt_1ms+0x1>
     7f0:	10 92 81 01 	sts	0x0181, r1	; 0x800181 <ti_Cnt_1ms>
	}
}
     7f4:	9f 91       	pop	r25
     7f6:	8f 91       	pop	r24
     7f8:	0f 90       	pop	r0
     7fa:	0f be       	out	0x3f, r0	; 63
     7fc:	0f 90       	pop	r0
     7fe:	1f 90       	pop	r1
     800:	18 95       	reti

00000802 <__vector_9>:
ISR(TIMER2_COMP_vect)
{
     802:	1f 92       	push	r1
     804:	0f 92       	push	r0
     806:	0f b6       	in	r0, 0x3f	; 63
     808:	0f 92       	push	r0
     80a:	11 24       	eor	r1, r1
     80c:	0b b6       	in	r0, 0x3b	; 59
     80e:	0f 92       	push	r0
     810:	2f 93       	push	r18
     812:	3f 93       	push	r19
     814:	8f 93       	push	r24
     816:	9f 93       	push	r25
     818:	ef 93       	push	r30
     81a:	ff 93       	push	r31
	if (!buz_enable || buz_half_ticks == 0) {
     81c:	80 91 72 01 	lds	r24, 0x0172	; 0x800172 <buz_enable>
     820:	88 23       	and	r24, r24
     822:	31 f0       	breq	.+12     	; 0x830 <__vector_9+0x2e>
     824:	80 91 75 01 	lds	r24, 0x0175	; 0x800175 <buz_half_ticks>
     828:	90 91 76 01 	lds	r25, 0x0176	; 0x800176 <buz_half_ticks+0x1>
     82c:	89 2b       	or	r24, r25
     82e:	51 f4       	brne	.+20     	; 0x844 <__vector_9+0x42>
		PORTG &= ~_BV(BUZZ_PIN_BIT);
     830:	e5 e6       	ldi	r30, 0x65	; 101
     832:	f0 e0       	ldi	r31, 0x00	; 0
     834:	80 81       	ld	r24, Z
     836:	8e 7f       	andi	r24, 0xFE	; 254
     838:	80 83       	st	Z, r24
		buz_toggle_cnt = 0;
     83a:	10 92 74 01 	sts	0x0174, r1	; 0x800174 <buz_toggle_cnt+0x1>
     83e:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <buz_toggle_cnt>
		return;
     842:	64 c0       	rjmp	.+200    	; 0x90c <__vector_9+0x10a>
	}

	// 패턴이면 ON/OFF 구간 제어
	if (buz_pattern) {
     844:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <buz_pattern>
     848:	88 23       	and	r24, r24
     84a:	09 f4       	brne	.+2      	; 0x84e <__vector_9+0x4c>
     84c:	45 c0       	rjmp	.+138    	; 0x8d8 <__vector_9+0xd6>
		buz_phase_cnt++;
     84e:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <buz_phase_cnt>
     852:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     856:	01 96       	adiw	r24, 0x01	; 1
     858:	90 93 6c 01 	sts	0x016C, r25	; 0x80016c <buz_phase_cnt+0x1>
     85c:	80 93 6b 01 	sts	0x016B, r24	; 0x80016b <buz_phase_cnt>
		if (buz_phase_on) {
     860:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <buz_phase_on>
     864:	88 23       	and	r24, r24
     866:	d9 f0       	breq	.+54     	; 0x89e <__vector_9+0x9c>
			if (buz_phase_cnt >= buz_on_ticks) {
     868:	20 91 6b 01 	lds	r18, 0x016B	; 0x80016b <buz_phase_cnt>
     86c:	30 91 6c 01 	lds	r19, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     870:	80 91 6f 01 	lds	r24, 0x016F	; 0x80016f <buz_on_ticks>
     874:	90 91 70 01 	lds	r25, 0x0170	; 0x800170 <buz_on_ticks+0x1>
     878:	28 17       	cp	r18, r24
     87a:	39 07       	cpc	r19, r25
     87c:	68 f1       	brcs	.+90     	; 0x8d8 <__vector_9+0xd6>
				buz_phase_on = 0;
     87e:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <buz_phase_on>
				buz_phase_cnt = 0;
     882:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     886:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     88a:	e5 e6       	ldi	r30, 0x65	; 101
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	80 81       	ld	r24, Z
     890:	8e 7f       	andi	r24, 0xFE	; 254
     892:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     894:	10 92 74 01 	sts	0x0174, r1	; 0x800174 <buz_toggle_cnt+0x1>
     898:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <buz_toggle_cnt>
				return;
     89c:	37 c0       	rjmp	.+110    	; 0x90c <__vector_9+0x10a>
			}
			} else {
			if (buz_phase_cnt >= buz_off_ticks) {
     89e:	20 91 6b 01 	lds	r18, 0x016B	; 0x80016b <buz_phase_cnt>
     8a2:	30 91 6c 01 	lds	r19, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     8a6:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <buz_off_ticks>
     8aa:	90 91 6e 01 	lds	r25, 0x016E	; 0x80016e <buz_off_ticks+0x1>
     8ae:	28 17       	cp	r18, r24
     8b0:	39 07       	cpc	r19, r25
     8b2:	40 f0       	brcs	.+16     	; 0x8c4 <__vector_9+0xc2>
				buz_phase_on = 1;
     8b4:	81 e0       	ldi	r24, 0x01	; 1
     8b6:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <buz_phase_on>
				buz_phase_cnt = 0;
     8ba:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     8be:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
     8c2:	0a c0       	rjmp	.+20     	; 0x8d8 <__vector_9+0xd6>
				} else {
				// OFF 구간
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     8c4:	e5 e6       	ldi	r30, 0x65	; 101
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	8e 7f       	andi	r24, 0xFE	; 254
     8cc:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     8ce:	10 92 74 01 	sts	0x0174, r1	; 0x800174 <buz_toggle_cnt+0x1>
     8d2:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <buz_toggle_cnt>
				return;
     8d6:	1a c0       	rjmp	.+52     	; 0x90c <__vector_9+0x10a>
			}
		}
	}

	// ON 구간(연속 포함)에서 주파수 토글
	if (++buz_toggle_cnt >= buz_half_ticks) {
     8d8:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <buz_toggle_cnt>
     8dc:	90 91 74 01 	lds	r25, 0x0174	; 0x800174 <buz_toggle_cnt+0x1>
     8e0:	01 96       	adiw	r24, 0x01	; 1
     8e2:	90 93 74 01 	sts	0x0174, r25	; 0x800174 <buz_toggle_cnt+0x1>
     8e6:	80 93 73 01 	sts	0x0173, r24	; 0x800173 <buz_toggle_cnt>
     8ea:	20 91 75 01 	lds	r18, 0x0175	; 0x800175 <buz_half_ticks>
     8ee:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <buz_half_ticks+0x1>
     8f2:	82 17       	cp	r24, r18
     8f4:	93 07       	cpc	r25, r19
     8f6:	50 f0       	brcs	.+20     	; 0x90c <__vector_9+0x10a>
		buz_toggle_cnt = 0;
     8f8:	10 92 74 01 	sts	0x0174, r1	; 0x800174 <buz_toggle_cnt+0x1>
     8fc:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <buz_toggle_cnt>
		PORTG ^= _BV(BUZZ_PIN_BIT);
     900:	e5 e6       	ldi	r30, 0x65	; 101
     902:	f0 e0       	ldi	r31, 0x00	; 0
     904:	90 81       	ld	r25, Z
     906:	81 e0       	ldi	r24, 0x01	; 1
     908:	89 27       	eor	r24, r25
     90a:	80 83       	st	Z, r24
	}
}
     90c:	ff 91       	pop	r31
     90e:	ef 91       	pop	r30
     910:	9f 91       	pop	r25
     912:	8f 91       	pop	r24
     914:	3f 91       	pop	r19
     916:	2f 91       	pop	r18
     918:	0f 90       	pop	r0
     91a:	0b be       	out	0x3b, r0	; 59
     91c:	0f 90       	pop	r0
     91e:	0f be       	out	0x3f, r0	; 63
     920:	0f 90       	pop	r0
     922:	1f 90       	pop	r1
     924:	18 95       	reti

00000926 <disable_jtag>:

void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     926:	84 b7       	in	r24, 0x34	; 52
     928:	80 68       	ori	r24, 0x80	; 128
     92a:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     92c:	84 b7       	in	r24, 0x34	; 52
     92e:	80 68       	ori	r24, 0x80	; 128
     930:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     932:	84 b7       	in	r24, 0x34	; 52
     934:	80 68       	ori	r24, 0x80	; 128
     936:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     938:	84 b7       	in	r24, 0x34	; 52
     93a:	80 68       	ori	r24, 0x80	; 128
     93c:	84 bf       	out	0x34, r24	; 52
     93e:	08 95       	ret

00000940 <main>:
}

int main(void)
{
     940:	cf 93       	push	r28
     942:	df 93       	push	r29
     944:	cd b7       	in	r28, 0x3d	; 61
     946:	de b7       	in	r29, 0x3e	; 62
     948:	ad 97       	sbiw	r28, 0x2d	; 45
     94a:	0f b6       	in	r0, 0x3f	; 63
     94c:	f8 94       	cli
     94e:	de bf       	out	0x3e, r29	; 62
     950:	0f be       	out	0x3f, r0	; 63
     952:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     954:	e8 df       	rcall	.-48     	; 0x926 <disable_jtag>
	uint8_t speed=MOTOR_SPEED_basic;
     956:	88 ec       	ldi	r24, 0xC8	; 200
	usart0_init();
     958:	89 83       	std	Y+1, r24	; 0x01
     95a:	b7 db       	rcall	.-2194   	; 0xca <usart0_init>
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     95c:	8f ef       	ldi	r24, 0xFF	; 255
     95e:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     960:	e4 e6       	ldi	r30, 0x64	; 100
     962:	f0 e0       	ldi	r31, 0x00	; 0
     964:	80 81       	ld	r24, Z
     966:	87 60       	ori	r24, 0x07	; 7
     968:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     96a:	e5 e6       	ldi	r30, 0x65	; 101
     96c:	f0 e0       	ldi	r31, 0x00	; 0
     96e:	80 81       	ld	r24, Z
     970:	8b 7f       	andi	r24, 0xFB	; 251
     972:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     974:	80 81       	ld	r24, Z
     976:	8d 7f       	andi	r24, 0xFD	; 253
     978:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     97a:	80 81       	ld	r24, Z
     97c:	81 60       	ori	r24, 0x01	; 1
     97e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     980:	86 ef       	ldi	r24, 0xF6	; 246
     982:	8a 95       	dec	r24
     984:	f1 f7       	brne	.-4      	; 0x982 <main+0x42>
    _delay_us(50);
    LCD_WINST = command;          // put command
     986:	88 e3       	ldi	r24, 0x38	; 56
     988:	8b bb       	out	0x1b, r24	; 27
     98a:	96 ef       	ldi	r25, 0xF6	; 246
     98c:	9a 95       	dec	r25
     98e:	f1 f7       	brne	.-4      	; 0x98c <main+0x4c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     990:	80 81       	ld	r24, Z
     992:	8e 7f       	andi	r24, 0xFE	; 254
     994:	80 83       	st	Z, r24
     996:	84 e0       	ldi	r24, 0x04	; 4
     998:	06 c0       	rjmp	.+12     	; 0x9a6 <main+0x66>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     99a:	e6 e6       	ldi	r30, 0x66	; 102
     99c:	fe e0       	ldi	r31, 0x0E	; 14
     99e:	31 97       	sbiw	r30, 0x01	; 1
     9a0:	f1 f7       	brne	.-4      	; 0x99e <main+0x5e>
     9a2:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     9a4:	89 2f       	mov	r24, r25
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	98 0f       	add	r25, r24
     9aa:	81 11       	cpse	r24, r1
     9ac:	f6 cf       	rjmp	.-20     	; 0x99a <main+0x5a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     9ae:	e5 e6       	ldi	r30, 0x65	; 101
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	80 81       	ld	r24, Z
     9b4:	8b 7f       	andi	r24, 0xFB	; 251
     9b6:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9b8:	80 81       	ld	r24, Z
     9ba:	8d 7f       	andi	r24, 0xFD	; 253
     9bc:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     9be:	80 81       	ld	r24, Z
     9c0:	81 60       	ori	r24, 0x01	; 1
     9c2:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9c4:	86 ef       	ldi	r24, 0xF6	; 246
     9c6:	8a 95       	dec	r24
     9c8:	f1 f7       	brne	.-4      	; 0x9c6 <main+0x86>
    _delay_us(50);
    LCD_WINST = command;          // put command
     9ca:	88 e3       	ldi	r24, 0x38	; 56
     9cc:	8b bb       	out	0x1b, r24	; 27
     9ce:	96 ef       	ldi	r25, 0xF6	; 246
     9d0:	9a 95       	dec	r25
     9d2:	f1 f7       	brne	.-4      	; 0x9d0 <main+0x90>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9d4:	80 81       	ld	r24, Z
     9d6:	8e 7f       	andi	r24, 0xFE	; 254
     9d8:	80 83       	st	Z, r24
     9da:	84 e0       	ldi	r24, 0x04	; 4
     9dc:	06 c0       	rjmp	.+12     	; 0x9ea <main+0xaa>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9de:	e6 e6       	ldi	r30, 0x66	; 102
     9e0:	fe e0       	ldi	r31, 0x0E	; 14
     9e2:	31 97       	sbiw	r30, 0x01	; 1
     9e4:	f1 f7       	brne	.-4      	; 0x9e2 <main+0xa2>
     9e6:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     9e8:	89 2f       	mov	r24, r25
     9ea:	9f ef       	ldi	r25, 0xFF	; 255
     9ec:	98 0f       	add	r25, r24
     9ee:	81 11       	cpse	r24, r1
     9f0:	f6 cf       	rjmp	.-20     	; 0x9de <main+0x9e>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     9f2:	e5 e6       	ldi	r30, 0x65	; 101
     9f4:	f0 e0       	ldi	r31, 0x00	; 0
     9f6:	80 81       	ld	r24, Z
     9f8:	8b 7f       	andi	r24, 0xFB	; 251
     9fa:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9fc:	80 81       	ld	r24, Z
     9fe:	8d 7f       	andi	r24, 0xFD	; 253
     a00:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a02:	80 81       	ld	r24, Z
     a04:	81 60       	ori	r24, 0x01	; 1
     a06:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a08:	86 ef       	ldi	r24, 0xF6	; 246
     a0a:	8a 95       	dec	r24
     a0c:	f1 f7       	brne	.-4      	; 0xa0a <main+0xca>
    _delay_us(50);
    LCD_WINST = command;          // put command
     a0e:	88 e3       	ldi	r24, 0x38	; 56
     a10:	8b bb       	out	0x1b, r24	; 27
     a12:	96 ef       	ldi	r25, 0xF6	; 246
     a14:	9a 95       	dec	r25
     a16:	f1 f7       	brne	.-4      	; 0xa14 <main+0xd4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a18:	80 81       	ld	r24, Z
     a1a:	8e 7f       	andi	r24, 0xFE	; 254
     a1c:	80 83       	st	Z, r24
     a1e:	84 e0       	ldi	r24, 0x04	; 4
     a20:	06 c0       	rjmp	.+12     	; 0xa2e <main+0xee>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a22:	e6 e6       	ldi	r30, 0x66	; 102
     a24:	fe e0       	ldi	r31, 0x0E	; 14
     a26:	31 97       	sbiw	r30, 0x01	; 1
     a28:	f1 f7       	brne	.-4      	; 0xa26 <main+0xe6>
     a2a:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a2c:	89 2f       	mov	r24, r25
     a2e:	9f ef       	ldi	r25, 0xFF	; 255
     a30:	98 0f       	add	r25, r24
     a32:	81 11       	cpse	r24, r1
     a34:	f6 cf       	rjmp	.-20     	; 0xa22 <main+0xe2>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a36:	e5 e6       	ldi	r30, 0x65	; 101
     a38:	f0 e0       	ldi	r31, 0x00	; 0
     a3a:	80 81       	ld	r24, Z
     a3c:	8b 7f       	andi	r24, 0xFB	; 251
     a3e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a40:	80 81       	ld	r24, Z
     a42:	8d 7f       	andi	r24, 0xFD	; 253
     a44:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a46:	80 81       	ld	r24, Z
     a48:	81 60       	ori	r24, 0x01	; 1
     a4a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a4c:	86 ef       	ldi	r24, 0xF6	; 246
     a4e:	8a 95       	dec	r24
     a50:	f1 f7       	brne	.-4      	; 0xa4e <main+0x10e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     a52:	8e e0       	ldi	r24, 0x0E	; 14
     a54:	8b bb       	out	0x1b, r24	; 27
     a56:	96 ef       	ldi	r25, 0xF6	; 246
     a58:	9a 95       	dec	r25
     a5a:	f1 f7       	brne	.-4      	; 0xa58 <main+0x118>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a5c:	80 81       	ld	r24, Z
     a5e:	8e 7f       	andi	r24, 0xFE	; 254
     a60:	80 83       	st	Z, r24
     a62:	82 e0       	ldi	r24, 0x02	; 2
     a64:	06 c0       	rjmp	.+12     	; 0xa72 <main+0x132>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a66:	e6 e6       	ldi	r30, 0x66	; 102
     a68:	fe e0       	ldi	r31, 0x0E	; 14
     a6a:	31 97       	sbiw	r30, 0x01	; 1
     a6c:	f1 f7       	brne	.-4      	; 0xa6a <main+0x12a>
     a6e:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     a70:	89 2f       	mov	r24, r25
     a72:	9f ef       	ldi	r25, 0xFF	; 255
     a74:	98 0f       	add	r25, r24
     a76:	81 11       	cpse	r24, r1
     a78:	f6 cf       	rjmp	.-20     	; 0xa66 <main+0x126>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a7a:	e5 e6       	ldi	r30, 0x65	; 101
     a7c:	f0 e0       	ldi	r31, 0x00	; 0
     a7e:	80 81       	ld	r24, Z
     a80:	8b 7f       	andi	r24, 0xFB	; 251
     a82:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a84:	80 81       	ld	r24, Z
     a86:	8d 7f       	andi	r24, 0xFD	; 253
     a88:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a8a:	80 81       	ld	r24, Z
     a8c:	81 60       	ori	r24, 0x01	; 1
     a8e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a90:	86 ef       	ldi	r24, 0xF6	; 246
     a92:	8a 95       	dec	r24
     a94:	f1 f7       	brne	.-4      	; 0xa92 <main+0x152>
    _delay_us(50);
    LCD_WINST = command;          // put command
     a96:	86 e0       	ldi	r24, 0x06	; 6
     a98:	8b bb       	out	0x1b, r24	; 27
     a9a:	96 ef       	ldi	r25, 0xF6	; 246
     a9c:	9a 95       	dec	r25
     a9e:	f1 f7       	brne	.-4      	; 0xa9c <main+0x15c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     aa0:	80 81       	ld	r24, Z
     aa2:	8e 7f       	andi	r24, 0xFE	; 254
     aa4:	80 83       	st	Z, r24
     aa6:	82 e0       	ldi	r24, 0x02	; 2
     aa8:	06 c0       	rjmp	.+12     	; 0xab6 <main+0x176>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aaa:	e6 e6       	ldi	r30, 0x66	; 102
     aac:	fe e0       	ldi	r31, 0x0E	; 14
     aae:	31 97       	sbiw	r30, 0x01	; 1
     ab0:	f1 f7       	brne	.-4      	; 0xaae <main+0x16e>
     ab2:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ab4:	89 2f       	mov	r24, r25
     ab6:	9f ef       	ldi	r25, 0xFF	; 255
     ab8:	98 0f       	add	r25, r24
     aba:	81 11       	cpse	r24, r1
     abc:	f6 cf       	rjmp	.-20     	; 0xaaa <main+0x16a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     abe:	e5 e6       	ldi	r30, 0x65	; 101
     ac0:	f0 e0       	ldi	r31, 0x00	; 0
     ac2:	80 81       	ld	r24, Z
     ac4:	8b 7f       	andi	r24, 0xFB	; 251
     ac6:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ac8:	80 81       	ld	r24, Z
     aca:	8d 7f       	andi	r24, 0xFD	; 253
     acc:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ace:	80 81       	ld	r24, Z
     ad0:	81 60       	ori	r24, 0x01	; 1
     ad2:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ad4:	86 ef       	ldi	r24, 0xF6	; 246
     ad6:	8a 95       	dec	r24
     ad8:	f1 f7       	brne	.-4      	; 0xad6 <main+0x196>
    _delay_us(50);
    LCD_WINST = command;          // put command
     ada:	81 e0       	ldi	r24, 0x01	; 1
     adc:	8b bb       	out	0x1b, r24	; 27
     ade:	96 ef       	ldi	r25, 0xF6	; 246
     ae0:	9a 95       	dec	r25
     ae2:	f1 f7       	brne	.-4      	; 0xae0 <main+0x1a0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ae4:	80 81       	ld	r24, Z
     ae6:	8e 7f       	andi	r24, 0xFE	; 254
     ae8:	80 83       	st	Z, r24
     aea:	82 e0       	ldi	r24, 0x02	; 2
     aec:	06 c0       	rjmp	.+12     	; 0xafa <main+0x1ba>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aee:	e6 e6       	ldi	r30, 0x66	; 102
     af0:	fe e0       	ldi	r31, 0x0E	; 14
     af2:	31 97       	sbiw	r30, 0x01	; 1
     af4:	f1 f7       	brne	.-4      	; 0xaf2 <main+0x1b2>
     af6:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     af8:	89 2f       	mov	r24, r25
     afa:	9f ef       	ldi	r25, 0xFF	; 255
     afc:	98 0f       	add	r25, r24
     afe:	81 11       	cpse	r24, r1
	LCD_Init();
	Timer0_Init();
     b00:	f6 cf       	rjmp	.-20     	; 0xaee <main+0x1ae>
     b02:	3e dc       	rcall	.-1924   	; 0x380 <Timer0_Init>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
     b04:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    TWBR = 0x32;
     b08:	82 e3       	ldi	r24, 0x32	; 50
     b0a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
     b0e:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
     b10:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
     b14:	3d dc       	rcall	.-1926   	; 0x390 <pwm1_init>
	//Timer2_Init();
	motor_speed_set(speed);
     b16:	41 dc       	rcall	.-1918   	; 0x39a <pwm3_init>
     b18:	89 81       	ldd	r24, Y+1	; 0x01
     b1a:	46 dc       	rcall	.-1908   	; 0x3a8 <motor_speed_set>

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
     b1c:	87 b3       	in	r24, 0x17	; 23
     b1e:	8f 66       	ori	r24, 0x6F	; 111
     b20:	87 bb       	out	0x17, r24	; 23
	DDRE |= (1<<PE3) | (1<<PE4);
     b22:	82 b1       	in	r24, 0x02	; 2
     b24:	88 61       	ori	r24, 0x18	; 24
     b26:	82 b9       	out	0x02, r24	; 2
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
     b28:	81 b3       	in	r24, 0x11	; 17
     b2a:	80 6f       	ori	r24, 0xF0	; 240
	//PORTG &= ~_BV(0);
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	unsigned int res=0;
	uint8_t motor_flag=0;
     b2c:	81 bb       	out	0x11, r24	; 17
	uint8_t motor_dir_flag=FORWARD;
	uint8_t fcw_state=0;
     b2e:	1c a6       	std	Y+44, r1	; 0x2c



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
     b30:	1d a6       	std	Y+45, r1	; 0x2d
     b32:	41 e5       	ldi	r20, 0x51	; 81
     b34:	60 e0       	ldi	r22, 0x00	; 0
     b36:	80 ee       	ldi	r24, 0xE0	; 224
     b38:	d3 da       	rcall	.-2650   	; 0xe0 <SRF02_i2C_Write>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b3a:	e5 e6       	ldi	r30, 0x65	; 101
     b3c:	f0 e0       	ldi	r31, 0x00	; 0
     b3e:	90 81       	ld	r25, Z
     b40:	9b 7f       	andi	r25, 0xFB	; 251
     b42:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b44:	90 81       	ld	r25, Z
     b46:	9d 7f       	andi	r25, 0xFD	; 253
     b48:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b4a:	90 81       	ld	r25, Z
     b4c:	91 60       	ori	r25, 0x01	; 1
     b4e:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b50:	96 ef       	ldi	r25, 0xF6	; 246
     b52:	9a 95       	dec	r25
     b54:	f1 f7       	brne	.-4      	; 0xb52 <main+0x212>
    _delay_us(50);
    LCD_WINST = command;          // put command
     b56:	90 ec       	ldi	r25, 0xC0	; 192
     b58:	9b bb       	out	0x1b, r25	; 27
     b5a:	96 ef       	ldi	r25, 0xF6	; 246
     b5c:	9a 95       	dec	r25
     b5e:	f1 f7       	brne	.-4      	; 0xb5c <main+0x21c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b60:	90 81       	ld	r25, Z
     b62:	9e 7f       	andi	r25, 0xFE	; 254
     b64:	90 83       	st	Z, r25
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
     b66:	1f 92       	push	r1
     b68:	8f 93       	push	r24
     b6a:	81 e5       	ldi	r24, 0x51	; 81
     b6c:	91 e0       	ldi	r25, 0x01	; 1
     b6e:	9f 93       	push	r25
     b70:	8f 93       	push	r24
     b72:	8e 01       	movw	r16, r28
     b74:	0c 5f       	subi	r16, 0xFC	; 252
     b76:	1f 4f       	sbci	r17, 0xFF	; 255
     b78:	1f 93       	push	r17
     b7a:	0f 93       	push	r16
     b7c:	35 d1       	rcall	.+618    	; 0xde8 <sprintf>
     b7e:	0f 90       	pop	r0
     b80:	0f 90       	pop	r0
     b82:	0f 90       	pop	r0
     b84:	0f 90       	pop	r0
     b86:	0f 90       	pop	r0
     b88:	0f 90       	pop	r0
     b8a:	d8 01       	movw	r26, r16
     b8c:	22 c0       	rjmp	.+68     	; 0xbd2 <main+0x292>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     b8e:	11 96       	adiw	r26, 0x01	; 1
     b90:	81 e0       	ldi	r24, 0x01	; 1
     b92:	06 c0       	rjmp	.+12     	; 0xba0 <main+0x260>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b94:	e6 e6       	ldi	r30, 0x66	; 102
     b96:	fe e0       	ldi	r31, 0x0E	; 14
     b98:	31 97       	sbiw	r30, 0x01	; 1
     b9a:	f1 f7       	brne	.-4      	; 0xb98 <main+0x258>
     b9c:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b9e:	82 2f       	mov	r24, r18
     ba0:	2f ef       	ldi	r18, 0xFF	; 255
     ba2:	28 0f       	add	r18, r24
     ba4:	81 11       	cpse	r24, r1
     ba6:	f6 cf       	rjmp	.-20     	; 0xb94 <main+0x254>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     ba8:	e5 e6       	ldi	r30, 0x65	; 101
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	84 60       	ori	r24, 0x04	; 4
     bb0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bb2:	80 81       	ld	r24, Z
     bb4:	8d 7f       	andi	r24, 0xFD	; 253
     bb6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bb8:	80 81       	ld	r24, Z
     bba:	81 60       	ori	r24, 0x01	; 1
     bbc:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bbe:	86 ef       	ldi	r24, 0xF6	; 246
     bc0:	8a 95       	dec	r24
     bc2:	f1 f7       	brne	.-4      	; 0xbc0 <main+0x280>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     bc4:	9b bb       	out	0x1b, r25	; 27
     bc6:	96 ef       	ldi	r25, 0xF6	; 246
     bc8:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bca:	f1 f7       	brne	.-4      	; 0xbc8 <main+0x288>
     bcc:	80 81       	ld	r24, Z
     bce:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     bd0:	80 83       	st	Z, r24
     bd2:	9c 91       	ld	r25, X
     bd4:	91 11       	cpse	r25, r1
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
     bd6:	db cf       	rjmp	.-74     	; 0xb8e <main+0x24e>
     bd8:	80 ee       	ldi	r24, 0xE0	; 224
	ti_Cnt_1ms=0;
     bda:	9e db       	rcall	.-2244   	; 0x318 <startRanging>
     bdc:	10 92 82 01 	sts	0x0182, r1	; 0x800182 <ti_Cnt_1ms+0x1>
	
	
	sei();
     be0:	10 92 81 01 	sts	0x0181, r1	; 0x800181 <ti_Cnt_1ms>
	motor_driection(FORWARD);
     be4:	78 94       	sei
     be6:	80 e0       	ldi	r24, 0x00	; 0
	motor_drive(MOTOR_SPEED_basic, &speed);
     be8:	35 dc       	rcall	.-1942   	; 0x454 <motor_driection>
     bea:	be 01       	movw	r22, r28
     bec:	6f 5f       	subi	r22, 0xFF	; 255
     bee:	7f 4f       	sbci	r23, 0xFF	; 255
     bf0:	88 ec       	ldi	r24, 0xC8	; 200
	while (1)
	{
		
		if(rx_complete_flag){
     bf2:	64 dc       	rcall	.-1848   	; 0x4bc <motor_drive>
     bf4:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <rx_complete_flag>
			main_rx_cmd_uart0(&motor_flag, &fcw_state);
     bf8:	88 23       	and	r24, r24
     bfa:	41 f0       	breq	.+16     	; 0xc0c <main+0x2cc>
     bfc:	be 01       	movw	r22, r28
     bfe:	63 5d       	subi	r22, 0xD3	; 211
     c00:	7f 4f       	sbci	r23, 0xFF	; 255
     c02:	ce 01       	movw	r24, r28
			//buzzer_player(fcw_state);		
			rx_complete_flag=false;
     c04:	8c 96       	adiw	r24, 0x2c	; 44
     c06:	ed db       	rcall	.-2086   	; 0x3e2 <main_rx_cmd_uart0>
		}
		
		motor_driection(FORWARD);
     c08:	10 92 77 01 	sts	0x0177, r1	; 0x800177 <rx_complete_flag>
     c0c:	80 e0       	ldi	r24, 0x00	; 0
		motor_drive(motor_flag,&speed);
     c0e:	22 dc       	rcall	.-1980   	; 0x454 <motor_driection>
     c10:	be 01       	movw	r22, r28
     c12:	6f 5f       	subi	r22, 0xFF	; 255
     c14:	7f 4f       	sbci	r23, 0xFF	; 255
     c16:	8c a5       	ldd	r24, Y+44	; 0x2c
		
		if(measure_ready==1){
     c18:	51 dc       	rcall	.-1886   	; 0x4bc <motor_drive>
     c1a:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <measure_ready>
     c1e:	81 30       	cpi	r24, 0x01	; 1
			measure_ready=0;
     c20:	49 f7       	brne	.-46     	; 0xbf4 <main+0x2b4>
     c22:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <measure_ready>
			
			
			res = getRange(Sonar_Addr, &Sonar_range);
     c26:	be 01       	movw	r22, r28
     c28:	6e 5f       	subi	r22, 0xFE	; 254
     c2a:	7f 4f       	sbci	r23, 0xFF	; 255
     c2c:	80 ee       	ldi	r24, 0xE0	; 224
     c2e:	78 db       	rcall	.-2320   	; 0x320 <getRange>
			
			if(res !=0){
     c30:	89 2b       	or	r24, r25
     c32:	09 f4       	brne	.+2      	; 0xc36 <main+0x2f6>
     c34:	7d c0       	rjmp	.+250    	; 0xd30 <main+0x3f0>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c36:	e5 e6       	ldi	r30, 0x65	; 101
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	80 81       	ld	r24, Z
     c3c:	8b 7f       	andi	r24, 0xFB	; 251
     c3e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c40:	80 81       	ld	r24, Z
     c42:	8d 7f       	andi	r24, 0xFD	; 253
     c44:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c46:	80 81       	ld	r24, Z
     c48:	81 60       	ori	r24, 0x01	; 1
     c4a:	80 83       	st	Z, r24
     c4c:	86 ef       	ldi	r24, 0xF6	; 246
     c4e:	8a 95       	dec	r24
     c50:	f1 f7       	brne	.-4      	; 0xc4e <main+0x30e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     c52:	80 e8       	ldi	r24, 0x80	; 128
     c54:	8b bb       	out	0x1b, r24	; 27
     c56:	96 ef       	ldi	r25, 0xF6	; 246
     c58:	9a 95       	dec	r25
     c5a:	f1 f7       	brne	.-4      	; 0xc58 <main+0x318>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c5c:	80 81       	ld	r24, Z
     c5e:	8e 7f       	andi	r24, 0xFE	; 254
     c60:	80 83       	st	Z, r24
     c62:	ac e3       	ldi	r26, 0x3C	; 60
     c64:	b1 e0       	ldi	r27, 0x01	; 1
     c66:	22 c0       	rjmp	.+68     	; 0xcac <main+0x36c>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     c68:	11 96       	adiw	r26, 0x01	; 1
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	06 c0       	rjmp	.+12     	; 0xc7a <main+0x33a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c6e:	e6 e6       	ldi	r30, 0x66	; 102
     c70:	fe e0       	ldi	r31, 0x0E	; 14
     c72:	31 97       	sbiw	r30, 0x01	; 1
     c74:	f1 f7       	brne	.-4      	; 0xc72 <main+0x332>
     c76:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c78:	82 2f       	mov	r24, r18
     c7a:	2f ef       	ldi	r18, 0xFF	; 255
     c7c:	28 0f       	add	r18, r24
     c7e:	81 11       	cpse	r24, r1
     c80:	f6 cf       	rjmp	.-20     	; 0xc6e <main+0x32e>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     c82:	e5 e6       	ldi	r30, 0x65	; 101
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	84 60       	ori	r24, 0x04	; 4
     c8a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c8c:	80 81       	ld	r24, Z
     c8e:	8d 7f       	andi	r24, 0xFD	; 253
     c90:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c92:	80 81       	ld	r24, Z
     c94:	81 60       	ori	r24, 0x01	; 1
     c96:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c98:	86 ef       	ldi	r24, 0xF6	; 246
     c9a:	8a 95       	dec	r24
     c9c:	f1 f7       	brne	.-4      	; 0xc9a <main+0x35a>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     c9e:	9b bb       	out	0x1b, r25	; 27
     ca0:	96 ef       	ldi	r25, 0xF6	; 246
     ca2:	9a 95       	dec	r25
     ca4:	f1 f7       	brne	.-4      	; 0xca2 <main+0x362>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ca6:	80 81       	ld	r24, Z
     ca8:	8e 7f       	andi	r24, 0xFE	; 254
     caa:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     cac:	9c 91       	ld	r25, X
     cae:	91 11       	cpse	r25, r1
     cb0:	db cf       	rjmp	.-74     	; 0xc68 <main+0x328>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     cb2:	e5 e6       	ldi	r30, 0x65	; 101
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	8b 7f       	andi	r24, 0xFB	; 251
     cba:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cbc:	80 81       	ld	r24, Z
     cbe:	8d 7f       	andi	r24, 0xFD	; 253
     cc0:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cc2:	80 81       	ld	r24, Z
     cc4:	81 60       	ori	r24, 0x01	; 1
     cc6:	80 83       	st	Z, r24
     cc8:	86 ef       	ldi	r24, 0xF6	; 246
     cca:	8a 95       	dec	r24
     ccc:	f1 f7       	brne	.-4      	; 0xcca <main+0x38a>
    _delay_us(50);
    LCD_WINST = command;          // put command
     cce:	85 ec       	ldi	r24, 0xC5	; 197
     cd0:	8b bb       	out	0x1b, r24	; 27
     cd2:	96 ef       	ldi	r25, 0xF6	; 246
     cd4:	9a 95       	dec	r25
     cd6:	f1 f7       	brne	.-4      	; 0xcd4 <main+0x394>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cd8:	80 81       	ld	r24, Z
     cda:	8e 7f       	andi	r24, 0xFE	; 254
     cdc:	80 83       	st	Z, r24
     cde:	a2 e4       	ldi	r26, 0x42	; 66
     ce0:	b1 e0       	ldi	r27, 0x01	; 1
     ce2:	22 c0       	rjmp	.+68     	; 0xd28 <main+0x3e8>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     ce4:	11 96       	adiw	r26, 0x01	; 1
     ce6:	81 e0       	ldi	r24, 0x01	; 1
     ce8:	06 c0       	rjmp	.+12     	; 0xcf6 <main+0x3b6>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cea:	e6 e6       	ldi	r30, 0x66	; 102
     cec:	fe e0       	ldi	r31, 0x0E	; 14
     cee:	31 97       	sbiw	r30, 0x01	; 1
     cf0:	f1 f7       	brne	.-4      	; 0xcee <main+0x3ae>
     cf2:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     cf4:	82 2f       	mov	r24, r18
     cf6:	2f ef       	ldi	r18, 0xFF	; 255
     cf8:	28 0f       	add	r18, r24
     cfa:	81 11       	cpse	r24, r1
     cfc:	f6 cf       	rjmp	.-20     	; 0xcea <main+0x3aa>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     cfe:	e5 e6       	ldi	r30, 0x65	; 101
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	80 81       	ld	r24, Z
     d04:	84 60       	ori	r24, 0x04	; 4
     d06:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d08:	80 81       	ld	r24, Z
     d0a:	8d 7f       	andi	r24, 0xFD	; 253
     d0c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d0e:	80 81       	ld	r24, Z
     d10:	81 60       	ori	r24, 0x01	; 1
     d12:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d14:	86 ef       	ldi	r24, 0xF6	; 246
     d16:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d18:	f1 f7       	brne	.-4      	; 0xd16 <main+0x3d6>
     d1a:	9b bb       	out	0x1b, r25	; 27
     d1c:	96 ef       	ldi	r25, 0xF6	; 246
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d1e:	9a 95       	dec	r25
     d20:	f1 f7       	brne	.-4      	; 0xd1e <main+0x3de>
     d22:	80 81       	ld	r24, Z
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     d24:	8e 7f       	andi	r24, 0xFE	; 254
     d26:	80 83       	st	Z, r24
     d28:	9c 91       	ld	r25, X
     d2a:	91 11       	cpse	r25, r1
				LCD_Str("Dist=");
				LCD_Pos(1,5);
				LCD_Str("ERR           ");
				continue;
			}
			Ultrasonic_filtered(&Sonar_range);
     d2c:	db cf       	rjmp	.-74     	; 0xce4 <main+0x3a4>
     d2e:	62 cf       	rjmp	.-316    	; 0xbf4 <main+0x2b4>
     d30:	ce 01       	movw	r24, r28
     d32:	02 96       	adiw	r24, 0x02	; 2
			//main에 현재 거리값 전송
			send_ultra_to_sub_uart0(&Sonar_range);
     d34:	5f db       	rcall	.-2370   	; 0x3f4 <Ultrasonic_filtered>
     d36:	ce 01       	movw	r24, r28
     d38:	02 96       	adiw	r24, 0x02	; 2
     d3a:	44 db       	rcall	.-2424   	; 0x3c4 <send_ultra_to_sub_uart0>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d3c:	e5 e6       	ldi	r30, 0x65	; 101
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	8b 7f       	andi	r24, 0xFB	; 251
     d44:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d46:	80 81       	ld	r24, Z
     d48:	8d 7f       	andi	r24, 0xFD	; 253
     d4a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d4c:	80 81       	ld	r24, Z
     d4e:	81 60       	ori	r24, 0x01	; 1
     d50:	80 83       	st	Z, r24
     d52:	86 ef       	ldi	r24, 0xF6	; 246
     d54:	8a 95       	dec	r24
     d56:	f1 f7       	brne	.-4      	; 0xd54 <main+0x414>
    _delay_us(50);
    LCD_WINST = command;          // put command
     d58:	80 e8       	ldi	r24, 0x80	; 128
     d5a:	8b bb       	out	0x1b, r24	; 27
     d5c:	96 ef       	ldi	r25, 0xF6	; 246
     d5e:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d60:	f1 f7       	brne	.-4      	; 0xd5e <main+0x41e>
     d62:	80 81       	ld	r24, Z
     d64:	8e 7f       	andi	r24, 0xFE	; 254
			
			//sub lcd 출력
			LCD_Pos(0,0);
			sprintf(Message,"Dist= %03u cm   ", (unsigned int)Sonar_range);
     d66:	80 83       	st	Z, r24
     d68:	8b 81       	ldd	r24, Y+3	; 0x03
     d6a:	8f 93       	push	r24
     d6c:	8a 81       	ldd	r24, Y+2	; 0x02
     d6e:	8f 93       	push	r24
     d70:	86 e5       	ldi	r24, 0x56	; 86
     d72:	91 e0       	ldi	r25, 0x01	; 1
     d74:	9f 93       	push	r25
     d76:	8f 93       	push	r24
     d78:	8e 01       	movw	r16, r28
     d7a:	0c 5f       	subi	r16, 0xFC	; 252
     d7c:	1f 4f       	sbci	r17, 0xFF	; 255
     d7e:	1f 93       	push	r17
     d80:	0f 93       	push	r16
     d82:	32 d0       	rcall	.+100    	; 0xde8 <sprintf>
     d84:	0f 90       	pop	r0
     d86:	0f 90       	pop	r0
     d88:	0f 90       	pop	r0
     d8a:	0f 90       	pop	r0
     d8c:	0f 90       	pop	r0
     d8e:	0f 90       	pop	r0
     d90:	d8 01       	movw	r26, r16
     d92:	22 c0       	rjmp	.+68     	; 0xdd8 <main+0x498>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d94:	11 96       	adiw	r26, 0x01	; 1
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	06 c0       	rjmp	.+12     	; 0xda6 <main+0x466>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d9a:	e6 e6       	ldi	r30, 0x66	; 102
     d9c:	fe e0       	ldi	r31, 0x0E	; 14
     d9e:	31 97       	sbiw	r30, 0x01	; 1
     da0:	f1 f7       	brne	.-4      	; 0xd9e <main+0x45e>
     da2:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     da4:	82 2f       	mov	r24, r18
     da6:	2f ef       	ldi	r18, 0xFF	; 255
     da8:	28 0f       	add	r18, r24
     daa:	81 11       	cpse	r24, r1
     dac:	f6 cf       	rjmp	.-20     	; 0xd9a <main+0x45a>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     dae:	e5 e6       	ldi	r30, 0x65	; 101
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	84 60       	ori	r24, 0x04	; 4
     db6:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     db8:	80 81       	ld	r24, Z
     dba:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL |= (1 << LCD_EN);    // E high
     dbc:	80 83       	st	Z, r24
     dbe:	80 81       	ld	r24, Z
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dc0:	81 60       	ori	r24, 0x01	; 1
     dc2:	80 83       	st	Z, r24
     dc4:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     dc6:	8a 95       	dec	r24
     dc8:	f1 f7       	brne	.-4      	; 0xdc6 <main+0x486>
     dca:	9b bb       	out	0x1b, r25	; 27
     dcc:	96 ef       	ldi	r25, 0xF6	; 246
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dce:	9a 95       	dec	r25
     dd0:	f1 f7       	brne	.-4      	; 0xdce <main+0x48e>
     dd2:	80 81       	ld	r24, Z
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     dd4:	8e 7f       	andi	r24, 0xFE	; 254
     dd6:	80 83       	st	Z, r24
     dd8:	9c 91       	ld	r25, X
			LCD_Str(Message);
			fcw_state_to_string(fcw_state);
     dda:	91 11       	cpse	r25, r1
     ddc:	db cf       	rjmp	.-74     	; 0xd94 <main+0x454>
     dde:	8d a5       	ldd	r24, Y+45	; 0x2d
		
			//거리 재측정
			startRanging(Sonar_Addr);
     de0:	a5 db       	rcall	.-2230   	; 0x52c <fcw_state_to_string>
     de2:	80 ee       	ldi	r24, 0xE0	; 224
     de4:	99 da       	rcall	.-2766   	; 0x318 <startRanging>
     de6:	06 cf       	rjmp	.-500    	; 0xbf4 <main+0x2b4>

00000de8 <sprintf>:
     de8:	0f 93       	push	r16
     dea:	1f 93       	push	r17
     dec:	cf 93       	push	r28
     dee:	df 93       	push	r29
     df0:	cd b7       	in	r28, 0x3d	; 61
     df2:	de b7       	in	r29, 0x3e	; 62
     df4:	2e 97       	sbiw	r28, 0x0e	; 14
     df6:	0f b6       	in	r0, 0x3f	; 63
     df8:	f8 94       	cli
     dfa:	de bf       	out	0x3e, r29	; 62
     dfc:	0f be       	out	0x3f, r0	; 63
     dfe:	cd bf       	out	0x3d, r28	; 61
     e00:	0d 89       	ldd	r16, Y+21	; 0x15
     e02:	1e 89       	ldd	r17, Y+22	; 0x16
     e04:	86 e0       	ldi	r24, 0x06	; 6
     e06:	8c 83       	std	Y+4, r24	; 0x04
     e08:	1a 83       	std	Y+2, r17	; 0x02
     e0a:	09 83       	std	Y+1, r16	; 0x01
     e0c:	8f ef       	ldi	r24, 0xFF	; 255
     e0e:	9f e7       	ldi	r25, 0x7F	; 127
     e10:	9e 83       	std	Y+6, r25	; 0x06
     e12:	8d 83       	std	Y+5, r24	; 0x05
     e14:	ae 01       	movw	r20, r28
     e16:	47 5e       	subi	r20, 0xE7	; 231
     e18:	5f 4f       	sbci	r21, 0xFF	; 255
     e1a:	6f 89       	ldd	r22, Y+23	; 0x17
     e1c:	78 8d       	ldd	r23, Y+24	; 0x18
     e1e:	ce 01       	movw	r24, r28
     e20:	01 96       	adiw	r24, 0x01	; 1
     e22:	10 d0       	rcall	.+32     	; 0xe44 <vfprintf>
     e24:	ef 81       	ldd	r30, Y+7	; 0x07
     e26:	f8 85       	ldd	r31, Y+8	; 0x08
     e28:	e0 0f       	add	r30, r16
     e2a:	f1 1f       	adc	r31, r17
     e2c:	10 82       	st	Z, r1
     e2e:	2e 96       	adiw	r28, 0x0e	; 14
     e30:	0f b6       	in	r0, 0x3f	; 63
     e32:	f8 94       	cli
     e34:	de bf       	out	0x3e, r29	; 62
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	cd bf       	out	0x3d, r28	; 61
     e3a:	df 91       	pop	r29
     e3c:	cf 91       	pop	r28
     e3e:	1f 91       	pop	r17
     e40:	0f 91       	pop	r16
     e42:	08 95       	ret

00000e44 <vfprintf>:
     e44:	2f 92       	push	r2
     e46:	3f 92       	push	r3
     e48:	4f 92       	push	r4
     e4a:	5f 92       	push	r5
     e4c:	6f 92       	push	r6
     e4e:	7f 92       	push	r7
     e50:	8f 92       	push	r8
     e52:	9f 92       	push	r9
     e54:	af 92       	push	r10
     e56:	bf 92       	push	r11
     e58:	cf 92       	push	r12
     e5a:	df 92       	push	r13
     e5c:	ef 92       	push	r14
     e5e:	ff 92       	push	r15
     e60:	0f 93       	push	r16
     e62:	1f 93       	push	r17
     e64:	cf 93       	push	r28
     e66:	df 93       	push	r29
     e68:	cd b7       	in	r28, 0x3d	; 61
     e6a:	de b7       	in	r29, 0x3e	; 62
     e6c:	2b 97       	sbiw	r28, 0x0b	; 11
     e6e:	0f b6       	in	r0, 0x3f	; 63
     e70:	f8 94       	cli
     e72:	de bf       	out	0x3e, r29	; 62
     e74:	0f be       	out	0x3f, r0	; 63
     e76:	cd bf       	out	0x3d, r28	; 61
     e78:	6c 01       	movw	r12, r24
     e7a:	7b 01       	movw	r14, r22
     e7c:	8a 01       	movw	r16, r20
     e7e:	fc 01       	movw	r30, r24
     e80:	17 82       	std	Z+7, r1	; 0x07
     e82:	16 82       	std	Z+6, r1	; 0x06
     e84:	83 81       	ldd	r24, Z+3	; 0x03
     e86:	81 ff       	sbrs	r24, 1
     e88:	bf c1       	rjmp	.+894    	; 0x1208 <__stack+0x109>
     e8a:	ce 01       	movw	r24, r28
     e8c:	01 96       	adiw	r24, 0x01	; 1
     e8e:	3c 01       	movw	r6, r24
     e90:	f6 01       	movw	r30, r12
     e92:	93 81       	ldd	r25, Z+3	; 0x03
     e94:	f7 01       	movw	r30, r14
     e96:	93 fd       	sbrc	r25, 3
     e98:	85 91       	lpm	r24, Z+
     e9a:	93 ff       	sbrs	r25, 3
     e9c:	81 91       	ld	r24, Z+
     e9e:	7f 01       	movw	r14, r30
     ea0:	88 23       	and	r24, r24
     ea2:	09 f4       	brne	.+2      	; 0xea6 <vfprintf+0x62>
     ea4:	ad c1       	rjmp	.+858    	; 0x1200 <__stack+0x101>
     ea6:	85 32       	cpi	r24, 0x25	; 37
     ea8:	39 f4       	brne	.+14     	; 0xeb8 <vfprintf+0x74>
     eaa:	93 fd       	sbrc	r25, 3
     eac:	85 91       	lpm	r24, Z+
     eae:	93 ff       	sbrs	r25, 3
     eb0:	81 91       	ld	r24, Z+
     eb2:	7f 01       	movw	r14, r30
     eb4:	85 32       	cpi	r24, 0x25	; 37
     eb6:	21 f4       	brne	.+8      	; 0xec0 <vfprintf+0x7c>
     eb8:	b6 01       	movw	r22, r12
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	d6 d1       	rcall	.+940    	; 0x126a <fputc>
     ebe:	e8 cf       	rjmp	.-48     	; 0xe90 <vfprintf+0x4c>
     ec0:	91 2c       	mov	r9, r1
     ec2:	21 2c       	mov	r2, r1
     ec4:	31 2c       	mov	r3, r1
     ec6:	ff e1       	ldi	r31, 0x1F	; 31
     ec8:	f3 15       	cp	r31, r3
     eca:	d8 f0       	brcs	.+54     	; 0xf02 <vfprintf+0xbe>
     ecc:	8b 32       	cpi	r24, 0x2B	; 43
     ece:	79 f0       	breq	.+30     	; 0xeee <vfprintf+0xaa>
     ed0:	38 f4       	brcc	.+14     	; 0xee0 <vfprintf+0x9c>
     ed2:	80 32       	cpi	r24, 0x20	; 32
     ed4:	79 f0       	breq	.+30     	; 0xef4 <vfprintf+0xb0>
     ed6:	83 32       	cpi	r24, 0x23	; 35
     ed8:	a1 f4       	brne	.+40     	; 0xf02 <vfprintf+0xbe>
     eda:	23 2d       	mov	r18, r3
     edc:	20 61       	ori	r18, 0x10	; 16
     ede:	1d c0       	rjmp	.+58     	; 0xf1a <vfprintf+0xd6>
     ee0:	8d 32       	cpi	r24, 0x2D	; 45
     ee2:	61 f0       	breq	.+24     	; 0xefc <vfprintf+0xb8>
     ee4:	80 33       	cpi	r24, 0x30	; 48
     ee6:	69 f4       	brne	.+26     	; 0xf02 <vfprintf+0xbe>
     ee8:	23 2d       	mov	r18, r3
     eea:	21 60       	ori	r18, 0x01	; 1
     eec:	16 c0       	rjmp	.+44     	; 0xf1a <vfprintf+0xd6>
     eee:	83 2d       	mov	r24, r3
     ef0:	82 60       	ori	r24, 0x02	; 2
     ef2:	38 2e       	mov	r3, r24
     ef4:	e3 2d       	mov	r30, r3
     ef6:	e4 60       	ori	r30, 0x04	; 4
     ef8:	3e 2e       	mov	r3, r30
     efa:	2a c0       	rjmp	.+84     	; 0xf50 <vfprintf+0x10c>
     efc:	f3 2d       	mov	r31, r3
     efe:	f8 60       	ori	r31, 0x08	; 8
     f00:	1d c0       	rjmp	.+58     	; 0xf3c <vfprintf+0xf8>
     f02:	37 fc       	sbrc	r3, 7
     f04:	2d c0       	rjmp	.+90     	; 0xf60 <vfprintf+0x11c>
     f06:	20 ed       	ldi	r18, 0xD0	; 208
     f08:	28 0f       	add	r18, r24
     f0a:	2a 30       	cpi	r18, 0x0A	; 10
     f0c:	40 f0       	brcs	.+16     	; 0xf1e <vfprintf+0xda>
     f0e:	8e 32       	cpi	r24, 0x2E	; 46
     f10:	b9 f4       	brne	.+46     	; 0xf40 <vfprintf+0xfc>
     f12:	36 fc       	sbrc	r3, 6
     f14:	75 c1       	rjmp	.+746    	; 0x1200 <__stack+0x101>
     f16:	23 2d       	mov	r18, r3
     f18:	20 64       	ori	r18, 0x40	; 64
     f1a:	32 2e       	mov	r3, r18
     f1c:	19 c0       	rjmp	.+50     	; 0xf50 <vfprintf+0x10c>
     f1e:	36 fe       	sbrs	r3, 6
     f20:	06 c0       	rjmp	.+12     	; 0xf2e <vfprintf+0xea>
     f22:	8a e0       	ldi	r24, 0x0A	; 10
     f24:	98 9e       	mul	r9, r24
     f26:	20 0d       	add	r18, r0
     f28:	11 24       	eor	r1, r1
     f2a:	92 2e       	mov	r9, r18
     f2c:	11 c0       	rjmp	.+34     	; 0xf50 <vfprintf+0x10c>
     f2e:	ea e0       	ldi	r30, 0x0A	; 10
     f30:	2e 9e       	mul	r2, r30
     f32:	20 0d       	add	r18, r0
     f34:	11 24       	eor	r1, r1
     f36:	22 2e       	mov	r2, r18
     f38:	f3 2d       	mov	r31, r3
     f3a:	f0 62       	ori	r31, 0x20	; 32
     f3c:	3f 2e       	mov	r3, r31
     f3e:	08 c0       	rjmp	.+16     	; 0xf50 <vfprintf+0x10c>
     f40:	8c 36       	cpi	r24, 0x6C	; 108
     f42:	21 f4       	brne	.+8      	; 0xf4c <vfprintf+0x108>
     f44:	83 2d       	mov	r24, r3
     f46:	80 68       	ori	r24, 0x80	; 128
     f48:	38 2e       	mov	r3, r24
     f4a:	02 c0       	rjmp	.+4      	; 0xf50 <vfprintf+0x10c>
     f4c:	88 36       	cpi	r24, 0x68	; 104
     f4e:	41 f4       	brne	.+16     	; 0xf60 <vfprintf+0x11c>
     f50:	f7 01       	movw	r30, r14
     f52:	93 fd       	sbrc	r25, 3
     f54:	85 91       	lpm	r24, Z+
     f56:	93 ff       	sbrs	r25, 3
     f58:	81 91       	ld	r24, Z+
     f5a:	7f 01       	movw	r14, r30
     f5c:	81 11       	cpse	r24, r1
     f5e:	b3 cf       	rjmp	.-154    	; 0xec6 <vfprintf+0x82>
     f60:	98 2f       	mov	r25, r24
     f62:	9f 7d       	andi	r25, 0xDF	; 223
     f64:	95 54       	subi	r25, 0x45	; 69
     f66:	93 30       	cpi	r25, 0x03	; 3
     f68:	28 f4       	brcc	.+10     	; 0xf74 <vfprintf+0x130>
     f6a:	0c 5f       	subi	r16, 0xFC	; 252
     f6c:	1f 4f       	sbci	r17, 0xFF	; 255
     f6e:	9f e3       	ldi	r25, 0x3F	; 63
     f70:	99 83       	std	Y+1, r25	; 0x01
     f72:	0d c0       	rjmp	.+26     	; 0xf8e <vfprintf+0x14a>
     f74:	83 36       	cpi	r24, 0x63	; 99
     f76:	31 f0       	breq	.+12     	; 0xf84 <vfprintf+0x140>
     f78:	83 37       	cpi	r24, 0x73	; 115
     f7a:	71 f0       	breq	.+28     	; 0xf98 <vfprintf+0x154>
     f7c:	83 35       	cpi	r24, 0x53	; 83
     f7e:	09 f0       	breq	.+2      	; 0xf82 <vfprintf+0x13e>
     f80:	55 c0       	rjmp	.+170    	; 0x102c <__DATA_REGION_LENGTH__+0x2c>
     f82:	20 c0       	rjmp	.+64     	; 0xfc4 <vfprintf+0x180>
     f84:	f8 01       	movw	r30, r16
     f86:	80 81       	ld	r24, Z
     f88:	89 83       	std	Y+1, r24	; 0x01
     f8a:	0e 5f       	subi	r16, 0xFE	; 254
     f8c:	1f 4f       	sbci	r17, 0xFF	; 255
     f8e:	88 24       	eor	r8, r8
     f90:	83 94       	inc	r8
     f92:	91 2c       	mov	r9, r1
     f94:	53 01       	movw	r10, r6
     f96:	12 c0       	rjmp	.+36     	; 0xfbc <vfprintf+0x178>
     f98:	28 01       	movw	r4, r16
     f9a:	f2 e0       	ldi	r31, 0x02	; 2
     f9c:	4f 0e       	add	r4, r31
     f9e:	51 1c       	adc	r5, r1
     fa0:	f8 01       	movw	r30, r16
     fa2:	a0 80       	ld	r10, Z
     fa4:	b1 80       	ldd	r11, Z+1	; 0x01
     fa6:	36 fe       	sbrs	r3, 6
     fa8:	03 c0       	rjmp	.+6      	; 0xfb0 <vfprintf+0x16c>
     faa:	69 2d       	mov	r22, r9
     fac:	70 e0       	ldi	r23, 0x00	; 0
     fae:	02 c0       	rjmp	.+4      	; 0xfb4 <vfprintf+0x170>
     fb0:	6f ef       	ldi	r22, 0xFF	; 255
     fb2:	7f ef       	ldi	r23, 0xFF	; 255
     fb4:	c5 01       	movw	r24, r10
     fb6:	4e d1       	rcall	.+668    	; 0x1254 <strnlen>
     fb8:	4c 01       	movw	r8, r24
     fba:	82 01       	movw	r16, r4
     fbc:	f3 2d       	mov	r31, r3
     fbe:	ff 77       	andi	r31, 0x7F	; 127
     fc0:	3f 2e       	mov	r3, r31
     fc2:	15 c0       	rjmp	.+42     	; 0xfee <vfprintf+0x1aa>
     fc4:	28 01       	movw	r4, r16
     fc6:	22 e0       	ldi	r18, 0x02	; 2
     fc8:	42 0e       	add	r4, r18
     fca:	51 1c       	adc	r5, r1
     fcc:	f8 01       	movw	r30, r16
     fce:	a0 80       	ld	r10, Z
     fd0:	b1 80       	ldd	r11, Z+1	; 0x01
     fd2:	36 fe       	sbrs	r3, 6
     fd4:	03 c0       	rjmp	.+6      	; 0xfdc <vfprintf+0x198>
     fd6:	69 2d       	mov	r22, r9
     fd8:	70 e0       	ldi	r23, 0x00	; 0
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <vfprintf+0x19c>
     fdc:	6f ef       	ldi	r22, 0xFF	; 255
     fde:	7f ef       	ldi	r23, 0xFF	; 255
     fe0:	c5 01       	movw	r24, r10
     fe2:	2d d1       	rcall	.+602    	; 0x123e <strnlen_P>
     fe4:	4c 01       	movw	r8, r24
     fe6:	f3 2d       	mov	r31, r3
     fe8:	f0 68       	ori	r31, 0x80	; 128
     fea:	3f 2e       	mov	r3, r31
     fec:	82 01       	movw	r16, r4
     fee:	33 fc       	sbrc	r3, 3
     ff0:	19 c0       	rjmp	.+50     	; 0x1024 <__DATA_REGION_LENGTH__+0x24>
     ff2:	82 2d       	mov	r24, r2
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	88 16       	cp	r8, r24
     ff8:	99 06       	cpc	r9, r25
     ffa:	a0 f4       	brcc	.+40     	; 0x1024 <__DATA_REGION_LENGTH__+0x24>
     ffc:	b6 01       	movw	r22, r12
     ffe:	80 e2       	ldi	r24, 0x20	; 32
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	33 d1       	rcall	.+614    	; 0x126a <fputc>
    1004:	2a 94       	dec	r2
    1006:	f5 cf       	rjmp	.-22     	; 0xff2 <vfprintf+0x1ae>
    1008:	f5 01       	movw	r30, r10
    100a:	37 fc       	sbrc	r3, 7
    100c:	85 91       	lpm	r24, Z+
    100e:	37 fe       	sbrs	r3, 7
    1010:	81 91       	ld	r24, Z+
    1012:	5f 01       	movw	r10, r30
    1014:	b6 01       	movw	r22, r12
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	28 d1       	rcall	.+592    	; 0x126a <fputc>
    101a:	21 10       	cpse	r2, r1
    101c:	2a 94       	dec	r2
    101e:	21 e0       	ldi	r18, 0x01	; 1
    1020:	82 1a       	sub	r8, r18
    1022:	91 08       	sbc	r9, r1
    1024:	81 14       	cp	r8, r1
    1026:	91 04       	cpc	r9, r1
    1028:	79 f7       	brne	.-34     	; 0x1008 <__DATA_REGION_LENGTH__+0x8>
    102a:	e1 c0       	rjmp	.+450    	; 0x11ee <__stack+0xef>
    102c:	84 36       	cpi	r24, 0x64	; 100
    102e:	11 f0       	breq	.+4      	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
    1030:	89 36       	cpi	r24, 0x69	; 105
    1032:	39 f5       	brne	.+78     	; 0x1082 <__DATA_REGION_LENGTH__+0x82>
    1034:	f8 01       	movw	r30, r16
    1036:	37 fe       	sbrs	r3, 7
    1038:	07 c0       	rjmp	.+14     	; 0x1048 <__DATA_REGION_LENGTH__+0x48>
    103a:	60 81       	ld	r22, Z
    103c:	71 81       	ldd	r23, Z+1	; 0x01
    103e:	82 81       	ldd	r24, Z+2	; 0x02
    1040:	93 81       	ldd	r25, Z+3	; 0x03
    1042:	0c 5f       	subi	r16, 0xFC	; 252
    1044:	1f 4f       	sbci	r17, 0xFF	; 255
    1046:	08 c0       	rjmp	.+16     	; 0x1058 <__DATA_REGION_LENGTH__+0x58>
    1048:	60 81       	ld	r22, Z
    104a:	71 81       	ldd	r23, Z+1	; 0x01
    104c:	07 2e       	mov	r0, r23
    104e:	00 0c       	add	r0, r0
    1050:	88 0b       	sbc	r24, r24
    1052:	99 0b       	sbc	r25, r25
    1054:	0e 5f       	subi	r16, 0xFE	; 254
    1056:	1f 4f       	sbci	r17, 0xFF	; 255
    1058:	f3 2d       	mov	r31, r3
    105a:	ff 76       	andi	r31, 0x6F	; 111
    105c:	3f 2e       	mov	r3, r31
    105e:	97 ff       	sbrs	r25, 7
    1060:	09 c0       	rjmp	.+18     	; 0x1074 <__DATA_REGION_LENGTH__+0x74>
    1062:	90 95       	com	r25
    1064:	80 95       	com	r24
    1066:	70 95       	com	r23
    1068:	61 95       	neg	r22
    106a:	7f 4f       	sbci	r23, 0xFF	; 255
    106c:	8f 4f       	sbci	r24, 0xFF	; 255
    106e:	9f 4f       	sbci	r25, 0xFF	; 255
    1070:	f0 68       	ori	r31, 0x80	; 128
    1072:	3f 2e       	mov	r3, r31
    1074:	2a e0       	ldi	r18, 0x0A	; 10
    1076:	30 e0       	ldi	r19, 0x00	; 0
    1078:	a3 01       	movw	r20, r6
    107a:	33 d1       	rcall	.+614    	; 0x12e2 <__ultoa_invert>
    107c:	88 2e       	mov	r8, r24
    107e:	86 18       	sub	r8, r6
    1080:	44 c0       	rjmp	.+136    	; 0x110a <__stack+0xb>
    1082:	85 37       	cpi	r24, 0x75	; 117
    1084:	31 f4       	brne	.+12     	; 0x1092 <__DATA_REGION_LENGTH__+0x92>
    1086:	23 2d       	mov	r18, r3
    1088:	2f 7e       	andi	r18, 0xEF	; 239
    108a:	b2 2e       	mov	r11, r18
    108c:	2a e0       	ldi	r18, 0x0A	; 10
    108e:	30 e0       	ldi	r19, 0x00	; 0
    1090:	25 c0       	rjmp	.+74     	; 0x10dc <__DATA_REGION_LENGTH__+0xdc>
    1092:	93 2d       	mov	r25, r3
    1094:	99 7f       	andi	r25, 0xF9	; 249
    1096:	b9 2e       	mov	r11, r25
    1098:	8f 36       	cpi	r24, 0x6F	; 111
    109a:	c1 f0       	breq	.+48     	; 0x10cc <__DATA_REGION_LENGTH__+0xcc>
    109c:	18 f4       	brcc	.+6      	; 0x10a4 <__DATA_REGION_LENGTH__+0xa4>
    109e:	88 35       	cpi	r24, 0x58	; 88
    10a0:	79 f0       	breq	.+30     	; 0x10c0 <__DATA_REGION_LENGTH__+0xc0>
    10a2:	ae c0       	rjmp	.+348    	; 0x1200 <__stack+0x101>
    10a4:	80 37       	cpi	r24, 0x70	; 112
    10a6:	19 f0       	breq	.+6      	; 0x10ae <__DATA_REGION_LENGTH__+0xae>
    10a8:	88 37       	cpi	r24, 0x78	; 120
    10aa:	21 f0       	breq	.+8      	; 0x10b4 <__DATA_REGION_LENGTH__+0xb4>
    10ac:	a9 c0       	rjmp	.+338    	; 0x1200 <__stack+0x101>
    10ae:	e9 2f       	mov	r30, r25
    10b0:	e0 61       	ori	r30, 0x10	; 16
    10b2:	be 2e       	mov	r11, r30
    10b4:	b4 fe       	sbrs	r11, 4
    10b6:	0d c0       	rjmp	.+26     	; 0x10d2 <__DATA_REGION_LENGTH__+0xd2>
    10b8:	fb 2d       	mov	r31, r11
    10ba:	f4 60       	ori	r31, 0x04	; 4
    10bc:	bf 2e       	mov	r11, r31
    10be:	09 c0       	rjmp	.+18     	; 0x10d2 <__DATA_REGION_LENGTH__+0xd2>
    10c0:	34 fe       	sbrs	r3, 4
    10c2:	0a c0       	rjmp	.+20     	; 0x10d8 <__DATA_REGION_LENGTH__+0xd8>
    10c4:	29 2f       	mov	r18, r25
    10c6:	26 60       	ori	r18, 0x06	; 6
    10c8:	b2 2e       	mov	r11, r18
    10ca:	06 c0       	rjmp	.+12     	; 0x10d8 <__DATA_REGION_LENGTH__+0xd8>
    10cc:	28 e0       	ldi	r18, 0x08	; 8
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	05 c0       	rjmp	.+10     	; 0x10dc <__DATA_REGION_LENGTH__+0xdc>
    10d2:	20 e1       	ldi	r18, 0x10	; 16
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <__DATA_REGION_LENGTH__+0xdc>
    10d8:	20 e1       	ldi	r18, 0x10	; 16
    10da:	32 e0       	ldi	r19, 0x02	; 2
    10dc:	f8 01       	movw	r30, r16
    10de:	b7 fe       	sbrs	r11, 7
    10e0:	07 c0       	rjmp	.+14     	; 0x10f0 <__DATA_REGION_LENGTH__+0xf0>
    10e2:	60 81       	ld	r22, Z
    10e4:	71 81       	ldd	r23, Z+1	; 0x01
    10e6:	82 81       	ldd	r24, Z+2	; 0x02
    10e8:	93 81       	ldd	r25, Z+3	; 0x03
    10ea:	0c 5f       	subi	r16, 0xFC	; 252
    10ec:	1f 4f       	sbci	r17, 0xFF	; 255
    10ee:	06 c0       	rjmp	.+12     	; 0x10fc <__DATA_REGION_LENGTH__+0xfc>
    10f0:	60 81       	ld	r22, Z
    10f2:	71 81       	ldd	r23, Z+1	; 0x01
    10f4:	80 e0       	ldi	r24, 0x00	; 0
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	0e 5f       	subi	r16, 0xFE	; 254
    10fa:	1f 4f       	sbci	r17, 0xFF	; 255
    10fc:	a3 01       	movw	r20, r6
    10fe:	f1 d0       	rcall	.+482    	; 0x12e2 <__ultoa_invert>
    1100:	88 2e       	mov	r8, r24
    1102:	86 18       	sub	r8, r6
    1104:	fb 2d       	mov	r31, r11
    1106:	ff 77       	andi	r31, 0x7F	; 127
    1108:	3f 2e       	mov	r3, r31
    110a:	36 fe       	sbrs	r3, 6
    110c:	0d c0       	rjmp	.+26     	; 0x1128 <__stack+0x29>
    110e:	23 2d       	mov	r18, r3
    1110:	2e 7f       	andi	r18, 0xFE	; 254
    1112:	a2 2e       	mov	r10, r18
    1114:	89 14       	cp	r8, r9
    1116:	58 f4       	brcc	.+22     	; 0x112e <__stack+0x2f>
    1118:	34 fe       	sbrs	r3, 4
    111a:	0b c0       	rjmp	.+22     	; 0x1132 <__stack+0x33>
    111c:	32 fc       	sbrc	r3, 2
    111e:	09 c0       	rjmp	.+18     	; 0x1132 <__stack+0x33>
    1120:	83 2d       	mov	r24, r3
    1122:	8e 7e       	andi	r24, 0xEE	; 238
    1124:	a8 2e       	mov	r10, r24
    1126:	05 c0       	rjmp	.+10     	; 0x1132 <__stack+0x33>
    1128:	b8 2c       	mov	r11, r8
    112a:	a3 2c       	mov	r10, r3
    112c:	03 c0       	rjmp	.+6      	; 0x1134 <__stack+0x35>
    112e:	b8 2c       	mov	r11, r8
    1130:	01 c0       	rjmp	.+2      	; 0x1134 <__stack+0x35>
    1132:	b9 2c       	mov	r11, r9
    1134:	a4 fe       	sbrs	r10, 4
    1136:	0f c0       	rjmp	.+30     	; 0x1156 <__stack+0x57>
    1138:	fe 01       	movw	r30, r28
    113a:	e8 0d       	add	r30, r8
    113c:	f1 1d       	adc	r31, r1
    113e:	80 81       	ld	r24, Z
    1140:	80 33       	cpi	r24, 0x30	; 48
    1142:	21 f4       	brne	.+8      	; 0x114c <__stack+0x4d>
    1144:	9a 2d       	mov	r25, r10
    1146:	99 7e       	andi	r25, 0xE9	; 233
    1148:	a9 2e       	mov	r10, r25
    114a:	09 c0       	rjmp	.+18     	; 0x115e <__stack+0x5f>
    114c:	a2 fe       	sbrs	r10, 2
    114e:	06 c0       	rjmp	.+12     	; 0x115c <__stack+0x5d>
    1150:	b3 94       	inc	r11
    1152:	b3 94       	inc	r11
    1154:	04 c0       	rjmp	.+8      	; 0x115e <__stack+0x5f>
    1156:	8a 2d       	mov	r24, r10
    1158:	86 78       	andi	r24, 0x86	; 134
    115a:	09 f0       	breq	.+2      	; 0x115e <__stack+0x5f>
    115c:	b3 94       	inc	r11
    115e:	a3 fc       	sbrc	r10, 3
    1160:	10 c0       	rjmp	.+32     	; 0x1182 <__stack+0x83>
    1162:	a0 fe       	sbrs	r10, 0
    1164:	06 c0       	rjmp	.+12     	; 0x1172 <__stack+0x73>
    1166:	b2 14       	cp	r11, r2
    1168:	80 f4       	brcc	.+32     	; 0x118a <__stack+0x8b>
    116a:	28 0c       	add	r2, r8
    116c:	92 2c       	mov	r9, r2
    116e:	9b 18       	sub	r9, r11
    1170:	0d c0       	rjmp	.+26     	; 0x118c <__stack+0x8d>
    1172:	b2 14       	cp	r11, r2
    1174:	58 f4       	brcc	.+22     	; 0x118c <__stack+0x8d>
    1176:	b6 01       	movw	r22, r12
    1178:	80 e2       	ldi	r24, 0x20	; 32
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	76 d0       	rcall	.+236    	; 0x126a <fputc>
    117e:	b3 94       	inc	r11
    1180:	f8 cf       	rjmp	.-16     	; 0x1172 <__stack+0x73>
    1182:	b2 14       	cp	r11, r2
    1184:	18 f4       	brcc	.+6      	; 0x118c <__stack+0x8d>
    1186:	2b 18       	sub	r2, r11
    1188:	02 c0       	rjmp	.+4      	; 0x118e <__stack+0x8f>
    118a:	98 2c       	mov	r9, r8
    118c:	21 2c       	mov	r2, r1
    118e:	a4 fe       	sbrs	r10, 4
    1190:	0f c0       	rjmp	.+30     	; 0x11b0 <__stack+0xb1>
    1192:	b6 01       	movw	r22, r12
    1194:	80 e3       	ldi	r24, 0x30	; 48
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	68 d0       	rcall	.+208    	; 0x126a <fputc>
    119a:	a2 fe       	sbrs	r10, 2
    119c:	16 c0       	rjmp	.+44     	; 0x11ca <__stack+0xcb>
    119e:	a1 fc       	sbrc	r10, 1
    11a0:	03 c0       	rjmp	.+6      	; 0x11a8 <__stack+0xa9>
    11a2:	88 e7       	ldi	r24, 0x78	; 120
    11a4:	90 e0       	ldi	r25, 0x00	; 0
    11a6:	02 c0       	rjmp	.+4      	; 0x11ac <__stack+0xad>
    11a8:	88 e5       	ldi	r24, 0x58	; 88
    11aa:	90 e0       	ldi	r25, 0x00	; 0
    11ac:	b6 01       	movw	r22, r12
    11ae:	0c c0       	rjmp	.+24     	; 0x11c8 <__stack+0xc9>
    11b0:	8a 2d       	mov	r24, r10
    11b2:	86 78       	andi	r24, 0x86	; 134
    11b4:	51 f0       	breq	.+20     	; 0x11ca <__stack+0xcb>
    11b6:	a1 fe       	sbrs	r10, 1
    11b8:	02 c0       	rjmp	.+4      	; 0x11be <__stack+0xbf>
    11ba:	8b e2       	ldi	r24, 0x2B	; 43
    11bc:	01 c0       	rjmp	.+2      	; 0x11c0 <__stack+0xc1>
    11be:	80 e2       	ldi	r24, 0x20	; 32
    11c0:	a7 fc       	sbrc	r10, 7
    11c2:	8d e2       	ldi	r24, 0x2D	; 45
    11c4:	b6 01       	movw	r22, r12
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	50 d0       	rcall	.+160    	; 0x126a <fputc>
    11ca:	89 14       	cp	r8, r9
    11cc:	30 f4       	brcc	.+12     	; 0x11da <__stack+0xdb>
    11ce:	b6 01       	movw	r22, r12
    11d0:	80 e3       	ldi	r24, 0x30	; 48
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	4a d0       	rcall	.+148    	; 0x126a <fputc>
    11d6:	9a 94       	dec	r9
    11d8:	f8 cf       	rjmp	.-16     	; 0x11ca <__stack+0xcb>
    11da:	8a 94       	dec	r8
    11dc:	f3 01       	movw	r30, r6
    11de:	e8 0d       	add	r30, r8
    11e0:	f1 1d       	adc	r31, r1
    11e2:	80 81       	ld	r24, Z
    11e4:	b6 01       	movw	r22, r12
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	40 d0       	rcall	.+128    	; 0x126a <fputc>
    11ea:	81 10       	cpse	r8, r1
    11ec:	f6 cf       	rjmp	.-20     	; 0x11da <__stack+0xdb>
    11ee:	22 20       	and	r2, r2
    11f0:	09 f4       	brne	.+2      	; 0x11f4 <__stack+0xf5>
    11f2:	4e ce       	rjmp	.-868    	; 0xe90 <vfprintf+0x4c>
    11f4:	b6 01       	movw	r22, r12
    11f6:	80 e2       	ldi	r24, 0x20	; 32
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	37 d0       	rcall	.+110    	; 0x126a <fputc>
    11fc:	2a 94       	dec	r2
    11fe:	f7 cf       	rjmp	.-18     	; 0x11ee <__stack+0xef>
    1200:	f6 01       	movw	r30, r12
    1202:	86 81       	ldd	r24, Z+6	; 0x06
    1204:	97 81       	ldd	r25, Z+7	; 0x07
    1206:	02 c0       	rjmp	.+4      	; 0x120c <__stack+0x10d>
    1208:	8f ef       	ldi	r24, 0xFF	; 255
    120a:	9f ef       	ldi	r25, 0xFF	; 255
    120c:	2b 96       	adiw	r28, 0x0b	; 11
    120e:	0f b6       	in	r0, 0x3f	; 63
    1210:	f8 94       	cli
    1212:	de bf       	out	0x3e, r29	; 62
    1214:	0f be       	out	0x3f, r0	; 63
    1216:	cd bf       	out	0x3d, r28	; 61
    1218:	df 91       	pop	r29
    121a:	cf 91       	pop	r28
    121c:	1f 91       	pop	r17
    121e:	0f 91       	pop	r16
    1220:	ff 90       	pop	r15
    1222:	ef 90       	pop	r14
    1224:	df 90       	pop	r13
    1226:	cf 90       	pop	r12
    1228:	bf 90       	pop	r11
    122a:	af 90       	pop	r10
    122c:	9f 90       	pop	r9
    122e:	8f 90       	pop	r8
    1230:	7f 90       	pop	r7
    1232:	6f 90       	pop	r6
    1234:	5f 90       	pop	r5
    1236:	4f 90       	pop	r4
    1238:	3f 90       	pop	r3
    123a:	2f 90       	pop	r2
    123c:	08 95       	ret

0000123e <strnlen_P>:
    123e:	fc 01       	movw	r30, r24
    1240:	05 90       	lpm	r0, Z+
    1242:	61 50       	subi	r22, 0x01	; 1
    1244:	70 40       	sbci	r23, 0x00	; 0
    1246:	01 10       	cpse	r0, r1
    1248:	d8 f7       	brcc	.-10     	; 0x1240 <strnlen_P+0x2>
    124a:	80 95       	com	r24
    124c:	90 95       	com	r25
    124e:	8e 0f       	add	r24, r30
    1250:	9f 1f       	adc	r25, r31
    1252:	08 95       	ret

00001254 <strnlen>:
    1254:	fc 01       	movw	r30, r24
    1256:	61 50       	subi	r22, 0x01	; 1
    1258:	70 40       	sbci	r23, 0x00	; 0
    125a:	01 90       	ld	r0, Z+
    125c:	01 10       	cpse	r0, r1
    125e:	d8 f7       	brcc	.-10     	; 0x1256 <strnlen+0x2>
    1260:	80 95       	com	r24
    1262:	90 95       	com	r25
    1264:	8e 0f       	add	r24, r30
    1266:	9f 1f       	adc	r25, r31
    1268:	08 95       	ret

0000126a <fputc>:
    126a:	0f 93       	push	r16
    126c:	1f 93       	push	r17
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
    1272:	fb 01       	movw	r30, r22
    1274:	23 81       	ldd	r18, Z+3	; 0x03
    1276:	21 fd       	sbrc	r18, 1
    1278:	03 c0       	rjmp	.+6      	; 0x1280 <fputc+0x16>
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	9f ef       	ldi	r25, 0xFF	; 255
    127e:	2c c0       	rjmp	.+88     	; 0x12d8 <fputc+0x6e>
    1280:	22 ff       	sbrs	r18, 2
    1282:	16 c0       	rjmp	.+44     	; 0x12b0 <fputc+0x46>
    1284:	46 81       	ldd	r20, Z+6	; 0x06
    1286:	57 81       	ldd	r21, Z+7	; 0x07
    1288:	24 81       	ldd	r18, Z+4	; 0x04
    128a:	35 81       	ldd	r19, Z+5	; 0x05
    128c:	42 17       	cp	r20, r18
    128e:	53 07       	cpc	r21, r19
    1290:	44 f4       	brge	.+16     	; 0x12a2 <fputc+0x38>
    1292:	a0 81       	ld	r26, Z
    1294:	b1 81       	ldd	r27, Z+1	; 0x01
    1296:	9d 01       	movw	r18, r26
    1298:	2f 5f       	subi	r18, 0xFF	; 255
    129a:	3f 4f       	sbci	r19, 0xFF	; 255
    129c:	31 83       	std	Z+1, r19	; 0x01
    129e:	20 83       	st	Z, r18
    12a0:	8c 93       	st	X, r24
    12a2:	26 81       	ldd	r18, Z+6	; 0x06
    12a4:	37 81       	ldd	r19, Z+7	; 0x07
    12a6:	2f 5f       	subi	r18, 0xFF	; 255
    12a8:	3f 4f       	sbci	r19, 0xFF	; 255
    12aa:	37 83       	std	Z+7, r19	; 0x07
    12ac:	26 83       	std	Z+6, r18	; 0x06
    12ae:	14 c0       	rjmp	.+40     	; 0x12d8 <fputc+0x6e>
    12b0:	8b 01       	movw	r16, r22
    12b2:	ec 01       	movw	r28, r24
    12b4:	fb 01       	movw	r30, r22
    12b6:	00 84       	ldd	r0, Z+8	; 0x08
    12b8:	f1 85       	ldd	r31, Z+9	; 0x09
    12ba:	e0 2d       	mov	r30, r0
    12bc:	09 95       	icall
    12be:	89 2b       	or	r24, r25
    12c0:	e1 f6       	brne	.-72     	; 0x127a <fputc+0x10>
    12c2:	d8 01       	movw	r26, r16
    12c4:	16 96       	adiw	r26, 0x06	; 6
    12c6:	8d 91       	ld	r24, X+
    12c8:	9c 91       	ld	r25, X
    12ca:	17 97       	sbiw	r26, 0x07	; 7
    12cc:	01 96       	adiw	r24, 0x01	; 1
    12ce:	17 96       	adiw	r26, 0x07	; 7
    12d0:	9c 93       	st	X, r25
    12d2:	8e 93       	st	-X, r24
    12d4:	16 97       	sbiw	r26, 0x06	; 6
    12d6:	ce 01       	movw	r24, r28
    12d8:	df 91       	pop	r29
    12da:	cf 91       	pop	r28
    12dc:	1f 91       	pop	r17
    12de:	0f 91       	pop	r16
    12e0:	08 95       	ret

000012e2 <__ultoa_invert>:
    12e2:	fa 01       	movw	r30, r20
    12e4:	aa 27       	eor	r26, r26
    12e6:	28 30       	cpi	r18, 0x08	; 8
    12e8:	51 f1       	breq	.+84     	; 0x133e <__ultoa_invert+0x5c>
    12ea:	20 31       	cpi	r18, 0x10	; 16
    12ec:	81 f1       	breq	.+96     	; 0x134e <__ultoa_invert+0x6c>
    12ee:	e8 94       	clt
    12f0:	6f 93       	push	r22
    12f2:	6e 7f       	andi	r22, 0xFE	; 254
    12f4:	6e 5f       	subi	r22, 0xFE	; 254
    12f6:	7f 4f       	sbci	r23, 0xFF	; 255
    12f8:	8f 4f       	sbci	r24, 0xFF	; 255
    12fa:	9f 4f       	sbci	r25, 0xFF	; 255
    12fc:	af 4f       	sbci	r26, 0xFF	; 255
    12fe:	b1 e0       	ldi	r27, 0x01	; 1
    1300:	3e d0       	rcall	.+124    	; 0x137e <__ultoa_invert+0x9c>
    1302:	b4 e0       	ldi	r27, 0x04	; 4
    1304:	3c d0       	rcall	.+120    	; 0x137e <__ultoa_invert+0x9c>
    1306:	67 0f       	add	r22, r23
    1308:	78 1f       	adc	r23, r24
    130a:	89 1f       	adc	r24, r25
    130c:	9a 1f       	adc	r25, r26
    130e:	a1 1d       	adc	r26, r1
    1310:	68 0f       	add	r22, r24
    1312:	79 1f       	adc	r23, r25
    1314:	8a 1f       	adc	r24, r26
    1316:	91 1d       	adc	r25, r1
    1318:	a1 1d       	adc	r26, r1
    131a:	6a 0f       	add	r22, r26
    131c:	71 1d       	adc	r23, r1
    131e:	81 1d       	adc	r24, r1
    1320:	91 1d       	adc	r25, r1
    1322:	a1 1d       	adc	r26, r1
    1324:	20 d0       	rcall	.+64     	; 0x1366 <__ultoa_invert+0x84>
    1326:	09 f4       	brne	.+2      	; 0x132a <__ultoa_invert+0x48>
    1328:	68 94       	set
    132a:	3f 91       	pop	r19
    132c:	2a e0       	ldi	r18, 0x0A	; 10
    132e:	26 9f       	mul	r18, r22
    1330:	11 24       	eor	r1, r1
    1332:	30 19       	sub	r19, r0
    1334:	30 5d       	subi	r19, 0xD0	; 208
    1336:	31 93       	st	Z+, r19
    1338:	de f6       	brtc	.-74     	; 0x12f0 <__ultoa_invert+0xe>
    133a:	cf 01       	movw	r24, r30
    133c:	08 95       	ret
    133e:	46 2f       	mov	r20, r22
    1340:	47 70       	andi	r20, 0x07	; 7
    1342:	40 5d       	subi	r20, 0xD0	; 208
    1344:	41 93       	st	Z+, r20
    1346:	b3 e0       	ldi	r27, 0x03	; 3
    1348:	0f d0       	rcall	.+30     	; 0x1368 <__ultoa_invert+0x86>
    134a:	c9 f7       	brne	.-14     	; 0x133e <__ultoa_invert+0x5c>
    134c:	f6 cf       	rjmp	.-20     	; 0x133a <__ultoa_invert+0x58>
    134e:	46 2f       	mov	r20, r22
    1350:	4f 70       	andi	r20, 0x0F	; 15
    1352:	40 5d       	subi	r20, 0xD0	; 208
    1354:	4a 33       	cpi	r20, 0x3A	; 58
    1356:	18 f0       	brcs	.+6      	; 0x135e <__ultoa_invert+0x7c>
    1358:	49 5d       	subi	r20, 0xD9	; 217
    135a:	31 fd       	sbrc	r19, 1
    135c:	40 52       	subi	r20, 0x20	; 32
    135e:	41 93       	st	Z+, r20
    1360:	02 d0       	rcall	.+4      	; 0x1366 <__ultoa_invert+0x84>
    1362:	a9 f7       	brne	.-22     	; 0x134e <__ultoa_invert+0x6c>
    1364:	ea cf       	rjmp	.-44     	; 0x133a <__ultoa_invert+0x58>
    1366:	b4 e0       	ldi	r27, 0x04	; 4
    1368:	a6 95       	lsr	r26
    136a:	97 95       	ror	r25
    136c:	87 95       	ror	r24
    136e:	77 95       	ror	r23
    1370:	67 95       	ror	r22
    1372:	ba 95       	dec	r27
    1374:	c9 f7       	brne	.-14     	; 0x1368 <__ultoa_invert+0x86>
    1376:	00 97       	sbiw	r24, 0x00	; 0
    1378:	61 05       	cpc	r22, r1
    137a:	71 05       	cpc	r23, r1
    137c:	08 95       	ret
    137e:	9b 01       	movw	r18, r22
    1380:	ac 01       	movw	r20, r24
    1382:	0a 2e       	mov	r0, r26
    1384:	06 94       	lsr	r0
    1386:	57 95       	ror	r21
    1388:	47 95       	ror	r20
    138a:	37 95       	ror	r19
    138c:	27 95       	ror	r18
    138e:	ba 95       	dec	r27
    1390:	c9 f7       	brne	.-14     	; 0x1384 <__ultoa_invert+0xa2>
    1392:	62 0f       	add	r22, r18
    1394:	73 1f       	adc	r23, r19
    1396:	84 1f       	adc	r24, r20
    1398:	95 1f       	adc	r25, r21
    139a:	a0 1d       	adc	r26, r0
    139c:	08 95       	ret

0000139e <_exit>:
    139e:	f8 94       	cli

000013a0 <__stop_program>:
    13a0:	ff cf       	rjmp	.-2      	; 0x13a0 <__stop_program>
