0.6
2019.1
May 24 2019
15:06:07
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,1579443962,vhdl,,,,\design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized1\;\design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized2\;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_19_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice_0,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd,1579442611,vhdl,,,,design_1_axi_gpio_0_2,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,1579442612,vhdl,,,,design_1_axi_gpio_1_0,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl,1579442789,vhdl,,,,design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,1579442611,vhdl,,,,design_1_rst_ps7_0_100m_0,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,1579442883,vhdl,,,,\design_1_xbar_0_axi_crossbar_v2_1_20_splitter__parameterized0\;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_20_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_20_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_20_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_20_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_20_splitter;design_1_xbar_0_axi_register_slice_v2_1_19_axic_register_slice,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.vhd,1579442564,vhdl,,,,design_1;design_1_ps7_0_axi_periph_0;m00_couplers_imp_15spjyw;m01_couplers_imp_xu9c55;s00_couplers_imp_uyskka,,,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1579448142,vhdl,,,,design_1_wrapper,,,,,,,,
