
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.777673                       # Number of seconds simulated
sim_ticks                                1777673122500                       # Number of ticks simulated
final_tick                               1777673122500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324242                       # Simulator instruction rate (inst/s)
host_op_rate                                   568275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1152790817                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598104                       # Number of bytes of host memory used
host_seconds                                  1542.06                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           50944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       406810624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406861568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        50944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70953600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70953600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6356416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6357212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1108650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1108650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              28658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          228844448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228873105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         28658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            28658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39913750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39913750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39913750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             28658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         228844448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            268786855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6357212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1108650                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6357212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1108650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              406308416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  553152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70949632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406861568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70953600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8643                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            410240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            392511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            392095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            406462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            385189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            388046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            393373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            383840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            393749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           391183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           394700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           405767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           408786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           405374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           407090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71421                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1777655593500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6357212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1108650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6348569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5572811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.640451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.736965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.907438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5027906     90.22%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       391333      7.02%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38486      0.69%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19573      0.35%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14980      0.27%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14425      0.26%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9734      0.17%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7674      0.14%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        48700      0.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5572811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.796740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.643077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.971420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58041     88.50%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7049     10.75%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          449      0.68%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           40      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65586                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.902815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.874388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            35211     53.69%     53.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1549      2.36%     56.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28815     43.93%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65586                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 199656924750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            318692593500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31742845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31449.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50199.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       228.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1336002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  548344                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     238104.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19776686160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10511557980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22503537840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2894343840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         131114390160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          98946651690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4353995520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    499621875990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     85772281920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      63933273360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           939443562810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            528.468112                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1549306338500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5336423750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55558772000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 230285708750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 223365506000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  167466468750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1095660243250                       # Time in different power states
system.mem_ctrls_1.actEnergy              20013184380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10637259765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22825244820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2892485520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         130874680560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          99804031440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4447221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    498053619030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     85634258880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      64232560005                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           939430390020                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            528.460702                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1547184818500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5259948250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55456346000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 231959299250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 223006895000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  169768850000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1092221784000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3555346245                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3555346245                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          13472246                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.753680                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280304456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13473270                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.804486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1213656500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.753680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         307250996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        307250996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    208555889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208555889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71748567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71748567                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280304456                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280304456                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280304456                       # number of overall hits
system.cpu.dcache.overall_hits::total       280304456                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12743280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12743280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       729990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       729990                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     13473270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13473270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     13473270                       # number of overall misses
system.cpu.dcache.overall_misses::total      13473270                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 724018842000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 724018842000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  27638215500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27638215500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 751657057500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 751657057500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 751657057500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 751657057500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057584                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010072                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045862                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56815.736765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56815.736765                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37861.087823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37861.087823                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55788.762305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55788.762305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55788.762305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55788.762305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4236351                       # number of writebacks
system.cpu.dcache.writebacks::total           4236351                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12743280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12743280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       729990                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       729990                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     13473270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13473270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     13473270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13473270                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 711275562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 711275562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26908225500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26908225500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 738183787500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 738183787500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 738183787500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 738183787500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.057584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045862                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045862                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55815.736765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55815.736765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36861.087823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36861.087823                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54788.762305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54788.762305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54788.762305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54788.762305                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           5693450                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998597                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           671624366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5693578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            117.961740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          83201500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998597                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         683011522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        683011522                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    671624366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       671624366                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     671624366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        671624366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    671624366                       # number of overall hits
system.cpu.icache.overall_hits::total       671624366                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      5693578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5693578                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      5693578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5693578                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      5693578                       # number of overall misses
system.cpu.icache.overall_misses::total       5693578                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  74094309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  74094309500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  74094309500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  74094309500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  74094309500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  74094309500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008406                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008406                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13013.663728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13013.663728                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13013.663728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13013.663728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13013.663728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13013.663728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      5693450                       # number of writebacks
system.cpu.icache.writebacks::total           5693450                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      5693578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5693578                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      5693578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5693578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      5693578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5693578                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  68400731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  68400731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  68400731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  68400731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  68400731500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  68400731500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008406                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12013.663728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12013.663728                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12013.663728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12013.663728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12013.663728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12013.663728                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6356419                       # number of replacements
system.l2.tags.tagsinuse                 16325.623674                       # Cycle average of tags in use
system.l2.tags.total_refs                    31930247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6372803                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.010393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               14785128000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       55.603111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.212138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16255.808424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.992176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996437                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83037891                       # Number of tag accesses
system.l2.tags.data_accesses                 83037891                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4236351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4236351                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5693450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5693450                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             520883                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                520883                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         5692782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5692782                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6595971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6595971                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               5692782                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               7116854                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12809636                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              5692782                       # number of overall hits
system.l2.overall_hits::cpu.data              7116854                       # number of overall hits
system.l2.overall_hits::total                12809636                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           209107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              209107                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              796                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6147309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6147309                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 796                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6356416                       # number of demand (read+write) misses
system.l2.demand_misses::total                6357212                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                796                       # number of overall misses
system.l2.overall_misses::cpu.data            6356416                       # number of overall misses
system.l2.overall_misses::total               6357212                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20340668000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20340668000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74428500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74428500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 622896944500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 622896944500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74428500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  643237612500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     643312041000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74428500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 643237612500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    643312041000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4236351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4236351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5693450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5693450                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         729990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            729990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      5693578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5693578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12743280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12743280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           5693578                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          13473270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19166848                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          5693578                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         13473270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19166848                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.286452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.286452                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000140                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.482396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.482396                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000140                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.471780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.331677                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000140                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.471780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.331677                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 97273.969786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97273.969786                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93503.140704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93503.140704                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101328.393367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101328.393367                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93503.140704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101195.015005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101194.051889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93503.140704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101195.015005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101194.051889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1108650                       # number of writebacks
system.l2.writebacks::total                   1108650                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        29494                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         29494                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       209107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209107                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6147309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6147309                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6356416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6357212                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6356416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6357212                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18249598000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18249598000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 561423854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 561423854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 579673452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579739921000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 579673452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 579739921000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.286452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.482396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.482396                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.471780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.331677                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.471780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.331677                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 87273.969786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87273.969786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83503.140704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83503.140704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91328.393367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91328.393367                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83503.140704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91195.015005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91194.051889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83503.140704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91195.015005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91194.051889                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12697912                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6340700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6148105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1108650                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5232050                       # Transaction distribution
system.membus.trans_dist::ReadExReq            209107                       # Transaction distribution
system.membus.trans_dist::ReadExResp           209107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6148105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19055124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19055124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19055124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    477815168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    477815168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477815168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6357212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6357212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6357212                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17148748500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35436271500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38332544                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19165696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          45213                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        45213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1777673122500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18436858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5345001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5693450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14483664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           729990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          729990                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5693578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12743280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     17080606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     40418786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57499392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    728769792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1133415744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1862185536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6356419                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70953600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25523267                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001771                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042051                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25478054     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  45213      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25523267                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29096073000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8540367000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20209905000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
