

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon May 16 17:28:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        democode
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.690 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.752 us|  0.752 us|   95|   95|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_accum_loop  |       90|       90|         6|          -|          -|    15|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     61|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    332|     98|    -|
|Memory           |        0|   -|     96|     16|    -|
|Multiplexer      |        -|   -|      -|     76|    -|
|Register         |        -|   -|    182|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    610|    251|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_10s_32s_32_3_1_U2  |mul_10s_32s_32_3_1  |        0|   0|  166|  49|    0|
    |mul_32s_5ns_32_3_1_U1  |mul_32s_5ns_32_3_1  |        0|   0|  166|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  332|  98|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c  |        0|  32|   8|    0|    16|   32|     1|          512|
    |shift_reg_U      |shift_reg      |        0|  64|   8|    0|    16|   32|     1|          512|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0|  96|  16|    0|    32|   64|     2|         1024|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_2_fu_144_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln14_fu_129_p2   |         +|   0|  0|  13|           4|           2|
    |icmp_ln14_fu_123_p2  |      icmp|   0|  0|   9|           4|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  61|          40|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_1_reg_101       |   9|          2|   32|         64|
    |ap_NS_fsm           |  45|         11|    1|         11|
    |i_reg_90            |   9|          2|    4|          8|
    |shift_reg_address0  |  13|          3|    4|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  76|         18|   41|         95|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_1_reg_101               |  32|   0|   32|          0|
    |acc_reg_154                 |  32|   0|   32|          0|
    |add_ln14_reg_167            |   4|   0|    4|          0|
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |fir_int_int_c_load_reg_187  |  32|   0|   32|          0|
    |i_reg_90                    |   4|   0|    4|          0|
    |mul_ln17_reg_192            |  32|   0|   32|          0|
    |shift_reg_load_reg_182      |  32|   0|   32|          0|
    |zext_ln14_reg_159           |   4|   0|   64|         60|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 182|   0|  242|         60|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

