// Seed: 4108188396
module module_0 (
    id_1
);
  inout wire id_1;
  logic [7:0] id_2;
  always_comb begin : LABEL_0
    if (1) begin : LABEL_0
      id_1[1] <= 1;
    end
  end
  assign id_2[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  supply0 id_10;
  wire id_11;
  wire id_12, id_13;
  assign id_10 = id_1[1] - id_6;
  module_0 modCall_1 (id_1);
  wire id_14;
endmodule
