// Seed: 3633219526
`timescale 1 ps / 1 ps
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  logic id_3 = id_1 - id_0;
endmodule
