#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 17 12:24:24 2022
# Process ID: 60783
# Current directory: /home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.runs/synth_1
# Command line: vivado -log core_wb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source core_wb.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.runs/synth_1/core_wb.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.runs/synth_1/vivado.jou
# Running On: khyber, OS: Linux, CPU Frequency: 2192.541 MHz, CPU Physical cores: 32, Host memory: 540770 MB
#-----------------------------------------------------------
source core_wb.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.281 ; gain = 10.926 ; free physical = 1829 ; free virtual = 438071
Command: synth_design -top core_wb -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61820
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 2123 ; free virtual = 438561
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core_wb' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb.vhd:40]
INFO: [Synth 8-3491] module 'core_wb_adapter' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb_adapter.vhd:25' bound to instance 'wb_adapter0' of component 'core_wb_adapter' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'core_wb_adapter' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb_adapter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'core_wb_adapter' (1#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb_adapter.vhd:34]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'core' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:23' bound to instance 'core0' of component 'core' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb.vhd:53]
INFO: [Synth 8-638] synthesizing module 'core' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:42]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'fetch' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/fetch.vhd:26' bound to instance 'fetch0' of component 'fetch' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:68]
INFO: [Synth 8-638] synthesizing module 'fetch' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/fetch.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/fetch.vhd:37]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'decode' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/decode.vhd:26' bound to instance 'decode0' of component 'decode' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:87]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/decode.vhd:44]
	Parameter G_INTERRUPT bound to: 1 - type: bool 
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
	Parameter G_DEBUG bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_Pkg.vhd:399]
INFO: [Synth 8-3491] module 'gprf' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/gprf.vhd:25' bound to instance 'gprf0' of component 'gprf' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/decode.vhd:487]
INFO: [Synth 8-638] synthesizing module 'gprf' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/gprf.vhd:38]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dsram' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/dsram.vhd:23' bound to instance 'a' of component 'dsram' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/gprf.vhd:40]
INFO: [Synth 8-638] synthesizing module 'dsram' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/dsram.vhd:40]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsram' (3#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/dsram.vhd:40]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dsram' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/dsram.vhd:23' bound to instance 'b' of component 'dsram' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/gprf.vhd:56]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dsram' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/dsram.vhd:23' bound to instance 'd' of component 'dsram' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/gprf.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'gprf' (4#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/gprf.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'decode' (5#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/decode.vhd:44]
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'execute' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/execute.vhd:26' bound to instance 'execute0' of component 'execute' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:124]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/execute.vhd:41]
	Parameter G_USE_HW_MUL bound to: 1 - type: bool 
	Parameter G_USE_BARREL bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_Pkg.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'execute' (6#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/execute.vhd:41]
INFO: [Synth 8-3491] module 'mem' declared at '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/mem.vhd:32' bound to instance 'mem0' of component 'mem' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mem' [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/mem.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_Pkg.vhd:432]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_Pkg.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'mem' (7#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/mem.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'core' (8#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'core_wb' (9#1) [/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.srcs/sources_1/imports/core/core_wb.vhd:40]
WARNING: [Synth 8-7129] Port wb_i[int_i] in module core_wb_adapter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1477 ; free virtual = 437945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1442 ; free virtual = 437923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1861 ; free virtual = 438343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2195 ; free virtual = 438694
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   34 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 3     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 30    
	   3 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 9     
	   7 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 74    
	   6 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP multiply, operation Mode is: A*B.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: Generating DSP multiply, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: Generating DSP multiply, operation Mode is: A*B.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: Generating DSP multiply, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiply is absorbed into DSP multiply.
DSP Report: operator multiply is absorbed into DSP multiply.
WARNING: [Synth 8-7129] Port wb_i[int_i] in module core_wb_adapter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 3144 ; free virtual = 439808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|core0       | decode0/gprf0/a/ram_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|core0       | decode0/gprf0/b/ram_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|core0       | decode0/gprf0/d/ram_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|execute     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2899 ; free virtual = 439570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|core0       | decode0/gprf0/a/ram_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|core0       | decode0/gprf0/b/ram_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|core0       | decode0/gprf0/d/ram_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core0/decode0/gprf0/a/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core0/decode0/gprf0/b/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core0/decode0/gprf0/d/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2449 ; free virtual = 439127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1624 ; free virtual = 438825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1623 ; free virtual = 438824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1595 ; free virtual = 438822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1571 ; free virtual = 438817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1551 ; free virtual = 438821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1546 ; free virtual = 438817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |DSP48E1  |     3|
|4     |LUT1     |    72|
|5     |LUT2     |    93|
|6     |LUT3     |   219|
|7     |LUT4     |   131|
|8     |LUT5     |   245|
|9     |LUT6     |   532|
|10    |MUXF7    |    34|
|11    |RAMB18E1 |     3|
|12    |FDRE     |   374|
|13    |IBUF     |    68|
|14    |OBUF     |    88|
+------+---------+------+

Report Instance Areas: 
+------+--------------+----------------+------+
|      |Instance      |Module          |Cells |
+------+--------------+----------------+------+
|1     |top           |                |  1880|
|2     |  core0       |core            |  1654|
|3     |    decode0   |decode          |  1124|
|4     |      gprf0   |gprf            |   724|
|5     |        a     |dsram           |   468|
|6     |        b     |dsram_0         |   193|
|7     |        d     |dsram_1         |    63|
|8     |    execute0  |execute         |   261|
|9     |    fetch0    |fetch           |    33|
|10    |    mem0      |mem             |   236|
|11    |  wb_adapter0 |core_wb_adapter |    69|
+------+--------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1544 ; free virtual = 438816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1538 ; free virtual = 438814
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1542 ; free virtual = 438818
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 1480 ; free virtual = 438864
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 1870 ; free virtual = 439715
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 87ea0c93
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 2095 ; free virtual = 439921
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/mblite/project_1/project_1.runs/synth_1/core_wb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file core_wb_utilization_synth.rpt -pb core_wb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 12:26:38 2022...
