Protel Design System Design Rule Check
PCB File : F:\tuanphong\tai lieu a Quang\Schematic\PCB1.PcbDoc
Date     : 12/12/2021
Time     : 4:16:21 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Zero hole size multi-layer pad(s) detected
   Pad PT6-1(160mil,1527mil) on Multi-Layer on Net +VIN
   Pad PT8-1(2374mil,757mil) on Multi-Layer on Net MCU_3V3
   Pad PT7-1(2463mil,166mil) on Multi-Layer on Net BAT+
   Pad PT10-1(2216mil,766mil) on Multi-Layer on Net AD0
   Pad PT9-1(519mil,705mil) on Multi-Layer on Net GPS_3V3
   Pad PT5-1(779mil,672mil) on Multi-Layer on Net VBAT
   Pad PT4-1(1696mil,1593mil) on Multi-Layer on Net AD0
   Pad PT3-1(984mil,579mil) on Multi-Layer on Net AD0
   Pad PT2-1(216mil,146mil) on Multi-Layer on Net BAT+
   Pad PT1-1(3643mil,1744mil) on Multi-Layer on Net VBAT_SIM

WARNING: Multilayer Pads with 0 size Hole found
   Pad PT6-1(160mil,1527mil) on Multi-Layer
   Pad PT8-1(2374mil,757mil) on Multi-Layer
   Pad PT7-1(2463mil,166mil) on Multi-Layer
   Pad PT10-1(2216mil,766mil) on Multi-Layer
   Pad PT9-1(519mil,705mil) on Multi-Layer
   Pad PT5-1(779mil,672mil) on Multi-Layer
   Pad PT4-1(1696mil,1593mil) on Multi-Layer
   Pad PT3-1(984mil,579mil) on Multi-Layer
   Pad PT2-1(216mil,146mil) on Multi-Layer
   Pad PT1-1(3643mil,1744mil) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Arc (1277.48mil,1684.961mil) on Top Overlay And Pad U2-1(1224.331mil,1684.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.855mil < 10mil) Between Arc (547.134mil,737.134mil) on Top Overlay And Pad PT9-1(519mil,705mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(2165.094mil,905.945mil) on Top Layer And Text "PT10" (2192mil,830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-1(2165.094mil,905.945mil) on Top Layer And Track (2130.228mil,883.157mil)(2130.228mil,937.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C10-1(2165.094mil,905.945mil) on Top Layer And Track (2130.228mil,937.716mil)(2200.228mil,937.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(2165.094mil,905.945mil) on Top Layer And Track (2138.094mil,859.551mil)(2138.094mil,877.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(2165.094mil,905.945mil) on Top Layer And Track (2192.094mil,859.551mil)(2192.094mil,877.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-1(2165.094mil,905.945mil) on Top Layer And Track (2200.228mil,883.157mil)(2200.228mil,937.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Text "C9" (2136.228mil,763.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Text "PT10" (2192mil,830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Track (2130.228mil,799.716mil)(2130.228mil,852.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Track (2130.228mil,799.716mil)(2200.228mil,799.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Track (2138.094mil,859.551mil)(2138.094mil,877.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Track (2192.094mil,859.551mil)(2192.094mil,877.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-2(2165.094mil,831.142mil) on Top Layer And Track (2200.228mil,799.716mil)(2200.228mil,852.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-1(3260.094mil,1246.386mil) on Top Layer And Track (3225.228mil,1223.598mil)(3225.228mil,1278.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C11-1(3260.094mil,1246.386mil) on Top Layer And Track (3225.228mil,1278.158mil)(3295.228mil,1278.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(3260.094mil,1246.386mil) on Top Layer And Track (3233.094mil,1199.992mil)(3233.094mil,1217.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(3260.094mil,1246.386mil) on Top Layer And Track (3287.094mil,1199.992mil)(3287.094mil,1217.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-1(3260.094mil,1246.386mil) on Top Layer And Track (3295.228mil,1223.598mil)(3295.228mil,1278.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-2(3260.094mil,1171.583mil) on Top Layer And Track (3225.228mil,1140.158mil)(3225.228mil,1193.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C11-2(3260.094mil,1171.583mil) on Top Layer And Track (3225.228mil,1140.158mil)(3295.228mil,1140.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(3260.094mil,1171.583mil) on Top Layer And Track (3233.094mil,1199.992mil)(3233.094mil,1217.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(3260.094mil,1171.583mil) on Top Layer And Track (3287.094mil,1199.992mil)(3287.094mil,1217.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-2(3260.094mil,1171.583mil) on Top Layer And Track (3295.228mil,1140.158mil)(3295.228mil,1193.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Text "C3" (2412.228mil,1089.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,1050.134mil)(2406.228mil,1120.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,1050.134mil)(2459.157mil,1050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,1055.134mil)(2459.157mil,1055.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.2mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,1115.134mil)(2406.228mil,1185.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,1115.134mil)(2459.157mil,1115.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,1120.134mil)(2459.157mil,1120.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.28mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2406.228mil,985.134mil)(2406.228mil,1055.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.986mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2466.063mil,1047.268mil)(2484.063mil,1047.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2466.063mil,1058.268mil)(2484.063mil,1058.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2466.063mil,1112.268mil)(2484.063mil,1112.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.986mil < 10mil) Between Pad C1-2(2437.653mil,1085.268mil) on Top Layer And Track (2466.063mil,1123.268mil)(2484.063mil,1123.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C12-1(2568.094mil,802.299mil) on Top Layer And Track (2533.228mil,779.512mil)(2533.228mil,834.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C12-1(2568.094mil,802.299mil) on Top Layer And Track (2533.228mil,834.071mil)(2603.228mil,834.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C12-1(2568.094mil,802.299mil) on Top Layer And Track (2541.094mil,755.905mil)(2541.094mil,773.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C12-1(2568.094mil,802.299mil) on Top Layer And Track (2595.094mil,755.905mil)(2595.094mil,773.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C12-1(2568.094mil,802.299mil) on Top Layer And Track (2603.228mil,779.512mil)(2603.228mil,834.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C12-2(2568.094mil,727.496mil) on Top Layer And Track (2533.228mil,696.071mil)(2533.228mil,749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C12-2(2568.094mil,727.496mil) on Top Layer And Track (2533.228mil,696.071mil)(2603.228mil,696.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C12-2(2568.094mil,727.496mil) on Top Layer And Track (2541.094mil,755.905mil)(2541.094mil,773.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C12-2(2568.094mil,727.496mil) on Top Layer And Track (2595.094mil,755.905mil)(2595.094mil,773.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C12-2(2568.094mil,727.496mil) on Top Layer And Track (2603.228mil,696.071mil)(2603.228mil,749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-1(1663.866mil,1195.362mil) on Top Layer And Track (1629mil,1172.575mil)(1629mil,1227.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C13-1(1663.866mil,1195.362mil) on Top Layer And Track (1629mil,1227.134mil)(1699mil,1227.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(1663.866mil,1195.362mil) on Top Layer And Track (1636.866mil,1148.968mil)(1636.866mil,1166.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(1663.866mil,1195.362mil) on Top Layer And Track (1690.866mil,1148.968mil)(1690.866mil,1166.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-1(1663.866mil,1195.362mil) on Top Layer And Track (1699mil,1172.575mil)(1699mil,1227.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(1002mil,1745.106mil) on Top Layer And Track (915.386mil,1760.854mil)(1088.614mil,1760.854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-1(402mil,1309.173mil) on Top Layer And Track (315.386mil,1324.921mil)(488.614mil,1324.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C16-1(764.866mil,1703.228mil) on Top Layer And Track (730mil,1680.441mil)(730mil,1735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C16-1(764.866mil,1703.228mil) on Top Layer And Track (730mil,1735mil)(800mil,1735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C16-1(764.866mil,1703.228mil) on Top Layer And Track (737.866mil,1656.835mil)(737.866mil,1674.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C16-1(764.866mil,1703.228mil) on Top Layer And Track (791.866mil,1656.835mil)(791.866mil,1674.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C16-1(764.866mil,1703.228mil) on Top Layer And Track (800mil,1680.441mil)(800mil,1735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C16-2(764.866mil,1628.425mil) on Top Layer And Track (730mil,1597mil)(730mil,1649.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C16-2(764.866mil,1628.425mil) on Top Layer And Track (730mil,1597mil)(800mil,1597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C16-2(764.866mil,1628.425mil) on Top Layer And Track (737.866mil,1656.835mil)(737.866mil,1674.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C16-2(764.866mil,1628.425mil) on Top Layer And Track (791.866mil,1656.835mil)(791.866mil,1674.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C16-2(764.866mil,1628.425mil) on Top Layer And Track (800mil,1597mil)(800mil,1649.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C18-1(604.772mil,1108.866mil) on Top Layer And Track (573mil,1074mil)(573mil,1144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C18-1(604.772mil,1108.866mil) on Top Layer And Track (573mil,1074mil)(627.559mil,1074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C18-1(604.772mil,1108.866mil) on Top Layer And Track (573mil,1144mil)(627.559mil,1144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C18-1(604.772mil,1108.866mil) on Top Layer And Track (633.165mil,1081.866mil)(651.165mil,1081.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C18-1(604.772mil,1108.866mil) on Top Layer And Track (633.165mil,1135.866mil)(651.165mil,1135.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Text "C20" (824mil,880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Text "R17" (824mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (877.835mil,854.134mil)(895.835mil,854.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (877.835mil,908.134mil)(895.835mil,908.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (901.441mil,846mil)(956mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (901.441mil,846mil)(956mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (901.441mil,916mil)(956mil,916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (956mil,776mil)(956mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C19-1(924.228mil,881.134mil) on Top Layer And Track (956mil,846mil)(956mil,916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Text "C20" (824mil,880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Text "R17" (824mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.938mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (818mil,776mil)(818mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (818mil,846mil)(818mil,916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (818mil,846mil)(870.929mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (818mil,846mil)(870.929mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (818mil,916mil)(870.929mil,916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (877.835mil,854.134mil)(895.835mil,854.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C19-2(849.425mil,881.134mil) on Top Layer And Track (877.835mil,908.134mil)(895.835mil,908.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Text "C22" (1196mil,853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Track (1250.165mil,832.866mil)(1268.165mil,832.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Track (1250.165mil,886.866mil)(1268.165mil,886.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.37mil < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Track (1275.071mil,819mil)(1328mil,819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Track (1275.071mil,825mil)(1328mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Track (1275.071mil,895mil)(1328mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C21-2(1296.575mil,859.866mil) on Top Layer And Track (1328mil,825mil)(1328mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Text "C1" (2412.228mil,1154.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Text "C3" (2412.228mil,1089.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.28mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.228mil,1050.134mil)(2406.228mil,1120.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.228mil,1115.134mil)(2406.228mil,1185.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.228mil,1115.134mil)(2459.157mil,1115.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.228mil,1120.134mil)(2459.157mil,1120.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.228mil,1185.134mil)(2459.157mil,1185.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.797mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.433mil,1182.134mil)(2406.433mil,1253.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.37mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2406.433mil,1182.134mil)(2459.26mil,1182.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.986mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2466.063mil,1112.268mil)(2484.063mil,1112.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2466.063mil,1123.268mil)(2484.063mil,1123.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C2-2(2437.653mil,1150.268mil) on Top Layer And Track (2466.063mil,1177.268mil)(2484.063mil,1177.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C22-1(1221.772mil,783.866mil) on Top Layer And Track (1190mil,749mil)(1190mil,819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C22-1(1221.772mil,783.866mil) on Top Layer And Track (1190mil,749mil)(1244.559mil,749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C22-1(1221.772mil,783.866mil) on Top Layer And Track (1190mil,819mil)(1244.559mil,819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.638mil < 10mil) Between Pad C22-1(1221.772mil,783.866mil) on Top Layer And Track (1190mil,825mil)(1244.559mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C22-1(1221.772mil,783.866mil) on Top Layer And Track (1250.165mil,756.866mil)(1268.165mil,756.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C22-1(1221.772mil,783.866mil) on Top Layer And Track (1250.165mil,810.866mil)(1268.165mil,810.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C22-2(1296.575mil,783.866mil) on Top Layer And Track (1250.165mil,756.866mil)(1268.165mil,756.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C22-2(1296.575mil,783.866mil) on Top Layer And Track (1250.165mil,810.866mil)(1268.165mil,810.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C22-2(1296.575mil,783.866mil) on Top Layer And Track (1275.071mil,749mil)(1328mil,749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C22-2(1296.575mil,783.866mil) on Top Layer And Track (1275.071mil,819mil)(1328mil,819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.638mil < 10mil) Between Pad C22-2(1296.575mil,783.866mil) on Top Layer And Track (1275.071mil,825mil)(1328mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C22-2(1296.575mil,783.866mil) on Top Layer And Track (1328mil,749mil)(1328mil,819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C23-1(2332.228mil,245.134mil) on Top Layer And Track (2285.835mil,218.134mil)(2303.835mil,218.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C23-1(2332.228mil,245.134mil) on Top Layer And Track (2285.835mil,272.134mil)(2303.835mil,272.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C23-1(2332.228mil,245.134mil) on Top Layer And Track (2309.441mil,210mil)(2364mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C23-1(2332.228mil,245.134mil) on Top Layer And Track (2309.441mil,280mil)(2364mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C23-1(2332.228mil,245.134mil) on Top Layer And Track (2364mil,210mil)(2364mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C23-2(2257.425mil,245.134mil) on Top Layer And Track (2226mil,210mil)(2226mil,280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(2257.425mil,352.634mil) on Top Layer And Text "C23" (2232mil,314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C24-2(2257.425mil,352.634mil) on Top Layer And Track (2226mil,317.5mil)(2226mil,387.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C24-2(2257.425mil,352.634mil) on Top Layer And Track (2226mil,317.5mil)(2278.929mil,317.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C24-2(2257.425mil,352.634mil) on Top Layer And Track (2226mil,387.5mil)(2278.929mil,387.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C24-2(2257.425mil,352.634mil) on Top Layer And Track (2285.835mil,325.634mil)(2303.835mil,325.634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C24-2(2257.425mil,352.634mil) on Top Layer And Track (2285.835mil,379.634mil)(2303.835mil,379.634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C25-2(983.134mil,472.472mil) on Top Layer And Track (1010.134mil,426.063mil)(1010.134mil,444.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C25-2(983.134mil,472.472mil) on Top Layer And Track (1018mil,450.968mil)(1018mil,503.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C25-2(983.134mil,472.472mil) on Top Layer And Track (948mil,450.968mil)(948mil,503.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C25-2(983.134mil,472.472mil) on Top Layer And Track (948mil,503.898mil)(1018mil,503.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C25-2(983.134mil,472.472mil) on Top Layer And Track (956.134mil,426.063mil)(956.134mil,444.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Text "C27" (597mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (650.937mil,845.394mil)(668.937mil,845.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.986mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (651.165mil,769.866mil)(669.165mil,769.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (651.165mil,780.866mil)(669.165mil,780.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (651.165mil,834.866mil)(669.165mil,834.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (674.543mil,837mil)(729mil,837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (676.071mil,773mil)(729mil,773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (676.071mil,778mil)(729mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (676.071mil,843mil)(729mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.2mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (729mil,708mil)(729mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (729mil,773mil)(729mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.024mil < 10mil) Between Pad C26-2(697.575mil,807.866mil) on Top Layer And Track (729mil,837mil)(729mil,908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Text "PT9" (495mil,769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (591mil,708mil)(591mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (591mil,708mil)(645.559mil,708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.61mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (591mil,773mil)(591mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.61mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (591mil,773mil)(645.559mil,773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (591mil,778mil)(645.559mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (651.165mil,715.866mil)(669.165mil,715.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (651.165mil,769.866mil)(669.165mil,769.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.98mil < 10mil) Between Pad C27-1(622.772mil,742.866mil) on Top Layer And Track (651.165mil,780.866mil)(669.165mil,780.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (651.165mil,715.866mil)(669.165mil,715.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (651.165mil,769.866mil)(669.165mil,769.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.986mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (651.165mil,780.866mil)(669.165mil,780.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (676.071mil,708mil)(729mil,708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (676.071mil,773mil)(729mil,773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (676.071mil,778mil)(729mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (729mil,708mil)(729mil,778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.28mil < 10mil) Between Pad C27-2(697.575mil,742.866mil) on Top Layer And Track (729mil,773mil)(729mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Text "C29" (242mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.203mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (236mil,741mil)(236mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.37mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (236mil,811mil)(290.559mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (236mil,814mil)(236mil,884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (236mil,814mil)(290.559mil,814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (236mil,884mil)(290.559mil,884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (296.165mil,821.866mil)(314.165mil,821.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C28-1(267.772mil,848.866mil) on Top Layer And Track (296.165mil,875.866mil)(314.165mil,875.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Text "C29" (242mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (296.165mil,821.866mil)(314.165mil,821.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (296.165mil,875.866mil)(314.165mil,875.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.37mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (321.071mil,811mil)(374mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (321.071mil,814mil)(374mil,814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (321.071mil,884mil)(374mil,884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.991mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (374mil,741mil)(374mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C28-2(342.575mil,848.866mil) on Top Layer And Track (374mil,814mil)(374mil,884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (236mil,741mil)(236mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (236mil,741mil)(290.559mil,741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (236mil,811mil)(290.559mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (236mil,814mil)(236mil,884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (236mil,814mil)(290.559mil,814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (296.165mil,748.866mil)(314.165mil,748.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C29-1(267.772mil,775.866mil) on Top Layer And Track (296.165mil,802.866mil)(314.165mil,802.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (296.165mil,748.866mil)(314.165mil,748.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (296.165mil,802.866mil)(314.165mil,802.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (321.071mil,741mil)(374mil,741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (321.071mil,811mil)(374mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (321.071mil,814mil)(374mil,814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (374mil,741mil)(374mil,811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.205mil < 10mil) Between Pad C29-2(342.575mil,775.866mil) on Top Layer And Track (374mil,814mil)(374mil,884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2466.063mil,1047.268mil)(2484.063mil,1047.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.98mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2466.063mil,1058.268mil)(2484.063mil,1058.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2466.063mil,993.268mil)(2484.063mil,993.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2489.669mil,1050.134mil)(2544.228mil,1050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2489.669mil,1055.134mil)(2544.228mil,1055.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2489.669mil,985.134mil)(2544.228mil,985.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.533mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2544.228mil,1050.134mil)(2544.228mil,1120.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C3-1(2512.457mil,1020.268mil) on Top Layer And Track (2544.228mil,985.134mil)(2544.228mil,1055.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.2mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2406.228mil,1050.134mil)(2406.228mil,1120.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2406.228mil,1050.134mil)(2459.157mil,1050.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2406.228mil,1055.134mil)(2459.157mil,1055.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2406.228mil,985.134mil)(2406.228mil,1055.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2406.228mil,985.134mil)(2459.157mil,985.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2466.063mil,1047.268mil)(2484.063mil,1047.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.986mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2466.063mil,1058.268mil)(2484.063mil,1058.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(2437.653mil,1020.268mil) on Top Layer And Track (2466.063mil,993.268mil)(2484.063mil,993.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1751.228mil,1125.134mil)(1751.228mil,1195.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1751.228mil,1125.134mil)(1804.158mil,1125.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1751.228mil,1195.134mil)(1804.158mil,1195.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.797mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1751.433mil,1192.134mil)(1751.433mil,1263.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.37mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1751.433mil,1192.134mil)(1804.26mil,1192.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1811.063mil,1133.268mil)(1829.063mil,1133.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(1782.653mil,1160.268mil) on Top Layer And Track (1811.063mil,1187.268mil)(1829.063mil,1187.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.46mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Text "C13" (1635mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Text "C6" (1757.228mil,1364.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Text "R5" (1757.228mil,1297.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.533mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1751.228mil,1260.134mil)(1751.228mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1751.228mil,1325.134mil)(1751.228mil,1395.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1751.228mil,1325.134mil)(1805.787mil,1325.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1751.228mil,1330.134mil)(1804.158mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1751.228mil,1395.134mil)(1805.787mil,1395.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.6mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1811.063mil,1322.268mil)(1829.063mil,1322.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1811.394mil,1333mil)(1829.394mil,1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(1783mil,1360mil) on Top Layer And Track (1811.394mil,1387mil)(1829.394mil,1387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Text "C6" (1757.228mil,1364.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Text "R5" (1757.228mil,1297.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.888mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1811.063mil,1322.268mil)(1829.063mil,1322.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1811.394mil,1333mil)(1829.394mil,1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1811.394mil,1387mil)(1829.394mil,1387mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1834.669mil,1330.134mil)(1889.228mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1836.299mil,1325.134mil)(1889.228mil,1325.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1836.299mil,1395.134mil)(1889.228mil,1395.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.2mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1889.228mil,1260.134mil)(1889.228mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C5-2(1857.803mil,1360mil) on Top Layer And Track (1889.228mil,1325.134mil)(1889.228mil,1395.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Text "C13" (1635mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Text "C4" (1757.228mil,1229.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Text "R5" (1757.228mil,1297.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.228mil,1260.134mil)(1751.228mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.228mil,1260.134mil)(1804.158mil,1260.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.2mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.228mil,1325.134mil)(1751.228mil,1395.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.228mil,1325.134mil)(1805.787mil,1325.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.228mil,1330.134mil)(1804.158mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.932mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.433mil,1192.134mil)(1751.433mil,1263.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.638mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1751.433mil,1263.134mil)(1804.26mil,1263.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1811.063mil,1268.268mil)(1829.063mil,1268.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1811.063mil,1322.268mil)(1829.063mil,1322.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.888mil < 10mil) Between Pad C6-2(1782.653mil,1295.268mil) on Top Layer And Track (1811.394mil,1333mil)(1829.394mil,1333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Text "C2" (2412.228mil,1219.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Text "R1" (2412.228mil,1287.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2466.063mil,1258.268mil)(2484.063mil,1258.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2466.063mil,1312.268mil)(2484.063mil,1312.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2489.669mil,1250.134mil)(2544.228mil,1250.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2489.669mil,1320.134mil)(2544.228mil,1320.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2489.669mil,1320.134mil)(2544.228mil,1320.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.638mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2489.772mil,1253.134mil)(2544.228mil,1253.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.409mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2544.228mil,1182.134mil)(2544.228mil,1253.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2544.228mil,1250.134mil)(2544.228mil,1320.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.009mil < 10mil) Between Pad C8-1(2512.457mil,1285.268mil) on Top Layer And Track (2544.228mil,1320.134mil)(2544.228mil,1390.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.009mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Text "C2" (2412.228mil,1219.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Text "R1" (2412.228mil,1287.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.228mil,1250.134mil)(2406.228mil,1320.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.228mil,1250.134mil)(2459.157mil,1250.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.753mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.228mil,1320.134mil)(2406.228mil,1390.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.228mil,1320.134mil)(2459.157mil,1320.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.228mil,1320.134mil)(2459.157mil,1320.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.932mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.433mil,1182.134mil)(2406.433mil,1253.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.638mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2406.433mil,1253.134mil)(2459.26mil,1253.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2466.063mil,1258.268mil)(2484.063mil,1258.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2437.653mil,1285.268mil) on Top Layer And Track (2466.063mil,1312.268mil)(2484.063mil,1312.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-1(2165.362mil,622.906mil) on Top Layer And Track (2130.228mil,591.134mil)(2130.228mil,645.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C9-1(2165.362mil,622.906mil) on Top Layer And Track (2130.228mil,591.134mil)(2200.228mil,591.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2165.362mil,622.906mil) on Top Layer And Track (2138.362mil,651.299mil)(2138.362mil,669.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2165.362mil,622.906mil) on Top Layer And Track (2192.362mil,651.299mil)(2192.362mil,669.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-1(2165.362mil,622.906mil) on Top Layer And Track (2200.228mil,591.134mil)(2200.228mil,645.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-2(2165.362mil,697.709mil) on Top Layer And Track (2130.228mil,676.205mil)(2130.228mil,729.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C9-2(2165.362mil,697.709mil) on Top Layer And Track (2130.228mil,729.134mil)(2200.228mil,729.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(2165.362mil,697.709mil) on Top Layer And Track (2138.362mil,651.299mil)(2138.362mil,669.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(2165.362mil,697.709mil) on Top Layer And Track (2192.362mil,651.299mil)(2192.362mil,669.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(2165.362mil,697.709mil) on Top Layer And Track (2200.228mil,676.205mil)(2200.228mil,729.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(786.803mil,1501mil) on Top Layer And Text "C17" (758mil,1432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(658mil,1610.055mil) on Top Layer And Text "D1" (598mil,1594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-1(1940.228mil,624.661mil) on Top Layer And Text "R7" (1922.228mil,602.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-1(1940.228mil,624.661mil) on Top Layer And Track (1911.291mil,660.488mil)(2119.165mil,660.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(1990.228mil,624.661mil) on Top Layer And Text "R7" (1922.228mil,602.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(1990.228mil,624.661mil) on Top Layer And Track (1911.291mil,660.488mil)(2119.165mil,660.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.902mil < 10mil) Between Pad IC1-3(2040.228mil,624.661mil) on Top Layer And Text "R7" (1922.228mil,602.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(2040.228mil,624.661mil) on Top Layer And Track (1911.291mil,660.488mil)(2119.165mil,660.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(2090.228mil,624.661mil) on Top Layer And Track (1911.291mil,660.488mil)(2119.165mil,660.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-5(2090.228mil,904.189mil) on Top Layer And Track (1911.291mil,868.362mil)(2119.165mil,868.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-6(2040.228mil,904.189mil) on Top Layer And Track (1911.291mil,868.362mil)(2119.165mil,868.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-7(1990.228mil,904.189mil) on Top Layer And Track (1911.291mil,868.362mil)(2119.165mil,868.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.028mil < 10mil) Between Pad IC4-1(547.134mil,770.598mil) on Top Layer And Text "PT9" (495mil,769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.028mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-2(547.134mil,808mil) on Top Layer And Text "PT9" (495mil,769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-3(547.134mil,845.402mil) on Top Layer And Text "PT9" (495mil,769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad JP1-1(3465.228mil,1603.134mil) on Multi-Layer And Track (2713.228mil,1546.134mil)(3521.228mil,1546.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.485mil < 10mil) Between Pad JP1-6(2965.228mil,1603.134mil) on Multi-Layer And Track (2713.228mil,1546.134mil)(3521.228mil,1546.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.485mil < 10mil) Between Pad JP1-7(2865.228mil,1603.134mil) on Multi-Layer And Track (2713.228mil,1546.134mil)(3521.228mil,1546.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.485mil < 10mil) Between Pad JP1-8(2765.228mil,1603.134mil) on Multi-Layer And Track (2713.228mil,1546.134mil)(3521.228mil,1546.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(2832mil,260mil) on Top Layer And Track (2832mil,225mil)(2832mil,230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(2832mil,260mil) on Top Layer And Track (2832mil,225mil)(2922mil,225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(2832mil,260mil) on Top Layer And Track (2832mil,290mil)(2832mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(2832mil,260mil) on Top Layer And Track (2832mil,295mil)(2922mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(2922mil,260mil) on Top Layer And Track (2832mil,225mil)(2922mil,225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(2922mil,260mil) on Top Layer And Track (2832mil,295mil)(2922mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(2922mil,260mil) on Top Layer And Track (2922mil,225mil)(2922mil,230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(2922mil,260mil) on Top Layer And Track (2922mil,290mil)(2922mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(2829mil,343.937mil) on Top Layer And Text "L1" (2813mil,327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(2829mil,343.937mil) on Top Layer And Track (2829mil,308.937mil)(2829mil,313.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(2829mil,343.937mil) on Top Layer And Track (2829mil,308.937mil)(2919mil,308.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(2829mil,343.937mil) on Top Layer And Track (2829mil,373.937mil)(2829mil,378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(2829mil,343.937mil) on Top Layer And Track (2829mil,378.937mil)(2919mil,378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(2919mil,343.937mil) on Top Layer And Text "L1" (2813mil,327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(2919mil,343.937mil) on Top Layer And Track (2829mil,308.937mil)(2919mil,308.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(2919mil,343.937mil) on Top Layer And Track (2829mil,378.937mil)(2919mil,378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(2919mil,343.937mil) on Top Layer And Track (2919mil,308.937mil)(2919mil,313.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(2919mil,343.937mil) on Top Layer And Track (2919mil,373.937mil)(2919mil,378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.519mil < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Text "L1" (2813mil,327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Text "L2" (2810mil,411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Text "R16" (2681mil,453mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Track (2828mil,392mil)(2828mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Track (2828mil,392mil)(2918mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Track (2828mil,457mil)(2828mil,462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2828mil,427mil) on Top Layer And Track (2828mil,462mil)(2918mil,462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-2(2918mil,427mil) on Top Layer And Text "L2" (2810mil,411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(2918mil,427mil) on Top Layer And Track (2828mil,392mil)(2918mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(2918mil,427mil) on Top Layer And Track (2828mil,462mil)(2918mil,462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(2918mil,427mil) on Top Layer And Track (2918mil,392mil)(2918mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(2918mil,427mil) on Top Layer And Track (2918mil,457mil)(2918mil,462mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-1(598.063mil,1295mil) on Top Layer And Text "R14" (579mil,1273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-1(598.063mil,1295mil) on Top Layer And Track (598.063mil,1260mil)(598.063mil,1265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-1(598.063mil,1295mil) on Top Layer And Track (598.063mil,1260mil)(688.063mil,1260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-1(598.063mil,1295mil) on Top Layer And Track (598.063mil,1325mil)(598.063mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-1(598.063mil,1295mil) on Top Layer And Track (598.063mil,1330mil)(688.063mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad PT10-1(2216mil,766mil) on Multi-Layer And Text "C9" (2136.228mil,763.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.158mil < 10mil) Between Pad PT10-1(2216mil,766mil) on Multi-Layer And Track (2130.228mil,729.134mil)(2200.228mil,729.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.281mil < 10mil) Between Pad PT10-1(2216mil,766mil) on Multi-Layer And Track (2130.228mil,799.716mil)(2200.228mil,799.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.158mil < 10mil) Between Pad PT10-1(2216mil,766mil) on Multi-Layer And Track (2200.228mil,676.205mil)(2200.228mil,729.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.158mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.281mil < 10mil) Between Pad PT10-1(2216mil,766mil) on Multi-Layer And Track (2200.228mil,799.716mil)(2200.228mil,852.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad PT1-1(3643mil,1744mil) on Multi-Layer And Text "JP2" (3593mil,1709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad PT9-1(519mil,705mil) on Multi-Layer And Track (473.315mil,746.976mil)(512.685mil,746.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.512mil < 10mil) Between Pad PT9-1(519mil,705mil) on Multi-Layer And Track (512.685mil,746.976mil)(512.685mil,869.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(3102.89mil,1160.968mil) on Top Layer And Text "R9" (2989mil,1166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.331mil < 10mil) Between Pad Q1-1(3102.89mil,1160.968mil) on Top Layer And Track (3068.071mil,1132mil)(3120.898mil,1132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad Q1-1(3102.89mil,1160.968mil) on Top Layer And Track (3120.898mil,1061mil)(3120.898mil,1132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(2796.228mil,854.134mil) on Top Layer And Text "R11" (2624.228mil,868.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(3139.929mil,754.134mil) on Top Layer And Text "R4" (2963mil,494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(3139.929mil,754.134mil) on Top Layer And Track (2891.898mil,579.134mil)(2988.354mil,579.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(3139.929mil,754.134mil) on Top Layer And Track (2891.898mil,929.134mil)(2988.354mil,929.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3011.622mil,1172.032mil) on Top Layer And Text "R9" (2989mil,1166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-1(3011.622mil,1172.032mil) on Top Layer And Track (2976.228mil,1140.362mil)(2976.228mil,1194.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(3011.622mil,1172.032mil) on Top Layer And Track (2976.228mil,1140.362mil)(3047.228mil,1140.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(3011.622mil,1172.032mil) on Top Layer And Track (2984.622mil,1200.425mil)(2984.622mil,1218.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(3011.622mil,1172.032mil) on Top Layer And Track (3038.622mil,1200.425mil)(3038.622mil,1218.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(3011.622mil,1172.032mil) on Top Layer And Track (3047.228mil,1140.362mil)(3047.228mil,1194.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3011.622mil,1246.835mil) on Top Layer And Text "R9" (2989mil,1166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-2(3011.622mil,1246.835mil) on Top Layer And Track (2976.228mil,1225.331mil)(2976.228mil,1278.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R10-2(3011.622mil,1246.835mil) on Top Layer And Track (2976.228mil,1278.158mil)(3047.228mil,1278.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R10-2(3011.622mil,1246.835mil) on Top Layer And Track (2984.622mil,1200.425mil)(2984.622mil,1218.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R10-2(3011.622mil,1246.835mil) on Top Layer And Track (3038.622mil,1200.425mil)(3038.622mil,1218.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-2(3011.622mil,1246.835mil) on Top Layer And Track (3047.228mil,1225.331mil)(3047.228mil,1278.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(2654.197mil,802.197mil) on Top Layer And Track (2618.59mil,779.409mil)(2618.59mil,833.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(2654.197mil,802.197mil) on Top Layer And Track (2618.59mil,833.866mil)(2689.59mil,833.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(2654.197mil,802.197mil) on Top Layer And Track (2627.197mil,755.803mil)(2627.197mil,773.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(2654.197mil,802.197mil) on Top Layer And Track (2681.197mil,755.803mil)(2681.197mil,773.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-1(2654.197mil,802.197mil) on Top Layer And Track (2689.59mil,779.409mil)(2689.59mil,833.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-2(2654.197mil,727.394mil) on Top Layer And Track (2618.59mil,696.071mil)(2618.59mil,748.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R11-2(2654.197mil,727.394mil) on Top Layer And Track (2618.59mil,696.071mil)(2689.59mil,696.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(2654.197mil,727.394mil) on Top Layer And Track (2627.197mil,755.803mil)(2627.197mil,773.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(2654.197mil,727.394mil) on Top Layer And Track (2681.197mil,755.803mil)(2681.197mil,773.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-2(2654.197mil,727.394mil) on Top Layer And Track (2689.59mil,696.071mil)(2689.59mil,748.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-2(1557.394mil,1195.606mil) on Top Layer And Track (1522mil,1174.102mil)(1522mil,1226.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R12-2(1557.394mil,1195.606mil) on Top Layer And Track (1522mil,1226.929mil)(1593mil,1226.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(1557.394mil,1195.606mil) on Top Layer And Track (1530.394mil,1149.197mil)(1530.394mil,1167.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(1557.394mil,1195.606mil) on Top Layer And Track (1584.394mil,1149.197mil)(1584.394mil,1167.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-2(1557.394mil,1195.606mil) on Top Layer And Track (1593mil,1174.102mil)(1593mil,1226.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(604.669mil,1203.575mil) on Top Layer And Text "C18" (579mil,1178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(604.669mil,1203.575mil) on Top Layer And Track (573mil,1167.968mil)(573mil,1238.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(604.669mil,1203.575mil) on Top Layer And Track (573mil,1167.968mil)(627.457mil,1167.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-1(604.669mil,1203.575mil) on Top Layer And Track (573mil,1238.968mil)(627.457mil,1238.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(604.669mil,1203.575mil) on Top Layer And Track (633.063mil,1176.575mil)(651.063mil,1176.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(604.669mil,1203.575mil) on Top Layer And Track (633.063mil,1230.575mil)(651.063mil,1230.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(679.472mil,1203.575mil) on Top Layer And Text "C18" (579mil,1178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(679.472mil,1203.575mil) on Top Layer And Track (633.063mil,1176.575mil)(651.063mil,1176.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(679.472mil,1203.575mil) on Top Layer And Track (633.063mil,1230.575mil)(651.063mil,1230.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-2(679.472mil,1203.575mil) on Top Layer And Track (657.968mil,1167.968mil)(710.795mil,1167.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-2(679.472mil,1203.575mil) on Top Layer And Track (657.968mil,1238.968mil)(710.795mil,1238.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R14-2(679.472mil,1203.575mil) on Top Layer And Track (710.795mil,1167.968mil)(710.795mil,1238.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(2332.126mil,460.394mil) on Top Layer And Text "C24" (2232mil,421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(2332.126mil,460.394mil) on Top Layer And Track (2285.732mil,433.394mil)(2303.732mil,433.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(2332.126mil,460.394mil) on Top Layer And Track (2285.732mil,487.394mil)(2303.732mil,487.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-1(2332.126mil,460.394mil) on Top Layer And Track (2309.338mil,425mil)(2363.795mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(2332.126mil,460.394mil) on Top Layer And Track (2309.338mil,496mil)(2363.795mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(2332.126mil,460.394mil) on Top Layer And Track (2363.795mil,425mil)(2363.795mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(2257.323mil,460.394mil) on Top Layer And Text "C24" (2232mil,421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R15-2(2257.323mil,460.394mil) on Top Layer And Track (2226mil,425mil)(2226mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-2(2257.323mil,460.394mil) on Top Layer And Track (2226mil,425mil)(2278.827mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-2(2257.323mil,460.394mil) on Top Layer And Track (2226mil,496mil)(2278.827mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R15-2(2257.323mil,460.394mil) on Top Layer And Track (2285.732mil,433.394mil)(2303.732mil,433.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R15-2(2257.323mil,460.394mil) on Top Layer And Track (2285.732mil,487.394mil)(2303.732mil,487.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R16-2(2710.394mil,387.575mil) on Top Layer And Track (2675mil,366.071mil)(2675mil,418.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R16-2(2710.394mil,387.575mil) on Top Layer And Track (2675mil,418.898mil)(2746mil,418.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R16-2(2710.394mil,387.575mil) on Top Layer And Track (2683.394mil,341.165mil)(2683.394mil,359.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R16-2(2710.394mil,387.575mil) on Top Layer And Track (2737.394mil,341.165mil)(2737.394mil,359.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-2(2710.394mil,387.575mil) on Top Layer And Track (2746mil,366.071mil)(2746mil,418.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Text "PT5" (755mil,736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (818mil,710mil)(818mil,781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (818mil,710mil)(870.827mil,710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.345mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (818mil,776mil)(818mil,846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (818mil,776mil)(870.929mil,776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (818mil,781mil)(870.827mil,781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (877.732mil,718.394mil)(895.732mil,718.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (877.732mil,772.394mil)(895.732mil,772.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.704mil < 10mil) Between Pad R17-2(849.323mil,745.394mil) on Top Layer And Track (877.835mil,784.134mil)(895.835mil,784.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R18-2(811.606mil,397.425mil) on Top Layer And Track (776mil,366.102mil)(776mil,418.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R18-2(811.606mil,397.425mil) on Top Layer And Track (776mil,366.102mil)(847mil,366.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R18-2(811.606mil,397.425mil) on Top Layer And Track (784.606mil,425.835mil)(784.606mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R18-2(811.606mil,397.425mil) on Top Layer And Track (838.606mil,425.835mil)(838.606mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R18-2(811.606mil,397.425mil) on Top Layer And Track (847mil,366.102mil)(847mil,418.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R19-1(900.606mil,472.228mil) on Top Layer And Track (865mil,449.441mil)(865mil,503.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R19-1(900.606mil,472.228mil) on Top Layer And Track (865mil,503.898mil)(936mil,503.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R19-1(900.606mil,472.228mil) on Top Layer And Track (873.606mil,425.835mil)(873.606mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R19-1(900.606mil,472.228mil) on Top Layer And Track (927.606mil,425.835mil)(927.606mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R19-1(900.606mil,472.228mil) on Top Layer And Track (936mil,449.441mil)(936mil,503.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R19-2(900.606mil,397.425mil) on Top Layer And Track (865mil,366.102mil)(865mil,418.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R19-2(900.606mil,397.425mil) on Top Layer And Track (865mil,366.102mil)(936mil,366.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R19-2(900.606mil,397.425mil) on Top Layer And Track (873.606mil,425.835mil)(873.606mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R19-2(900.606mil,397.425mil) on Top Layer And Track (927.606mil,425.835mil)(927.606mil,443.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R19-2(900.606mil,397.425mil) on Top Layer And Track (936mil,366.102mil)(936mil,418.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Text "C26" (597mil,877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Text "C27" (597mil,812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (591.205mil,837mil)(591.205mil,908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (591.205mil,837mil)(644.032mil,837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (591.205mil,908mil)(644.032mil,908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.179mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (591mil,773mil)(591mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.179mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (591mil,843mil)(645.559mil,843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (650.937mil,845.394mil)(668.937mil,845.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (650.937mil,899.394mil)(668.937mil,899.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad R20-2(622.528mil,872.394mil) on Top Layer And Track (651.165mil,834.866mil)(669.165mil,834.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(2993.772mil,258.606mil) on Top Layer And Track (2962.102mil,223mil)(2962.102mil,294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(2993.772mil,258.606mil) on Top Layer And Track (2962.102mil,223mil)(3016.559mil,223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-1(2993.772mil,258.606mil) on Top Layer And Track (2962.102mil,294mil)(3016.559mil,294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(2993.772mil,258.606mil) on Top Layer And Track (3022.165mil,231.606mil)(3040.165mil,231.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(2993.772mil,258.606mil) on Top Layer And Track (3022.165mil,285.606mil)(3040.165mil,285.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R2-2(3068.575mil,258.606mil) on Top Layer And Track (3022.165mil,231.606mil)(3040.165mil,231.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R2-2(3068.575mil,258.606mil) on Top Layer And Track (3022.165mil,285.606mil)(3040.165mil,285.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-2(3068.575mil,258.606mil) on Top Layer And Track (3047.071mil,223mil)(3099.898mil,223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-2(3068.575mil,258.606mil) on Top Layer And Track (3047.071mil,294mil)(3099.898mil,294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R2-2(3068.575mil,258.606mil) on Top Layer And Track (3099.898mil,223mil)(3099.898mil,294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(3065.575mil,341.606mil) on Top Layer And Text "R2" (2968mil,328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R3-2(3065.575mil,341.606mil) on Top Layer And Track (3019.165mil,314.606mil)(3037.165mil,314.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R3-2(3065.575mil,341.606mil) on Top Layer And Track (3019.165mil,368.606mil)(3037.165mil,368.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-2(3065.575mil,341.606mil) on Top Layer And Track (3044.071mil,306mil)(3096.898mil,306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-2(3065.575mil,341.606mil) on Top Layer And Track (3044.071mil,377mil)(3096.898mil,377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R3-2(3065.575mil,341.606mil) on Top Layer And Track (3096.898mil,306mil)(3096.898mil,377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Text "R2" (2968mil,328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Text "R3" (2965mil,411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Track (2957.102mil,389mil)(2957.102mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Track (2957.102mil,389mil)(3011.559mil,389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Track (2957.102mil,460mil)(3011.559mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Track (3017.165mil,397.606mil)(3035.165mil,397.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(2988.772mil,424.606mil) on Top Layer And Track (3017.165mil,451.606mil)(3035.165mil,451.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Text "R2" (2968mil,328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Text "R3" (2965mil,411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Track (3017.165mil,397.606mil)(3035.165mil,397.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Track (3017.165mil,451.606mil)(3035.165mil,451.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Track (3042.071mil,389mil)(3094.898mil,389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Track (3042.071mil,460mil)(3094.898mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R4-2(3063.575mil,424.606mil) on Top Layer And Track (3094.898mil,389mil)(3094.898mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.913mil < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Text "C13" (1635mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Text "C4" (1757.228mil,1229.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.33mil < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Track (1751.228mil,1125.134mil)(1751.228mil,1195.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.442mil < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Track (1751.228mil,1260.134mil)(1751.228mil,1330.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.11mil < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Track (1751.228mil,1260.134mil)(1804.158mil,1260.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Track (1751.433mil,1263.134mil)(1804.26mil,1263.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R5-2(1782.756mil,1227.528mil) on Top Layer And Track (1811.165mil,1254.528mil)(1829.165mil,1254.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R6-2(2107.653mil,1532.528mil) on Top Layer And Track (2076.331mil,1497.134mil)(2076.331mil,1568.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-2(2107.653mil,1532.528mil) on Top Layer And Track (2076.331mil,1497.134mil)(2129.157mil,1497.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-2(2107.653mil,1532.528mil) on Top Layer And Track (2076.331mil,1568.134mil)(2129.157mil,1568.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad R6-2(2107.653mil,1532.528mil) on Top Layer And Track (2076.331mil,1572.134mil)(2129.157mil,1572.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(2107.653mil,1532.528mil) on Top Layer And Track (2136.063mil,1505.528mil)(2154.063mil,1505.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(2107.653mil,1532.528mil) on Top Layer And Track (2136.063mil,1559.528mil)(2154.063mil,1559.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Text "R6" (2082.228mil,1602.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Track (2076.331mil,1568.134mil)(2129.157mil,1568.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Track (2076.331mil,1572.134mil)(2076.331mil,1643.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Track (2076.331mil,1572.134mil)(2129.157mil,1572.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Track (2076.331mil,1643.134mil)(2129.157mil,1643.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Track (2136.063mil,1580.528mil)(2154.063mil,1580.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(2107.653mil,1607.528mil) on Top Layer And Track (2136.063mil,1634.528mil)(2154.063mil,1634.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-20(2183.638mil,1029.913mil) on Top Layer And Text "C10" (2136.228mil,972.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.892mil < 10mil) Between Pad U1-22(2223.008mil,1029.913mil) on Top Layer And Text "C10" (2136.228mil,972.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-23(2242.693mil,1029.913mil) on Top Layer And Text "C10" (2136.228mil,972.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-24(2262.378mil,1029.913mil) on Top Layer And Text "C10" (2136.228mil,972.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(1224.331mil,1684.961mil) on Top Layer And Track (1263.701mil,1665.866mil)(1310.945mil,1665.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(1224.331mil,1684.961mil) on Top Layer And Track (1263.701mil,1705.236mil)(1310.945mil,1705.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(1224.331mil,1505.039mil) on Top Layer And Track (1263.701mil,1484.764mil)(1310.945mil,1484.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(1224.331mil,1505.039mil) on Top Layer And Track (1263.701mil,1524.134mil)(1310.945mil,1524.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02