#/*-------------------------------------------------------------------------
# File name   : uart_ctrl.irunargs
# Title       :  
# Project     : Module UART
# Developers  : 
# Created     : November 2010
# Description : This file contains sve config import of module uart and other 
#               simulation specific tools command driver used in  
#               Module uart environment
# Notes       : 
#
#---------------------------------------------------------------------------
# Copyright 1999-2010 Cadence Design Systems, Inc.
# All Rights Reserved Worldwide
#
# Licensed under the Apache License, Version 2.0 (the
# "License"); you may not use this file except in
# compliance with the License.  You may obtain a copy of
# the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in
# writing, software distributed under the License is
# distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See
# the License for the specific language governing
# permissions and limitations under the License.
-------------------------------------------------------------------------*/


./testbench/tb_uart.v

uart_ctrl/sve/e/uart_ctrl_sve.e

-access +rw -snvlog

-timescale 1ns/10ps

-input $UVM_REF_HOME/soc_verification_lib/uvm_e_ex_lib/uart_ctrl/sve/scripts/sim_code.tcl

-covfile $UVM_REF_HOME/soc_verification_lib/uvm_e_ex_lib/uart_ctrl/sve/scripts/covfile.cf

#-assert 
#-sv 
#-assert_count_traces
#-propfile_vlog $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/receiver_vunit.psl
#-propfile_vlog $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/rx_fifo_vunit.psl
#-propfile_vlog $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/transmitter_vunit.psl
#-propfile_vlog $UVM_REF_HOME/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/tx_fifo_vunit.psl
