// Seed: 2173428072
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output tri0 id_6,
    input tri0 id_7
);
  assign id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_20 = 32'd6
) (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input tri id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input wire id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri id_17,
    input supply1 id_18,
    input uwire id_19,
    output tri0 _id_20,
    output wor id_21,
    output tri1 id_22,
    input tri0 id_23
    , id_34,
    input wire id_24,
    input tri0 id_25,
    output wire id_26,
    output wor id_27,
    input wire id_28,
    output tri1 id_29,
    input supply0 id_30,
    output wand id_31,
    input wand id_32
);
  wire id_35;
  logic [-1  ==  1 : id_20] id_36;
  ;
  assign id_21 = -1;
  module_0 modCall_1 (
      id_4,
      id_28,
      id_5,
      id_23,
      id_18,
      id_10,
      id_10,
      id_15
  );
  assign modCall_1.id_7 = 0;
  assign id_26 = id_24;
  wire id_37;
  ;
  parameter id_38 = -1'b0;
endmodule
