#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  2 21:43:37 2023
# Process ID: 21144
# Current directory: E:/Blog/Project/zcu104_ps_pl/ps_pl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28400 E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.xpr
# Log file: E:/Blog/Project/zcu104_ps_pl/ps_pl/vivado.log
# Journal file: E:/Blog/Project/zcu104_ps_pl/ps_pl\vivado.jou
# Running On: DESKTOP-CB9FMLM, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 68643 MB
#-----------------------------------------------------------
start_gui
open_project E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2569.125 ; gain = 455.715
update_compile_order -fileset sources_1
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - BRAM_INIT
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - BRAM_RES
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - BRAM_RES_ctrl
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - BRAM_INIT_ctrl
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:user:controller:1.0 - controller_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:user:dut:1.0 - dut_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Successfully read diagram <design_1> from block design file <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.242 ; gain = 114.453
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
set_property offset 0xA0010000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_controller_0_S00_AXI_LITE_reg}]
connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2937.629 ; gain = 177.496
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3212.453 ; gain = 274.824
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 29.768 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3226.496 ; gain = 14.043
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 29.768 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 29.768 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov  2 22:26:07 2023] Launched synth_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Thu Nov  2 22:26:07 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/software/Xilinx2023/Vivado/2023.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3375.504 ; gain = 149.008
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project ps_pl
current_project controller_v1_0_project
close_project
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI_LITE': References existing memory map 'S00_AXI_LITE'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_LITE_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:controller:1.0 [get_ips  design_1_controller_0_0] -log ip_upgrade.log
Upgrading 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_controller_0_0 (controller_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mnt_FSM_state'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mnt_enable'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mnt_slv_reg0_bit0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_controller_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_controller_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b3c5e7c2d5b1de0c to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/3/b3c5e7c2d5b1de0c/design_1_zynq_ultra_ps_e_0_1.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/3/b3c5e7c2d5b1de0c/design_1_zynq_ultra_ps_e_0_1_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/3/b3c5e7c2d5b1de0c/design_1_zynq_ultra_ps_e_0_1_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/3/b3c5e7c2d5b1de0c/design_1_zynq_ultra_ps_e_0_1_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/3/b3c5e7c2d5b1de0c/design_1_zynq_ultra_ps_e_0_1_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_zynq_ultra_ps_e_0_1, cache-ID = b3c5e7c2d5b1de0c; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_zynq_ultra_ps_e_0_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_blk_mem_gen_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bde9e634f6c19e94 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_blk_mem_gen_0_1, cache-ID = bde9e634f6c19e94; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_blk_mem_gen_0_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_blk_mem_gen_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bde9e634f6c19e94 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/b/d/bde9e634f6c19e94/design_1_blk_mem_gen_0_1_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_blk_mem_gen_0_2, cache-ID = bde9e634f6c19e94; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_blk_mem_gen_0_2] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 98172bf854d25cea to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_0_0, cache-ID = 98172bf854d25cea; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_bram_ctrl_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_bram_ctrl_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 98172bf854d25cea to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/8/98172bf854d25cea/design_1_axi_bram_ctrl_0_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_0_1, cache-ID = 98172bf854d25cea; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_bram_ctrl_0_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_cdma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_cdma_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 2f3d2c0dfcc2f7af to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/2/f/2f3d2c0dfcc2f7af/design_1_axi_cdma_0_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/2/f/2f3d2c0dfcc2f7af/design_1_axi_cdma_0_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/2/f/2f3d2c0dfcc2f7af/design_1_axi_cdma_0_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/2/f/2f3d2c0dfcc2f7af/design_1_axi_cdma_0_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/2/f/2f3d2c0dfcc2f7af/design_1_axi_cdma_0_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_cdma_0_0, cache-ID = 2f3d2c0dfcc2f7af; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_cdma_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c76c53c677449fef to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/c/7/c76c53c677449fef/design_1_xbar_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/c/7/c76c53c677449fef/design_1_xbar_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/c/7/c76c53c677449fef/design_1_xbar_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/c/7/c76c53c677449fef/design_1_xbar_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/c/7/c76c53c677449fef/design_1_xbar_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = c76c53c677449fef; cache size = 29.768 MB.
catch { [ delete_ip_run [get_ips -all design_1_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_100M_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73cfc3284450a9ed to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/7/3/73cfc3284450a9ed/design_1_rst_ps8_0_100M_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/7/3/73cfc3284450a9ed/design_1_rst_ps8_0_100M_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/7/3/73cfc3284450a9ed/design_1_rst_ps8_0_100M_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/7/3/73cfc3284450a9ed/design_1_rst_ps8_0_100M_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/7/3/73cfc3284450a9ed/design_1_rst_ps8_0_100M_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps8_0_100M_0, cache-ID = 73cfc3284450a9ed; cache size = 29.769 MB.
catch { [ delete_ip_run [get_ips -all design_1_rst_ps8_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1647905126986e18 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/1/6/1647905126986e18/design_1_dut_0_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/1/6/1647905126986e18/design_1_dut_0_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/1/6/1647905126986e18/design_1_dut_0_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/1/6/1647905126986e18/design_1_dut_0_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/1/6/1647905126986e18/design_1_dut_0_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_dut_0_0/design_1_dut_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dut_0_0, cache-ID = 1647905126986e18; cache size = 29.769 MB.
catch { [ delete_ip_run [get_ips -all design_1_dut_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 29.769 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 29.769 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_0_synth_1 design_1_controller_0_0_synth_1 -jobs 8
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 29.769 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
[Fri Nov  3 13:13:11 2023] Launched design_1_axi_smc_0_synth_1, design_1_controller_0_0_synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_controller_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3422.594 ; gain = 5.773
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE1_WIDTH {4} \
] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins controller_0/mnt_FSM_state] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins controller_0/mnt_enable] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins controller_0/mnt_slv_reg0_bit0] [get_bd_pins ila_0/probe2]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3423.484 ; gain = 0.000
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3423.484 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 29.982 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 29.982 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 29.982 MB.
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
reset_run design_1_controller_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1

launch_runs design_1_controller_0_0_synth_1 design_1_ila_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Fri Nov  3 13:18:42 2023] Launched design_1_controller_0_0_synth_1, design_1_ila_0_0_synth_1...
Run output will be captured here:
design_1_controller_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1/runme.log
design_1_ila_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Fri Nov  3 13:19:10 2023] Launched design_1_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Fri Nov  3 13:19:10 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3516.594 ; gain = 85.266
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3540.641 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 13:54:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 13:54:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/controller_0_mnt_slv_reg0_bit0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 13:54:44
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Nov-03 13:56:49
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 13:56:53
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Nov-03 13:56:55
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/controller_0_mnt_slv_reg0_bit0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 13:57:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 13:57:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 13:59:46
current_project ps_pl
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 13:59:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
current_project controller_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project ps_pl
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/controller_0_mnt_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 14:03:23
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Nov-03 14:03:53
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 14:03:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 14:03:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 14:04:02
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Nov-03 14:04:04
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
save_wave_config {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
current_project dut_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dut:1.0 [get_ips  design_1_dut_0_0] -log ip_upgrade.log
Upgrading 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_dut_0_0 (dut_v1_0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mnt_cnt_dut'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mnt_fsm_state_dut'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_dut_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_dut_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_dut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3665.375 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 39.343 MB.
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 39.343 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 39.343 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dut_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
[Fri Nov  3 14:10:18 2023] Launched design_1_dut_0_0_synth_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_dut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {12} \
  CONFIG.C_PROBE10_WIDTH {32} \
  CONFIG.C_PROBE3_WIDTH {3} \
  CONFIG.C_PROBE4_WIDTH {7} \
  CONFIG.C_PROBE6_WIDTH {32} \
  CONFIG.C_PROBE7_WIDTH {32} \
  CONFIG.C_PROBE9_WIDTH {32} \
] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins dut_0/mnt_fsm_state_dut] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins dut_0/mnt_cnt_dut] [get_bd_pins ila_0/probe4]
connect_bd_net [get_bd_pins dut_0/DUT_finish] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins dut_0/bram_init_addr_o] [get_bd_pins ila_0/probe6]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_addr_o> is being overridden by the user with net <dut_0_bram_init_addr_o>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins dut_0/bram_init_rd_data_i] [get_bd_pins ila_0/probe7]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_rd_data_i> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins dut_0/bram_init_en_o] [get_bd_pins ila_0/probe8]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_en_o> is being overridden by the user with net <dut_0_bram_init_en_o>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins dut_0/bram_res_addr_o] [get_bd_pins ila_0/probe9]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_res_addr_o> is being overridden by the user with net <dut_0_bram_res_addr_o>. This pin will not be connected as a part of interface connection <BRAM_RES>.
connect_bd_net [get_bd_pins dut_0/bram_res_wr_data_o] [get_bd_pins ila_0/probe10]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_res_wr_data_o> is being overridden by the user with net <dut_0_bram_res_wr_data_o>. This pin will not be connected as a part of interface connection <BRAM_RES>.
connect_bd_net [get_bd_pins dut_0/bram_res_en_o] [get_bd_pins ila_0/probe11]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_res_en_o> is being overridden by the user with net <dut_0_bram_res_en_o>. This pin will not be connected as a part of interface connection <BRAM_RES>.
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rd_data_i has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ila_0/probe7
/dut_0/bram_init_rd_data_i

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3674.219 ; gain = 0.000
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins ila_0/probe7] [get_bd_pins BRAM_INIT/doutb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/doutb> is being overridden by the user with net <BRAM_INIT_doutb>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3674.219 ; gain = 0.000
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3690.051 ; gain = 15.832
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 39.445 MB.
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 39.445 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 39.445 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Fri Nov  3 14:14:56 2023] Launched design_1_ila_0_0_synth_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Fri Nov  3 14:15:22 2023] Launched design_1_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Fri Nov  3 14:15:22 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3821.977 ; gain = 102.590
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3846.012 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/BRAM_INIT_doutb} {design_1_i/controller_0_mnt_enable} {design_1_i/controller_0_mnt_FSM_state} {design_1_i/controller_0_mnt_slv_reg0_bit0} {design_1_i/dut_0_bram_init_addr_o} {design_1_i/dut_0_bram_init_en_o} {design_1_i/dut_0_bram_res_addr_o} {design_1_i/dut_0_bram_res_en_o} {design_1_i/dut_0_bram_res_wr_data_o} {design_1_i/dut_0_DUT_finish} {design_1_i/dut_0_mnt_cnt_dut} {design_1_i/dut_0_mnt_fsm_state_dut} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 15:00:40
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Nov-03 15:00:42
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 15:00:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 15:00:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/dut_0_bram_init_en_o -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/controller_0_mnt_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 15:01:44
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2023-Nov-03 15:02:08
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 15:02:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 15:02:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list \
  CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {200} \
  CONFIG.PSU__FPGA_PL1_ENABLE {1} \
] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_cdma_0/m_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BRAM_INIT_ctrl/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BRAM_RES_ctrl/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins controller_0/s00_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dut_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps8_0_axi_periph/ACLK]
INFO: [BD 5-455] Automation on '/ps8_0_axi_periph/M00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/ps8_0_axi_periph/M01_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps8_0_axi_periph/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps8_0_100M/slowest_sync_clk]
INFO: [BD 5-455] Automation on '/zynq_ultra_ps_e_0/maxihpm0_fpd_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins zynq_ultra_ps_e_0/saxihpc0_fpd_aclk]
endgroup
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk1]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/controller_0/clk_PL

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3904.723 ; gain = 12.598
connect_bd_net [get_bd_pins controller_0/clk_PL] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3904.902 ; gain = 0.180
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {400} [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3933.086 ; gain = 10.074
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_1: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3999.117 ; gain = 66.031
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_1
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 48.612 MB.
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 48.612 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 48.612 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 design_1_zynq_ultra_ps_e_0_1_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_1
[Fri Nov  3 15:07:00 2023] Launched design_1_ila_0_0_synth_1, design_1_zynq_ultra_ps_e_0_1_synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_1_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_zynq_ultra_ps_e_0_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Nov  3 15:10:41 2023] Launched synth_1...
Run output will be captured here: e:/blog/project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project/controller_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'S00_AXI_LITE_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_dut_0_0 design_1_controller_0_0}] -log ip_upgrade.log
Upgrading 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_controller_0_0 (controller_v1.0 1.0) from revision 4 to revision 5
INFO: [IP_Flow 19-3422] Upgraded design_1_dut_0_0 (dut_v1_0 1.0) from revision 4 to revision 5
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_dut_0_0 design_1_controller_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 4014.223 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 59.667 MB.
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 59.667 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 59.667 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_controller_0_0_synth_1 design_1_dut_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
[Fri Nov  3 15:15:36 2023] Launched design_1_controller_0_0_synth_1, design_1_dut_0_0_synth_1...
Run output will be captured here:
design_1_controller_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1/runme.log
design_1_dut_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_dut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_controller_0_0_synth_1 design_1_dut_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
[Fri Nov  3 15:16:09 2023] Launched design_1_controller_0_0_synth_1, design_1_dut_0_0_synth_1...
Run output will be captured here:
design_1_controller_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1/runme.log
design_1_dut_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_dut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_controller_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_dut_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_controller_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
[Fri Nov  3 15:16:39 2023] Launched design_1_controller_0_0_synth_1, design_1_dut_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_controller_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_controller_0_0_synth_1/runme.log
design_1_dut_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_dut_0_0_synth_1/runme.log
synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Fri Nov  3 15:16:40 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4025.246 ; gain = 6.969
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.551 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/controller_0_mnt_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/dut_0_bram_init_en_o -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 15:52:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 15:52:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 15:56:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 15:56:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_NUM_OF_PROBES {16} [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins controller_0/rstb_PL] [get_bd_pins ila_0/probe12]
connect_bd_net [get_bd_pins BRAM_INIT/enb] [get_bd_pins dut_0/bram_init_en_o]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/enb> is being overridden by the user with net </dut_0_bram_init_en_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
delete_bd_objs [get_bd_nets dut_0_bram_init_en_o]
connect_bd_net [get_bd_pins ila_0/probe8] [get_bd_pins dut_0/bram_init_en_o]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_en_o> is being overridden by the user with net <dut_0_bram_init_en_o>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins ila_0/probe13] [get_bd_pins BRAM_INIT/rstb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/rstb> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins ila_0/probe14] [get_bd_pins dut_0/bram_res_rst_0]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_res_rst_0> is being overridden by the user with net <dut_0_bram_res_rst_0>. This pin will not be connected as a part of interface connection <BRAM_RES>.
connect_bd_net [get_bd_pins dut_0/bram_res_rst_0] [get_bd_pins BRAM_RES/rstb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_RES/rstb> is being overridden by the user with net </dut_0_bram_res_rst_0>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_res_en_o] [get_bd_pins BRAM_RES/enb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_RES/enb> is being overridden by the user with net </dut_0_bram_res_en_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_res_addr_o] [get_bd_pins BRAM_RES/addrb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_RES/addrb> is being overridden by the user with net </dut_0_bram_res_addr_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_res_clk_o] [get_bd_pins BRAM_RES/clkb]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_res_clk_o> is being overridden by the user with net <dut_0_bram_res_clk_o>. This pin will not be connected as a part of interface connection <BRAM_RES>.
WARNING: [BD 41-1306] The connection to interface pin </BRAM_RES/clkb> is being overridden by the user with net <dut_0_bram_res_clk_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_res_we_o] [get_bd_pins BRAM_RES/web]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_res_we_o> is being overridden by the user with net <dut_0_bram_res_we_o>. This pin will not be connected as a part of interface connection <BRAM_RES>.
WARNING: [BD 41-1306] The connection to interface pin </BRAM_RES/web> is being overridden by the user with net <dut_0_bram_res_we_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_init_rst_0] [get_bd_pins BRAM_INIT/rstb]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_rst_0> is being overridden by the user with net </Net>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins dut_0/bram_init_clk_o] [get_bd_pins BRAM_INIT/clkb]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_clk_o> is being overridden by the user with net <dut_0_bram_init_clk_o>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/clkb> is being overridden by the user with net <dut_0_bram_init_clk_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_init_en_o] [get_bd_pins BRAM_INIT/enb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/enb> is being overridden by the user with net </dut_0_bram_init_en_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_init_rd_data_i] [get_bd_pins dut_0/bram_init_rst_0]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_rd_data_i> is being overridden by the user with net </Net>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins dut_0/bram_init_rst_0] [get_bd_pins ila_0/probe13]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_rst_0> is being overridden by the user with net <dut_0_bram_init_rst_0>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins BRAM_INIT/rstb] [get_bd_pins dut_0/bram_init_rst_0]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/rstb> is being overridden by the user with net </dut_0_bram_init_rst_0>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_init_rd_data_i] [get_bd_pins BRAM_INIT/doutb]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_rd_data_i> is being overridden by the user with net </BRAM_INIT_doutb>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
connect_bd_net [get_bd_pins dut_0/bram_init_we_o] [get_bd_pins BRAM_INIT/web]
WARNING: [BD 41-1306] The connection to interface pin </dut_0/bram_init_we_o> is being overridden by the user with net <dut_0_bram_init_we_o>. This pin will not be connected as a part of interface connection <BRAM_INIT>.
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/web> is being overridden by the user with net <dut_0_bram_init_we_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
connect_bd_net [get_bd_pins dut_0/bram_init_addr_o] [get_bd_pins BRAM_INIT/addrb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_INIT/addrb> is being overridden by the user with net </dut_0_bram_init_addr_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4065.805 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_NUM_OF_PROBES {15} [get_bd_cells ila_0]
endgroup
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4065.805 ; gain = 0.000
report_ip_status -name ip_status 
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4065.805 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 59.983 MB.
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 59.983 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 59.983 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Fri Nov  3 16:08:10 2023] Launched design_1_ila_0_0_synth_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_0
[Fri Nov  3 16:09:12 2023] Launched design_1_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_ila_0_0_synth_1/runme.log
synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Fri Nov  3 16:09:12 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4084.605 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/controller_0_rstb_PL} {design_1_i/dut_0_bram_init_rst_0} {design_1_i/dut_0_bram_res_rst_0} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/BRAM_INIT_doutb} {design_1_i/controller_0_mnt_enable} {design_1_i/controller_0_mnt_FSM_state} {design_1_i/controller_0_mnt_slv_reg0_bit0} {design_1_i/controller_0_rstb_PL} {design_1_i/dut_0_bram_init_addr_o} {design_1_i/dut_0_bram_init_en_o} {design_1_i/dut_0_bram_init_rst_0} {design_1_i/dut_0_bram_res_addr_o} {design_1_i/dut_0_bram_res_en_o} {design_1_i/dut_0_bram_res_rst_0} {design_1_i/dut_0_bram_res_wr_data_o} {design_1_i/dut_0_DUT_finish} {design_1_i/dut_0_mnt_cnt_dut} {design_1_i/dut_0_mnt_fsm_state_dut} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 16:22:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 16:22:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_pins dut_0/bram_res_wr_data_o] [get_bd_pins BRAM_RES/dinb]
WARNING: [BD 41-1306] The connection to interface pin </BRAM_RES/dinb> is being overridden by the user with net </dut_0_bram_res_wr_data_o>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5425.453 ; gain = 0.000
report_ip_status -name ip_status 
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 5425.453 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 69.492 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 69.492 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 69.492 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov  3 16:28:41 2023] Launched synth_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Fri Nov  3 16:28:41 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 5425.453 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Nov-03 16:40:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Nov-03 16:40:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5425.453 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xczu7 (JTAG device index = 0) and the probes file(s) E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx.
 The hw_probe  in the probes file has port index 12. This port does not exist in the ILA core at location (uuid_BE177176557E59FEACE2FE04795A2B22).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5425.453 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
INFO: [Labtools 27-2302] Device xczu7 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dut:1.0 [get_ips  design_1_dut_0_0] -log ip_upgrade.log
Upgrading 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_dut_0_0 (dut_v1_0 1.0) from revision 5 to revision 6
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Blog/Project/zcu104_ps_pl/ps_pl/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_dut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC200_0000 [ 8K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_cdma_0/Data.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M02_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /BRAM_INIT/doutb has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_init_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_INIT 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_en_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_wr_data_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_addr_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_clk_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_we_o has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
WARNING: [BD 41-1271] The connection to the pin: /dut_0/bram_res_rst_0 has been overridden by the user. This pin will not be connected as a part of the interface connection: dut_0_BRAM_RES 
Wrote  : <E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_INIT/addra'(32) to pin: '/BRAM_INIT_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/BRAM_RES/addra'(32) to pin: '/BRAM_RES_ctrl/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dut_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 5425.453 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 99bb5a3837390186 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/9/9/99bb5a3837390186/design_1_axi_smc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 99bb5a3837390186; cache size = 69.390 MB.
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdc2779d2853d277 to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/f/d/fdc2779d2853d277/design_1_auto_ds_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = fdc2779d2853d277; cache size = 69.390 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dba0305e23bb83ce to dir: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0.dcp to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_sim_netlist.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.v to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/ip/2023.1/d/b/dba0305e23bb83ce/design_1_auto_pc_0_stub.vhdl to e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dba0305e23bb83ce; cache size = 69.390 MB.
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dut_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
[Sun Nov  5 11:32:31 2023] Launched design_1_dut_0_0_synth_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_dut_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dut_0_0
[Sun Nov  5 11:33:06 2023] Launched design_1_dut_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dut_0_0_synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/design_1_dut_0_0_synth_1/runme.log
synth_1: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/synth_1/runme.log
[Sun Nov  5 11:33:06 2023] Launched impl_1...
Run output will be captured here: E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/runme.log
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5425.453 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx2023/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/software/Xilinx2023/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Blog/Project/zcu104_ps_pl/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/48394A
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu7 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
CRITICAL WARNING: [Labtools 27-3421] xczu7_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/48394A
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 14:03:10 2023...
