// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RocketTile(	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
  output        auto_buffer_in_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_in_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_buffer_in_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_buffer_in_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_buffer_in_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [6:0]  auto_buffer_in_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_buffer_in_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_buffer_in_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_buffer_in_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_in_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_buffer_in_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_buffer_in_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_buffer_in_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [6:0]  auto_buffer_in_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_buffer_in_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_buffer_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_buffer_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_buffer_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_buffer_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_buffer_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_buffer_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [7:0]  auto_buffer_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_buffer_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_buffer_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_buffer_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_buffer_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_buffer_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_buffer_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_wfi_out_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_int_local_in_2_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_int_local_in_1_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_int_local_in_1_1,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_int_local_in_0_0,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_hartid_in	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
);

  wire        _core_io_imem_might_request;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_imem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_imem_req_bits_pc;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_imem_req_bits_speculative;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_imem_resp_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_imem_btb_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_imem_bht_update_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_imem_flush_icache;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_dmem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_dmem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [6:0]  _core_io_dmem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [4:0]  _core_io_dmem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_dmem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_dmem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_dmem_req_bits_dv;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_dmem_s1_kill;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_dmem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_status_debug;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [1:0]  _core_io_ptw_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_ptw_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [29:0] _core_io_ptw_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire [31:0] _core_io_ptw_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  wire        _ptw_io_requestor_0_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_0_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_0_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_0_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_0_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_0_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_0_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_0_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_1_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_1_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_2_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_2_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_2_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_3_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_3_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_3_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_3_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_4_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_4_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_4_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_4_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_5_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_5_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_5_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_5_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_6_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_6_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_6_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_6_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_l;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [1:0]  _ptw_io_requestor_1_pmp_7_cfg_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _ptw_io_requestor_1_pmp_7_cfg_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [29:0] _ptw_io_requestor_1_pmp_7_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_pmp_7_mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire [31:0] _ptw_io_requestor_1_customCSRs_csrs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  wire        _dcacheArb_io_requestor_0_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [6:0]  _dcacheArb_io_requestor_0_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [31:0] _dcacheArb_io_requestor_0_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [31:0] _dcacheArb_io_requestor_0_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_0_perf_grant;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_requestor_1_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [31:0] _dcacheArb_io_requestor_1_resp_bits_data_raw;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [31:0] _dcacheArb_io_mem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [6:0]  _dcacheArb_io_mem_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [4:0]  _dcacheArb_io_mem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [1:0]  _dcacheArb_io_mem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [1:0]  _dcacheArb_io_mem_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_req_bits_no_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _dcacheArb_io_mem_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [31:0] _dcacheArb_io_mem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire [3:0]  _dcacheArb_io_mem_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  wire        _fragmenter_1_auto_anon_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [2:0]  _fragmenter_1_auto_anon_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [2:0]  _fragmenter_1_auto_anon_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [1:0]  _fragmenter_1_auto_anon_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [12:0] _fragmenter_1_auto_anon_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [31:0] _fragmenter_1_auto_anon_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [3:0]  _fragmenter_1_auto_anon_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire [31:0] _fragmenter_1_auto_anon_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire        _fragmenter_1_auto_anon_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  wire        _dtim_adapter_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire        _dtim_adapter_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [2:0]  _dtim_adapter_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [1:0]  _dtim_adapter_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [12:0] _dtim_adapter_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [31:0] _dtim_adapter_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire        _dtim_adapter_io_dmem_req_valid;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [31:0] _dtim_adapter_io_dmem_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [4:0]  _dtim_adapter_io_dmem_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [1:0]  _dtim_adapter_io_dmem_req_bits_size;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire        _dtim_adapter_io_dmem_s1_kill;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [31:0] _dtim_adapter_io_dmem_s1_data_data;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire [3:0]  _dtim_adapter_io_dmem_s1_data_mask;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  wire        _frontend_auto_icache_master_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [31:0] _frontend_auto_icache_master_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [31:0] _frontend_io_cpu_resp_bits_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire [31:0] _frontend_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_xcpt_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_xcpt_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_xcpt_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _frontend_io_ptw_req_bits_bits_stage2;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  wire        _dcache_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [2:0]  _dcache_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [3:0]  _dcache_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [31:0] _dcache_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [7:0]  _dcache_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [63:0] _dcache_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [6:0]  _dcache_io_cpu_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [31:0] _dcache_io_cpu_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [31:0] _dcache_io_cpu_resp_bits_data_word_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire [31:0] _dcache_io_cpu_resp_bits_data_raw;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_ordered;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_cpu_perf_grant;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_ptw_req_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _dcache_io_ptw_req_bits_bits_stage2;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  wire        _intXbar_auto_anon_out_0;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_1;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_2;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _intXbar_auto_anon_out_3;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  wire        _tlMasterXbar_auto_anon_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]  _tlMasterXbar_auto_anon_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]  _tlMasterXbar_auto_anon_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [63:0] _tlMasterXbar_auto_anon_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [2:0]  _tlMasterXbar_auto_anon_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [3:0]  _tlMasterXbar_auto_anon_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire        _tlMasterXbar_auto_anon_in_0_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  wire [63:0] _tlMasterXbar_auto_anon_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  reg         wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
    if (reset)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      wfiNodeOut_0_REG <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
    else	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      wfiNodeOut_0_REG <= _core_io_wfi;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
        wfiNodeOut_0_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_MasterXbar_RocketTile_i2_o1_a32d64s1k1z4u tlMasterXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .clock                         (clock),
    .reset                         (reset),
    .auto_anon_in_1_a_ready        (_tlMasterXbar_auto_anon_in_1_a_ready),
    .auto_anon_in_1_a_valid        (_frontend_auto_icache_master_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .auto_anon_in_1_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .auto_anon_in_1_d_valid        (_tlMasterXbar_auto_anon_in_1_d_valid),
    .auto_anon_in_1_d_bits_opcode  (_tlMasterXbar_auto_anon_in_1_d_bits_opcode),
    .auto_anon_in_1_d_bits_size    (_tlMasterXbar_auto_anon_in_1_d_bits_size),
    .auto_anon_in_1_d_bits_data    (_tlMasterXbar_auto_anon_in_1_d_bits_data),
    .auto_anon_in_1_d_bits_corrupt (_tlMasterXbar_auto_anon_in_1_d_bits_corrupt),
    .auto_anon_in_0_a_ready        (_tlMasterXbar_auto_anon_in_0_a_ready),
    .auto_anon_in_0_a_valid        (_dcache_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_param   (_dcache_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_size    (_dcache_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_address (_dcache_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_mask    (_dcache_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_a_bits_data    (_dcache_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_d_ready        (_dcache_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .auto_anon_in_0_d_valid        (_tlMasterXbar_auto_anon_in_0_d_valid),
    .auto_anon_in_0_d_bits_opcode  (_tlMasterXbar_auto_anon_in_0_d_bits_opcode),
    .auto_anon_in_0_d_bits_size    (_tlMasterXbar_auto_anon_in_0_d_bits_size),
    .auto_anon_in_0_d_bits_denied  (_tlMasterXbar_auto_anon_in_0_d_bits_denied),
    .auto_anon_in_0_d_bits_data    (_tlMasterXbar_auto_anon_in_0_d_bits_data),
    .auto_anon_out_a_ready         (auto_buffer_out_a_ready),
    .auto_anon_out_a_valid         (auto_buffer_out_a_valid),
    .auto_anon_out_a_bits_opcode   (auto_buffer_out_a_bits_opcode),
    .auto_anon_out_a_bits_param    (auto_buffer_out_a_bits_param),
    .auto_anon_out_a_bits_size     (auto_buffer_out_a_bits_size),
    .auto_anon_out_a_bits_source   (auto_buffer_out_a_bits_source),
    .auto_anon_out_a_bits_address  (auto_buffer_out_a_bits_address),
    .auto_anon_out_a_bits_mask     (auto_buffer_out_a_bits_mask),
    .auto_anon_out_a_bits_data     (auto_buffer_out_a_bits_data),
    .auto_anon_out_d_ready         (auto_buffer_out_d_ready),
    .auto_anon_out_d_valid         (auto_buffer_out_d_valid),
    .auto_anon_out_d_bits_opcode   (auto_buffer_out_d_bits_opcode),
    .auto_anon_out_d_bits_param    (auto_buffer_out_d_bits_param),
    .auto_anon_out_d_bits_size     (auto_buffer_out_d_bits_size),
    .auto_anon_out_d_bits_source   (auto_buffer_out_d_bits_source),
    .auto_anon_out_d_bits_sink     (auto_buffer_out_d_bits_sink),
    .auto_anon_out_d_bits_denied   (auto_buffer_out_d_bits_denied),
    .auto_anon_out_d_bits_data     (auto_buffer_out_d_bits_data),
    .auto_anon_out_d_bits_corrupt  (auto_buffer_out_d_bits_corrupt)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
  IntXbar_i3_o1 intXbar (	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .auto_anon_in_2_0 (auto_int_local_in_2_0),
    .auto_anon_in_1_0 (auto_int_local_in_1_0),
    .auto_anon_in_1_1 (auto_int_local_in_1_1),
    .auto_anon_in_0_0 (auto_int_local_in_0_0),
    .auto_anon_out_0  (_intXbar_auto_anon_out_0),
    .auto_anon_out_1  (_intXbar_auto_anon_out_1),
    .auto_anon_out_2  (_intXbar_auto_anon_out_2),
    .auto_anon_out_3  (_intXbar_auto_anon_out_3)
  );	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
  DCache dcache (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .clock                             (clock),
    .reset                             (reset),
    .auto_out_a_ready                  (_tlMasterXbar_auto_anon_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_a_valid                  (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode            (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param             (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size              (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_address           (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask              (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data              (_dcache_auto_out_a_bits_data),
    .auto_out_d_ready                  (_dcache_auto_out_d_ready),
    .auto_out_d_valid                  (_tlMasterXbar_auto_anon_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_opcode            (_tlMasterXbar_auto_anon_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_size              (_tlMasterXbar_auto_anon_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_denied            (_tlMasterXbar_auto_anon_in_0_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_out_d_bits_data              (_tlMasterXbar_auto_anon_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .io_cpu_req_ready                  (_dcache_io_cpu_req_ready),
    .io_cpu_req_valid                  (_dcacheArb_io_mem_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_addr              (_dcacheArb_io_mem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_tag               (_dcacheArb_io_mem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_cmd               (_dcacheArb_io_mem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_size              (_dcacheArb_io_mem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_signed            (_dcacheArb_io_mem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_dprv              (_dcacheArb_io_mem_req_bits_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_dv                (_dcacheArb_io_mem_req_bits_dv),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_req_bits_no_xcpt           (_dcacheArb_io_mem_req_bits_no_xcpt),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s1_kill                    (_dcacheArb_io_mem_s1_kill),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s1_data_data               (_dcacheArb_io_mem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s1_data_mask               (_dcacheArb_io_mem_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_cpu_s2_nack                    (_dcache_io_cpu_s2_nack),
    .io_cpu_resp_valid                 (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr             (/* unused */),
    .io_cpu_resp_bits_tag              (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd              (/* unused */),
    .io_cpu_resp_bits_size             (/* unused */),
    .io_cpu_resp_bits_signed           (/* unused */),
    .io_cpu_resp_bits_dprv             (/* unused */),
    .io_cpu_resp_bits_dv               (/* unused */),
    .io_cpu_resp_bits_data             (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask             (/* unused */),
    .io_cpu_resp_bits_replay           (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data         (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw         (_dcache_io_cpu_resp_bits_data_raw),
    .io_cpu_resp_bits_store_data       (/* unused */),
    .io_cpu_replay_next                (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld              (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st              (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld              (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st              (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_ae_ld              (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st              (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_ordered                    (_dcache_io_cpu_ordered),
    .io_cpu_perf_grant                 (_dcache_io_cpu_perf_grant),
    .io_ptw_req_bits_bits_need_gpa     (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_stage2       (_dcache_io_ptw_req_bits_bits_stage2),
    .io_ptw_status_debug               (_ptw_io_requestor_0_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_l                (_ptw_io_requestor_0_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_a                (_ptw_io_requestor_0_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_x                (_ptw_io_requestor_0_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_w                (_ptw_io_requestor_0_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_r                (_ptw_io_requestor_0_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_addr                 (_ptw_io_requestor_0_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_mask                 (_ptw_io_requestor_0_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_l                (_ptw_io_requestor_0_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_a                (_ptw_io_requestor_0_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_x                (_ptw_io_requestor_0_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_w                (_ptw_io_requestor_0_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_r                (_ptw_io_requestor_0_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_addr                 (_ptw_io_requestor_0_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_mask                 (_ptw_io_requestor_0_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_l                (_ptw_io_requestor_0_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_a                (_ptw_io_requestor_0_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_x                (_ptw_io_requestor_0_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_w                (_ptw_io_requestor_0_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_r                (_ptw_io_requestor_0_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_addr                 (_ptw_io_requestor_0_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_mask                 (_ptw_io_requestor_0_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_l                (_ptw_io_requestor_0_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_a                (_ptw_io_requestor_0_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_x                (_ptw_io_requestor_0_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_w                (_ptw_io_requestor_0_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_r                (_ptw_io_requestor_0_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_addr                 (_ptw_io_requestor_0_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_mask                 (_ptw_io_requestor_0_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_l                (_ptw_io_requestor_0_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_a                (_ptw_io_requestor_0_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_x                (_ptw_io_requestor_0_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_w                (_ptw_io_requestor_0_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_r                (_ptw_io_requestor_0_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_addr                 (_ptw_io_requestor_0_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_mask                 (_ptw_io_requestor_0_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_l                (_ptw_io_requestor_0_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_a                (_ptw_io_requestor_0_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_x                (_ptw_io_requestor_0_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_w                (_ptw_io_requestor_0_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_r                (_ptw_io_requestor_0_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_addr                 (_ptw_io_requestor_0_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_mask                 (_ptw_io_requestor_0_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_l                (_ptw_io_requestor_0_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_a                (_ptw_io_requestor_0_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_x                (_ptw_io_requestor_0_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_w                (_ptw_io_requestor_0_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_r                (_ptw_io_requestor_0_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_addr                 (_ptw_io_requestor_0_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_mask                 (_ptw_io_requestor_0_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_l                (_ptw_io_requestor_0_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_a                (_ptw_io_requestor_0_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_x                (_ptw_io_requestor_0_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_w                (_ptw_io_requestor_0_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_r                (_ptw_io_requestor_0_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_addr                 (_ptw_io_requestor_0_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_mask                 (_ptw_io_requestor_0_pmp_7_mask)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  );	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  Frontend frontend (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_icache_master_out_a_ready        (_tlMasterXbar_auto_anon_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_a_valid        (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),
    .auto_icache_master_out_d_valid        (_tlMasterXbar_auto_anon_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_opcode  (_tlMasterXbar_auto_anon_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_size    (_tlMasterXbar_auto_anon_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_data    (_tlMasterXbar_auto_anon_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .auto_icache_master_out_d_bits_corrupt (_tlMasterXbar_auto_anon_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:55:42]
    .io_cpu_might_request                  (_core_io_imem_might_request),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_req_valid                      (_core_io_imem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_req_bits_pc                    (_core_io_imem_req_bits_pc),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_req_bits_speculative           (_core_io_imem_req_bits_speculative),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_resp_ready                     (_core_io_imem_resp_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_resp_valid                     (_frontend_io_cpu_resp_valid),
    .io_cpu_resp_bits_pc                   (_frontend_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data                 (_frontend_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_xcpt_pf_inst         (_frontend_io_cpu_resp_bits_xcpt_pf_inst),
    .io_cpu_resp_bits_xcpt_gf_inst         (_frontend_io_cpu_resp_bits_xcpt_gf_inst),
    .io_cpu_resp_bits_xcpt_ae_inst         (_frontend_io_cpu_resp_bits_xcpt_ae_inst),
    .io_cpu_resp_bits_replay               (_frontend_io_cpu_resp_bits_replay),
    .io_cpu_btb_update_valid               (_core_io_imem_btb_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_bht_update_valid               (_core_io_imem_bht_update_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_cpu_flush_icache                   (_core_io_imem_flush_icache),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_ptw_req_bits_bits_need_gpa         (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_stage2           (_frontend_io_ptw_req_bits_bits_stage2),
    .io_ptw_status_debug                   (_ptw_io_requestor_1_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_l                    (_ptw_io_requestor_1_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_a                    (_ptw_io_requestor_1_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_x                    (_ptw_io_requestor_1_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_w                    (_ptw_io_requestor_1_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_cfg_r                    (_ptw_io_requestor_1_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_addr                     (_ptw_io_requestor_1_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_0_mask                     (_ptw_io_requestor_1_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_l                    (_ptw_io_requestor_1_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_a                    (_ptw_io_requestor_1_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_x                    (_ptw_io_requestor_1_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_w                    (_ptw_io_requestor_1_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_cfg_r                    (_ptw_io_requestor_1_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_addr                     (_ptw_io_requestor_1_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_1_mask                     (_ptw_io_requestor_1_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_l                    (_ptw_io_requestor_1_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_a                    (_ptw_io_requestor_1_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_x                    (_ptw_io_requestor_1_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_w                    (_ptw_io_requestor_1_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_cfg_r                    (_ptw_io_requestor_1_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_addr                     (_ptw_io_requestor_1_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_2_mask                     (_ptw_io_requestor_1_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_l                    (_ptw_io_requestor_1_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_a                    (_ptw_io_requestor_1_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_x                    (_ptw_io_requestor_1_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_w                    (_ptw_io_requestor_1_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_cfg_r                    (_ptw_io_requestor_1_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_addr                     (_ptw_io_requestor_1_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_3_mask                     (_ptw_io_requestor_1_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_l                    (_ptw_io_requestor_1_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_a                    (_ptw_io_requestor_1_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_x                    (_ptw_io_requestor_1_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_w                    (_ptw_io_requestor_1_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_cfg_r                    (_ptw_io_requestor_1_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_addr                     (_ptw_io_requestor_1_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_4_mask                     (_ptw_io_requestor_1_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_l                    (_ptw_io_requestor_1_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_a                    (_ptw_io_requestor_1_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_x                    (_ptw_io_requestor_1_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_w                    (_ptw_io_requestor_1_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_cfg_r                    (_ptw_io_requestor_1_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_addr                     (_ptw_io_requestor_1_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_5_mask                     (_ptw_io_requestor_1_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_l                    (_ptw_io_requestor_1_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_a                    (_ptw_io_requestor_1_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_x                    (_ptw_io_requestor_1_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_w                    (_ptw_io_requestor_1_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_cfg_r                    (_ptw_io_requestor_1_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_addr                     (_ptw_io_requestor_1_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_6_mask                     (_ptw_io_requestor_1_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_l                    (_ptw_io_requestor_1_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_a                    (_ptw_io_requestor_1_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_x                    (_ptw_io_requestor_1_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_w                    (_ptw_io_requestor_1_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_cfg_r                    (_ptw_io_requestor_1_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_addr                     (_ptw_io_requestor_1_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_pmp_7_mask                     (_ptw_io_requestor_1_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .io_ptw_customCSRs_csrs_0_value        (_ptw_io_requestor_1_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
  ScratchpadSlavePort dtim_adapter (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .clock                      (clock),
    .reset                      (reset),
    .auto_in_a_ready            (_dtim_adapter_auto_in_a_ready),
    .auto_in_a_valid            (_fragmenter_1_auto_anon_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_opcode      (_fragmenter_1_auto_anon_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_param       (_fragmenter_1_auto_anon_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_size        (_fragmenter_1_auto_anon_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_source      (_fragmenter_1_auto_anon_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_address     (_fragmenter_1_auto_anon_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_mask        (_fragmenter_1_auto_anon_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_a_bits_data        (_fragmenter_1_auto_anon_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_d_ready            (_fragmenter_1_auto_anon_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .auto_in_d_valid            (_dtim_adapter_auto_in_d_valid),
    .auto_in_d_bits_opcode      (_dtim_adapter_auto_in_d_bits_opcode),
    .auto_in_d_bits_size        (_dtim_adapter_auto_in_d_bits_size),
    .auto_in_d_bits_source      (_dtim_adapter_auto_in_d_bits_source),
    .auto_in_d_bits_data        (_dtim_adapter_auto_in_d_bits_data),
    .io_dmem_req_ready          (_dcacheArb_io_requestor_1_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_req_valid          (_dtim_adapter_io_dmem_req_valid),
    .io_dmem_req_bits_addr      (_dtim_adapter_io_dmem_req_bits_addr),
    .io_dmem_req_bits_cmd       (_dtim_adapter_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size      (_dtim_adapter_io_dmem_req_bits_size),
    .io_dmem_s1_kill            (_dtim_adapter_io_dmem_s1_kill),
    .io_dmem_s1_data_data       (_dtim_adapter_io_dmem_s1_data_data),
    .io_dmem_s1_data_mask       (_dtim_adapter_io_dmem_s1_data_mask),
    .io_dmem_s2_nack            (_dcacheArb_io_requestor_1_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_valid         (_dcacheArb_io_requestor_1_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_data_raw (_dcacheArb_io_requestor_1_resp_bits_data_raw)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  );	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  TLFragmenter_1 fragmenter_1 (	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
    .clock                        (clock),
    .reset                        (reset),
    .auto_anon_in_a_ready         (auto_buffer_in_a_ready),
    .auto_anon_in_a_valid         (auto_buffer_in_a_valid),
    .auto_anon_in_a_bits_opcode   (auto_buffer_in_a_bits_opcode),
    .auto_anon_in_a_bits_param    (auto_buffer_in_a_bits_param),
    .auto_anon_in_a_bits_size     (auto_buffer_in_a_bits_size),
    .auto_anon_in_a_bits_source   (auto_buffer_in_a_bits_source),
    .auto_anon_in_a_bits_address  (auto_buffer_in_a_bits_address),
    .auto_anon_in_a_bits_mask     (auto_buffer_in_a_bits_mask),
    .auto_anon_in_a_bits_data     (auto_buffer_in_a_bits_data),
    .auto_anon_in_d_ready         (auto_buffer_in_d_ready),
    .auto_anon_in_d_valid         (auto_buffer_in_d_valid),
    .auto_anon_in_d_bits_opcode   (auto_buffer_in_d_bits_opcode),
    .auto_anon_in_d_bits_size     (auto_buffer_in_d_bits_size),
    .auto_anon_in_d_bits_source   (auto_buffer_in_d_bits_source),
    .auto_anon_in_d_bits_data     (auto_buffer_in_d_bits_data),
    .auto_anon_out_a_ready        (_dtim_adapter_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .auto_anon_out_a_valid        (_fragmenter_1_auto_anon_out_a_valid),
    .auto_anon_out_a_bits_opcode  (_fragmenter_1_auto_anon_out_a_bits_opcode),
    .auto_anon_out_a_bits_param   (_fragmenter_1_auto_anon_out_a_bits_param),
    .auto_anon_out_a_bits_size    (_fragmenter_1_auto_anon_out_a_bits_size),
    .auto_anon_out_a_bits_source  (_fragmenter_1_auto_anon_out_a_bits_source),
    .auto_anon_out_a_bits_address (_fragmenter_1_auto_anon_out_a_bits_address),
    .auto_anon_out_a_bits_mask    (_fragmenter_1_auto_anon_out_a_bits_mask),
    .auto_anon_out_a_bits_data    (_fragmenter_1_auto_anon_out_a_bits_data),
    .auto_anon_out_d_ready        (_fragmenter_1_auto_anon_out_d_ready),
    .auto_anon_out_d_valid        (_dtim_adapter_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .auto_anon_out_d_bits_opcode  (_dtim_adapter_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .auto_anon_out_d_bits_size    (_dtim_adapter_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .auto_anon_out_d_bits_source  (_dtim_adapter_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .auto_anon_out_d_bits_data    (_dtim_adapter_auto_in_d_bits_data)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
  );	// @[generators/rocket-chip/src/main/scala/tilelink/Fragmenter.scala:345:34]
  HellaCacheArbiter dcacheArb (	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .clock                                     (clock),
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid                  (_core_io_dmem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_req_bits_addr              (_core_io_dmem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_req_bits_tag               (_core_io_dmem_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_req_bits_size              (_core_io_dmem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_req_bits_signed            (_core_io_dmem_req_bits_signed),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_req_bits_dv                (_core_io_dmem_req_bits_dv),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_s1_kill                    (_core_io_dmem_s1_kill),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_s1_data_data               (_core_io_dmem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_tag              (_dcacheArb_io_requestor_0_resp_bits_tag),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_resp_bits_replay           (_dcacheArb_io_requestor_0_resp_bits_replay),
    .io_requestor_0_resp_bits_has_data         (_dcacheArb_io_requestor_0_resp_bits_has_data),
    .io_requestor_0_resp_bits_data_word_bypass (_dcacheArb_io_requestor_0_resp_bits_data_word_bypass),
    .io_requestor_0_replay_next                (_dcacheArb_io_requestor_0_replay_next),
    .io_requestor_0_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ma_ld),
    .io_requestor_0_s2_xcpt_ma_st              (_dcacheArb_io_requestor_0_s2_xcpt_ma_st),
    .io_requestor_0_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_0_s2_xcpt_pf_ld),
    .io_requestor_0_s2_xcpt_pf_st              (_dcacheArb_io_requestor_0_s2_xcpt_pf_st),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_0_s2_xcpt_ae_st              (_dcacheArb_io_requestor_0_s2_xcpt_ae_st),
    .io_requestor_0_ordered                    (_dcacheArb_io_requestor_0_ordered),
    .io_requestor_0_perf_grant                 (_dcacheArb_io_requestor_0_perf_grant),
    .io_requestor_1_req_ready                  (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_req_valid                  (_dtim_adapter_io_dmem_req_valid),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_req_bits_addr              (_dtim_adapter_io_dmem_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_req_bits_cmd               (_dtim_adapter_io_dmem_req_bits_cmd),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_req_bits_size              (_dtim_adapter_io_dmem_req_bits_size),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_s1_kill                    (_dtim_adapter_io_dmem_s1_kill),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_s1_data_data               (_dtim_adapter_io_dmem_s1_data_data),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_s1_data_mask               (_dtim_adapter_io_dmem_s1_data_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:78:15]
    .io_requestor_1_s2_nack                    (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_resp_valid                 (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_data_raw         (_dcacheArb_io_requestor_1_resp_bits_data_raw),
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),
    .io_mem_req_bits_dv                        (_dcacheArb_io_mem_req_bits_dv),
    .io_mem_req_bits_no_xcpt                   (_dcacheArb_io_mem_req_bits_no_xcpt),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s1_data_mask                       (_dcacheArb_io_mem_s1_data_mask),
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_data_word_bypass         (_dcache_io_cpu_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_resp_bits_data_raw                 (_dcache_io_cpu_resp_bits_data_raw),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_mem_perf_grant                         (_dcache_io_cpu_perf_grant)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
  );	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
  PTW ptw (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
    .clock                                  (clock),
    .io_requestor_0_req_bits_bits_need_gpa  (_dcache_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_requestor_0_req_bits_bits_stage2    (_dcache_io_ptw_req_bits_bits_stage2),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:278:43]
    .io_requestor_0_status_debug            (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_pmp_0_cfg_l             (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_a             (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x             (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w             (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r             (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr              (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask              (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l             (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_a             (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x             (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w             (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r             (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr              (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask              (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l             (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_a             (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x             (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w             (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r             (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr              (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask              (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l             (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_a             (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x             (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w             (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r             (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr              (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask              (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l             (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_a             (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x             (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w             (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r             (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr              (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask              (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l             (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_a             (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x             (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w             (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r             (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr              (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask              (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l             (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_a             (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x             (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w             (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r             (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr              (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask              (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l             (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_a             (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x             (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w             (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r             (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr              (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask              (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_1_req_bits_bits_need_gpa  (_frontend_io_ptw_req_bits_bits_need_gpa),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_requestor_1_req_bits_bits_stage2    (_frontend_io_ptw_req_bits_bits_stage2),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_requestor_1_status_debug            (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_pmp_0_cfg_l             (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_a             (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x             (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w             (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r             (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr              (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask              (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l             (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_a             (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x             (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w             (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r             (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr              (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask              (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l             (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_a             (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x             (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w             (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r             (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr              (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask              (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l             (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_a             (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x             (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w             (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r             (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr              (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask              (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l             (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_a             (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x             (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w             (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r             (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr              (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask              (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l             (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_a             (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x             (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w             (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r             (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr              (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask              (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l             (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_a             (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x             (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w             (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r             (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr              (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask              (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l             (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_a             (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x             (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w             (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r             (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr              (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask              (_ptw_io_requestor_1_pmp_7_mask),
    .io_requestor_1_customCSRs_csrs_0_value (_ptw_io_requestor_1_customCSRs_csrs_0_value),
    .io_dpath_status_debug                  (_core_io_ptw_status_debug),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_cfg_l                   (_core_io_ptw_pmp_0_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_cfg_a                   (_core_io_ptw_pmp_0_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_cfg_x                   (_core_io_ptw_pmp_0_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_cfg_w                   (_core_io_ptw_pmp_0_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_cfg_r                   (_core_io_ptw_pmp_0_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_addr                    (_core_io_ptw_pmp_0_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_0_mask                    (_core_io_ptw_pmp_0_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_cfg_l                   (_core_io_ptw_pmp_1_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_cfg_a                   (_core_io_ptw_pmp_1_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_cfg_x                   (_core_io_ptw_pmp_1_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_cfg_w                   (_core_io_ptw_pmp_1_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_cfg_r                   (_core_io_ptw_pmp_1_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_addr                    (_core_io_ptw_pmp_1_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_1_mask                    (_core_io_ptw_pmp_1_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_cfg_l                   (_core_io_ptw_pmp_2_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_cfg_a                   (_core_io_ptw_pmp_2_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_cfg_x                   (_core_io_ptw_pmp_2_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_cfg_w                   (_core_io_ptw_pmp_2_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_cfg_r                   (_core_io_ptw_pmp_2_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_addr                    (_core_io_ptw_pmp_2_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_2_mask                    (_core_io_ptw_pmp_2_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_cfg_l                   (_core_io_ptw_pmp_3_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_cfg_a                   (_core_io_ptw_pmp_3_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_cfg_x                   (_core_io_ptw_pmp_3_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_cfg_w                   (_core_io_ptw_pmp_3_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_cfg_r                   (_core_io_ptw_pmp_3_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_addr                    (_core_io_ptw_pmp_3_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_3_mask                    (_core_io_ptw_pmp_3_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_cfg_l                   (_core_io_ptw_pmp_4_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_cfg_a                   (_core_io_ptw_pmp_4_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_cfg_x                   (_core_io_ptw_pmp_4_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_cfg_w                   (_core_io_ptw_pmp_4_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_cfg_r                   (_core_io_ptw_pmp_4_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_addr                    (_core_io_ptw_pmp_4_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_4_mask                    (_core_io_ptw_pmp_4_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_cfg_l                   (_core_io_ptw_pmp_5_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_cfg_a                   (_core_io_ptw_pmp_5_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_cfg_x                   (_core_io_ptw_pmp_5_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_cfg_w                   (_core_io_ptw_pmp_5_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_cfg_r                   (_core_io_ptw_pmp_5_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_addr                    (_core_io_ptw_pmp_5_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_5_mask                    (_core_io_ptw_pmp_5_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_cfg_l                   (_core_io_ptw_pmp_6_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_cfg_a                   (_core_io_ptw_pmp_6_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_cfg_x                   (_core_io_ptw_pmp_6_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_cfg_w                   (_core_io_ptw_pmp_6_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_cfg_r                   (_core_io_ptw_pmp_6_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_addr                    (_core_io_ptw_pmp_6_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_6_mask                    (_core_io_ptw_pmp_6_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_cfg_l                   (_core_io_ptw_pmp_7_cfg_l),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_cfg_a                   (_core_io_ptw_pmp_7_cfg_a),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_cfg_x                   (_core_io_ptw_pmp_7_cfg_x),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_cfg_w                   (_core_io_ptw_pmp_7_cfg_w),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_cfg_r                   (_core_io_ptw_pmp_7_cfg_r),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_addr                    (_core_io_ptw_pmp_7_addr),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_pmp_7_mask                    (_core_io_ptw_pmp_7_mask),	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .io_dpath_customCSRs_csrs_0_value       (_core_io_ptw_customCSRs_csrs_0_value)	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  );	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:802:19]
  Rocket core (	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
    .clock                              (clock),
    .reset                              (reset),
    .io_hartid                          (auto_hartid_in),
    .io_interrupts_debug                (_intXbar_auto_anon_out_0),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_mtip                 (_intXbar_auto_anon_out_2),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_msip                 (_intXbar_auto_anon_out_1),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_interrupts_meip                 (_intXbar_auto_anon_out_3),	// @[generators/rocket-chip/src/main/scala/subsystem/HierarchicalElement.scala:57:37]
    .io_imem_might_request              (_core_io_imem_might_request),
    .io_imem_req_valid                  (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative       (_core_io_imem_req_bits_speculative),
    .io_imem_resp_ready                 (_core_io_imem_resp_ready),
    .io_imem_resp_valid                 (_frontend_io_cpu_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_pc               (_frontend_io_cpu_resp_bits_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_data             (_frontend_io_cpu_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_xcpt_pf_inst     (_frontend_io_cpu_resp_bits_xcpt_pf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_xcpt_gf_inst     (_frontend_io_cpu_resp_bits_xcpt_gf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_xcpt_ae_inst     (_frontend_io_cpu_resp_bits_xcpt_ae_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_resp_bits_replay           (_frontend_io_cpu_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:393:28]
    .io_imem_btb_update_valid           (_core_io_imem_btb_update_valid),
    .io_imem_bht_update_valid           (_core_io_imem_bht_update_valid),
    .io_imem_flush_icache               (_core_io_imem_flush_icache),
    .io_dmem_req_ready                  (_dcacheArb_io_requestor_0_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_req_valid                  (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr              (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag               (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd               (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size              (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed            (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dv                (_core_io_dmem_req_bits_dv),
    .io_dmem_s1_kill                    (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data               (_core_io_dmem_s1_data_data),
    .io_dmem_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_tag              (_dcacheArb_io_requestor_0_resp_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_replay           (_dcacheArb_io_requestor_0_resp_bits_replay),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_has_data         (_dcacheArb_io_requestor_0_resp_bits_has_data),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_resp_bits_data_word_bypass (_dcacheArb_io_requestor_0_resp_bits_data_word_bypass),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_replay_next                (_dcacheArb_io_requestor_0_replay_next),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ma_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ma_st              (_dcacheArb_io_requestor_0_s2_xcpt_ma_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_0_s2_xcpt_pf_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_pf_st              (_dcacheArb_io_requestor_0_s2_xcpt_pf_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_s2_xcpt_ae_st              (_dcacheArb_io_requestor_0_s2_xcpt_ae_st),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_ordered                    (_dcacheArb_io_requestor_0_ordered),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_dmem_perf_grant                 (_dcacheArb_io_requestor_0_perf_grant),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:292:25]
    .io_ptw_status_debug                (_core_io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l                 (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a                 (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                 (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                 (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                 (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                  (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                  (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                 (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a                 (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                 (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                 (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                 (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                  (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                  (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                 (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a                 (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                 (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                 (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                 (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                  (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                  (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                 (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a                 (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                 (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                 (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                 (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                  (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                  (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                 (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a                 (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                 (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                 (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                 (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                  (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                  (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                 (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a                 (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                 (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                 (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                 (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                  (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                  (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                 (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a                 (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                 (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                 (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                 (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                  (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                  (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                 (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a                 (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                 (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                 (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                 (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                  (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                  (_core_io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_value     (_core_io_ptw_customCSRs_csrs_0_value),
    .io_wfi                             (_core_io_wfi)
  );	// @[generators/rocket-chip/src/main/scala/tile/RocketTile.scala:169:20]
  assign auto_wfi_out_0 = wfiNodeOut_0_REG;	// @[generators/rocket-chip/src/main/scala/tile/Interrupts.scala:131:36, generators/rocket-chip/src/main/scala/tile/RocketTile.scala:165:7]
endmodule

