#include "../include/DMEM.hpp"
#include "ROB.hpp"
#include <cstdint>

int32_t DMEM::load_n_bytes(uint32_t address, int n, bool isSigned) const {
  int32_t result = 0;
  for (int i = 0; i < n; i++) {
    auto byte_data = read_data(address + i);
    result |= (byte_data << (i << 3));
    if (i == n - 1 && n < 4 && isSigned) {
      if (result & (1 << ((n << 3) - 1))) {
        auto mask = ~((1 << (n << 3)) - 1);
        result |= mask;
      }
    }
  }
  return result;
}

void DMEM::writeLine(uint32_t addr, const uint8_t *lineData) {
  for (int i = 0; i < DCACHE_BLOCK_CAP; i++) {
    write_data(addr + i, lineData[i]);
  }
}

void DMEM::work() {
  // Every read of the registered state is the committed (_M_old) view, so the
  // two ports are order-independent by construction.
  const bool readBusyOld = static_cast<bool>(readBusy);
  const bool writeBusyOld = static_cast<bool>(writeBusy);
  const bool replyValidOld = static_cast<bool>(replyValid);

  // ---- claim: one pulse per port, only when that port is drained ----
  if (static_cast<bool>(readValid) && !readBusyOld) {
    execReadAddress <= static_cast<uint32_t>(readAddress);
    execReadRemainCycle <= DMEM_LINE_LATENCY;
    readBusy <= true;
  }
  if (static_cast<bool>(writeValid) && !writeBusyOld) {
    execWriteAddress <= static_cast<uint32_t>(writeAddress);
    execWriteRemainCycle <= DMEM_LINE_LATENCY;
    for (int i = 0; i < DCACHE_BLOCK_CAP; ++i)
      execWriteLineData[i] <= static_cast<uint32_t>(writeLineData[i]);
    writeBusy <= true;
  }

  // ---- completion: a read produces a reply, a write lands its line ----
  const bool readDone = readBusyOld &&
                        static_cast<uint32_t>(execReadRemainCycle) == 1;
  const bool writeDone = writeBusyOld &&
                         static_cast<uint32_t>(execWriteRemainCycle) == 1;

  if (readDone) {
    const uint32_t blockBase = static_cast<uint32_t>(execReadAddress) & ~0xFu;
    for (int i = 0; i < DCACHE_BLOCK_CAP; ++i)
      replyLineData[i] <= read_data(blockBase + i);
    readBusy <= false;
  } else if (readBusyOld) {
    // countdown: hold the port busy (Register keeps its value unassigned)
    execReadRemainCycle <= static_cast<uint32_t>(execReadRemainCycle) - 1;
  }

  if (writeDone) {
    uint8_t line[DCACHE_BLOCK_CAP];
    for (int i = 0; i < DCACHE_BLOCK_CAP; ++i)
      line[i] = static_cast<uint8_t>(static_cast<uint32_t>(execWriteLineData[i]));
    writeLine(static_cast<uint32_t>(execWriteAddress), line);
    writeBusy <= false;
  } else if (writeBusyOld) {
    execWriteRemainCycle <= static_cast<uint32_t>(execWriteRemainCycle) - 1;
  }

  // ---- reply pull: the consumer took it last cycle, drop it now ----
  // (readDone wins over the pull: a freshly produced reply is never pulled in
  // the same cycle it appears -- that is the main tree's write order too.)
  if (readDone) {
    replyValid <= true;
  } else if (replyValidOld) {
    replyValid <= false;
  }
}
