// Seed: 2602116811
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout tri1 id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    output tri id_4,
    output wor id_5,
    input supply0 id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    inout wand id_10,
    output uwire id_11,
    output tri0 id_12
    , id_15,
    output tri1 id_13
);
  id_16 :
  assert property (@(posedge -1) 1 ? id_8 : -1 ? -1 : id_8)
  else $unsigned(36);
  ;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = 1 == (id_10 ==? id_10);
endmodule
