{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436469872271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436469872272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 16:24:32 2015 " "Processing started: Thu Jul 09 16:24:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436469872272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436469872272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stageMEM -c stageMEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off stageMEM -c stageMEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436469872272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436469872598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mars/documents/oac/meu_mips_repositorio/datamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mars/documents/oac/meu_mips_repositorio/datamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamips-SYN " "Found design unit 1: datamips-SYN" {  } { { "../dataMIPS.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/dataMIPS.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873200 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMIPS " "Found entity 1: dataMIPS" {  } { { "../dataMIPS.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/dataMIPS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436469873200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageMEM-behavioral " "Found design unit 1: stageMEM-behavioral" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873203 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageMEM " "Found entity 1: stageMEM" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436469873203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagemem_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagemem_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageMEM_testbench-estrutural " "Found design unit 1: stageMEM_testbench-estrutural" {  } { { "stageMEM_testbench.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873206 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageMEM_testbench " "Found entity 1: stageMEM_testbench" {  } { { "stageMEM_testbench.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436469873206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stageMEM " "Elaborating entity \"stageMEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436469873267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMIPS dataMIPS:map_DataMemory " "Elaborating entity \"dataMIPS\" for hierarchy \"dataMIPS:map_DataMemory\"" {  } { { "stageMEM.vhd" "map_DataMemory" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMIPS:map_DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\"" {  } { { "../dataMIPS.vhd" "altsyncram_component" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/dataMIPS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMIPS:map_DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\"" {  } { { "../dataMIPS.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/dataMIPS.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469873322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMIPS:map_DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memData.mif " "Parameter \"init_file\" = \"memData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873323 ""}  } { { "../dataMIPS.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/dataMIPS.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436469873323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1d1 " "Found entity 1: altsyncram_k1d1" {  } { { "db/altsyncram_k1d1.tdf" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/db/altsyncram_k1d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436469873407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436469873407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1d1 dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated " "Elaborating entity \"altsyncram_k1d1\" for hierarchy \"dataMIPS:map_DataMemory\|altsyncram:altsyncram_component\|altsyncram_k1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436469873408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436469874019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874019 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[8\] " "No output dependent on input pin \"ALUOutM\[8\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[9\] " "No output dependent on input pin \"ALUOutM\[9\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[10\] " "No output dependent on input pin \"ALUOutM\[10\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[11\] " "No output dependent on input pin \"ALUOutM\[11\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[12\] " "No output dependent on input pin \"ALUOutM\[12\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[13\] " "No output dependent on input pin \"ALUOutM\[13\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[14\] " "No output dependent on input pin \"ALUOutM\[14\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[15\] " "No output dependent on input pin \"ALUOutM\[15\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[16\] " "No output dependent on input pin \"ALUOutM\[16\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[17\] " "No output dependent on input pin \"ALUOutM\[17\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[18\] " "No output dependent on input pin \"ALUOutM\[18\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[19\] " "No output dependent on input pin \"ALUOutM\[19\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[20\] " "No output dependent on input pin \"ALUOutM\[20\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[21\] " "No output dependent on input pin \"ALUOutM\[21\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[22\] " "No output dependent on input pin \"ALUOutM\[22\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[23\] " "No output dependent on input pin \"ALUOutM\[23\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[24\] " "No output dependent on input pin \"ALUOutM\[24\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[25\] " "No output dependent on input pin \"ALUOutM\[25\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[26\] " "No output dependent on input pin \"ALUOutM\[26\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[27\] " "No output dependent on input pin \"ALUOutM\[27\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[28\] " "No output dependent on input pin \"ALUOutM\[28\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[29\] " "No output dependent on input pin \"ALUOutM\[29\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[30\] " "No output dependent on input pin \"ALUOutM\[30\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOutM\[31\] " "No output dependent on input pin \"ALUOutM\[31\]\"" {  } { { "stageMEM.vhd" "" { Text "C:/Users/Mars/Documents/OAC/Meu_mips_repositorio/stageMEM/stageMEM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436469874064 "|stageMEM|ALUOutM[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1436469874064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436469874066 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436469874066 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1436469874066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436469874066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436469874084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 16:24:34 2015 " "Processing ended: Thu Jul 09 16:24:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436469874084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436469874084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436469874084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436469874084 ""}
