/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef CFG_GPIO_H
#define CFG_GPIO_H

#include <gpio.h>

/* Pad configuration was generated automatically using intelp2m 2.5-149f0c750c */
static const struct pad_config gpio_table[] = {
	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - RCIN# */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A0, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A0, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A1 - LAD0 */
	/* DW0: 0x84000402, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A1, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A1, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_A2 - LAD1 */
	/* DW0: 0x84000402, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A2, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A2, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_A3 - LAD2 */
	/* DW0: 0x84000402, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A3, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A3, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_A4 - LAD3 */
	/* DW0: 0x84000402, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A4, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A4, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_A5 - LFRAME# */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A5, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A5, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_A6 - SERIRQ */
	/* DW0: 0x84000402, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A6, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A6, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), 0),

	/* GPP_A7 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A7, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A7, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A8 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A8, 1, PLTRST),

	/* GPP_A9 - CLKOUT_LPC0 */
	/* DW0: 0x84000600, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A9, DN_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A9, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(DN_20K)),

	/* GPP_A10 - CLKOUT_LPC1 */
	/* DW0: 0x84000600, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A10, DN_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_A10, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(DN_20K)),

	/* GPP_A11 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A11, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A11, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A12 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A12, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A12, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A13 - SUSWARN#/SUSPWRDNACK */
	/* DW0: 0x44000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_A14 - SUS_STAT# */
	/* DW0: 0x44000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A14, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_A15 - SUS_ACK# */
	/* DW0: 0x44000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_A15, UP_20K, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_A15, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_A16 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A16, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A16, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A17 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A17, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A17, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A18 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A18, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A18, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A19 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A19, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A19, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A20 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A20, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A20, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A21 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A21, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A21, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A22 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A22, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A22, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_A23 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_A23, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_A23, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B0 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B0, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B0, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B1 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B1, 1, PLTRST),

	/* GPP_B2 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B2, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B2, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B3 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B3, 1, DEEP),

	/* GPP_B4 - CPU_GP3 */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_B4, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_B4, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B5 - GPIO */
	/* DW0: 0x44800100, DW1: 0x00000000 */
	/* DW0: PAD_RX_POL(INVERT) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B5, NONE, DEEP, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B5, PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_B6 - SRCCLKREQ1# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B6, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B6, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_B7 - SRCCLKREQ2# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B7, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B7, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_B8 - SRCCLKREQ3# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B8, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B8, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_B9 - SRCCLKREQ4# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B9, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B9, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_B10 - SRCCLKREQ5# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B10, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_B11 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B11, 1, PLTRST),

	/* GPP_B12 - SLP_S0# */
	/* DW0: 0x44000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_B13 - PLTRST# */
	/* DW0: 0x44000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_B13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_B14 - SPKR */
	/* DW0: 0x84000600, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_B14, DN_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_B14, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(DN_20K)),

	/* GPP_B15 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B15, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B15, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B16 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B16, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B16, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B17 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B17, 1, DEEP),

	/* GPP_B18 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_B18, NONE, PLTRST, OFF, ACPI),

	/* GPP_B19 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B19, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B19, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B20 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B20, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B20, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B21 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B21, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B21, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B22 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_B22, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_B22, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_B23 - PCHHOT# */
	/* DW0: 0x84000a01, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1 - IGNORED */
	/* PAD_CFG_NF(GPP_B23, DN_20K, PLTRST, NF2), */
	_PAD_CFG_STRUCT(GPP_B23, PAD_FUNC(NF2) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, PAD_PULL(DN_20K)),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C0 - SMBCLK */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C0, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C1 - SMBDATA */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C1, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C2 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C2, 1, DEEP),

	/* GPP_C3 - SML0CLK */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C3, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C4 - SML0DATA */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_C4, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C5 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_C5, NONE, PLTRST, OFF, ACPI),

	/* GPP_C6 - RESERVED */

	/* GPP_C7 - RESERVED */

	/* GPP_C8 - UART0_RXD */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C8, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C8, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C9 - UART0_TXD */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C9, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C9, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_C10 - UART0_RTS# */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C10, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C10, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_C11 - UART0_CTS# */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C11, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C11, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C12 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C12, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C12, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C13 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C13, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C13, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C14 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C14, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C14, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C15 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C15, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C15, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C16 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C16, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C16, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C17 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C17, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C17, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C18 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C18, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C18, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C19 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_C19, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_C19, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C20 - UART2_RXD */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C20, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C20, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_C21 - UART2_TXD */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C21, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C21, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_C22 - UART2_RTS# */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_C22, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C22, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_C23 - UART2_CTS# */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_C23, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_C23, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Group GPP_D ------- */

	/* GPP_D0 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D0, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D0, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D1 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D1, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D1, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D2 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D2, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D2, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D3 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D3, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D3, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D4 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D4, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D4, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D5 - I2S_SFRM */
	/* DW0: 0x84000402, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_D5, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_D5, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), 0),

	/* GPP_D6 - I2S_TXD */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D6, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_D6, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_D7 - I2S_RXD */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_D7, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_D7, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_D8 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D8, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D8, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D9 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D9, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D9, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D10 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D10, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D10, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D11 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D11, NONE, PLTRST, OFF, ACPI),

	/* GPP_D12 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D12, NONE, PLTRST, OFF, ACPI),

	/* GPP_D13 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D13, NONE, PLTRST, OFF, ACPI),

	/* GPP_D14 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D14, NONE, PLTRST, OFF, ACPI),

	/* GPP_D15 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D15, NONE, PLTRST, OFF, ACPI),

	/* GPP_D16 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D16, NONE, PLTRST, OFF, ACPI),

	/* GPP_D17 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D17, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D17, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D18 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D18, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D18, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D19 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D19, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D19, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D20 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D20, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D20, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D21 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D21, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D21, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D22 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_D22, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_D22, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_D23 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_D23, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_E ------- */

	/* GPP_E0 - SATAXPCIE0 */
	/* DW0: 0x84000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E0, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E0, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_E1 - SATAXPCIE1 */
	/* DW0: 0x84000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E1, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E1, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_E2 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_E2, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_E2, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E3 - CPU_GP0 */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E3, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E3, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E4 - SATA_DEVSLP0 */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E4, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E4, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_E5 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_E5, NONE, PLTRST, OFF, ACPI),

	/* GPP_E6 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_E6, NONE, PLTRST, OFF, ACPI),

	/* GPP_E7 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_E7, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_E7, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E8 - SATA_LED# */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_E8, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_E8, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_E9 - USB_OC0# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_E9, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E10 - USB_OC1# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_E10, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E11 - USB_OC2# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_E11, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_E12 - USB_OC3# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_E12, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Group GPP_F ------- */

	/* GPP_F0 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F0, NONE, PLTRST, OFF, ACPI),

	/* GPP_F1 - SATAXPCIE4 */
	/* DW0: 0x84000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F1, UP_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F1, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPP_F2 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F2, NONE, PLTRST, OFF, ACPI),

	/* GPP_F3 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F3, NONE, PLTRST, OFF, ACPI),

	/* GPP_F4 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F4, NONE, PLTRST, OFF, ACPI),

	/* GPP_F5 - GPIO */
	/* DW0: 0x42080102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_SCI(GPP_F5, NONE, DEEP, EDGE_SINGLE, NONE), */
	_PAD_CFG_STRUCT(GPP_F5, PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SCI) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F6 - SATA_DEVSLP4 */
	/* DW0: 0x84000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_F6, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_F6, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPP_F7 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F7, NONE, PLTRST, OFF, ACPI),

	/* GPP_F8 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F8, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F8, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F9 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F9, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F10 - GPIO */
	/* DW0: 0x80100102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC_HIGH(GPP_F10, NONE, PLTRST), */
	_PAD_CFG_STRUCT(GPP_F10, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F11 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F11, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F11, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F12 - GPIO */
	/* DW0: 0x80900102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC_LOW(GPP_F12, NONE, PLTRST), */
	_PAD_CFG_STRUCT(GPP_F12, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F13 - GPIO */
	/* DW0: 0x80100100, DW1: 0x00000000 */
	PAD_CFG_GPI_APIC_HIGH(GPP_F13, NONE, PLTRST),

	/* GPP_F14 - GPIO */
	/* DW0: 0x40900100, DW1: 0x00000000 */
	PAD_CFG_GPI_APIC_LOW(GPP_F14, NONE, DEEP),

	/* GPP_F15 - USB_OC4# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F15, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F16 - USB_OC5# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F16, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F17 - USB_OC6# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_F17, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_F17, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F18 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F18, 1, PLTRST),

	/* GPP_F19 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F19, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F19, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F20 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_F20, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_F20, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_F21 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_F21, NONE, PLTRST, OFF, ACPI),

	/* GPP_F22 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F22, 1, PLTRST),

	/* GPP_F23 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F23, 1, DEEP),

	/* ------- GPIO Group GPP_G ------- */

	/* GPP_G0 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G0, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G1 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G1, 1, PLTRST),

	/* GPP_G2 - GPIO */
	/* DW0: 0x80880102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_SCI(GPP_G2, NONE, PLTRST, LEVEL, INVERT), */
	_PAD_CFG_STRUCT(GPP_G2, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(SCI) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G3 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G3, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G4 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G4, 1, DEEP),

	/* GPP_G5 - GPIO */
	/* DW0: 0x80100100, DW1: 0x00000000 */
	PAD_CFG_GPI_APIC_HIGH(GPP_G5, NONE, PLTRST),

	/* GPP_G6 - GPIO */
	/* DW0: 0x82880102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_SCI(GPP_G6, NONE, PLTRST, EDGE_SINGLE, INVERT), */
	_PAD_CFG_STRUCT(GPP_G6, PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SCI) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G7 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G7, 1, DEEP),

	/* GPP_G8 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G8, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G8, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G9 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G9, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G9, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G10 - GPIO */
	/* DW0: 0x84000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G10, 0, PLTRST),

	/* GPP_G11 - GPIO */
	/* DW0: 0x84000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G11, 0, PLTRST),

	/* GPP_G12 - GPIO */
	/* DW0: 0x82880100, DW1: 0x00001000 */
	PAD_CFG_GPI_SCI(GPP_G12, DN_20K, PLTRST, EDGE_SINGLE, INVERT),

	/* GPP_G13 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G13, 1, PLTRST),

	/* GPP_G14 - GPIO */
	/* DW0: 0x82880100, DW1: 0x00000000 */
	PAD_CFG_GPI_SCI(GPP_G14, NONE, PLTRST, EDGE_SINGLE, INVERT),

	/* GPP_G15 - GPIO */
	/* DW0: 0x84000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G15, 0, PLTRST),

	/* GPP_G16 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00001000 */
	PAD_CFG_TERM_GPO(GPP_G16, 1, DN_20K, PLTRST),

	/* GPP_G17 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_G17, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_G17, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G18 - GPIO */
	/* DW0: 0x80100102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC_HIGH(GPP_G18, NONE, PLTRST), */
	_PAD_CFG_STRUCT(GPP_G18, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G19 - SMI# */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_G19, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_G19, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_G20 - GPIO */
	/* DW0: 0x80100102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC_HIGH(GPP_G20, NONE, PLTRST), */
	_PAD_CFG_STRUCT(GPP_G20, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_G21 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G21, 1, PLTRST),

	/* GPP_G22 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G22, 1, PLTRST),

	/* GPP_G23 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_G23, 1, PLTRST),

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H0 - SRCCLKREQ6# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_H0, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H0, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_H1 - SRCCLKREQ7# */
	/* DW0: 0x44000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_H1, NONE, DEEP, NF1), */
	_PAD_CFG_STRUCT(GPP_H1, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),

	/* GPP_H2 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_H2, NONE),

	/* GPP_H3 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_H3, NONE),

	/* GPP_H4 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, PLTRST, OFF, ACPI),

	/* GPP_H5 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H5, NONE, PLTRST, OFF, ACPI),

	/* GPP_H6 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H6, NONE, PLTRST, OFF, ACPI),

	/* GPP_H7 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H7, NONE, PLTRST, OFF, ACPI),

	/* GPP_H8 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H8, NONE, PLTRST, OFF, ACPI),

	/* GPP_H9 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H9, NONE, PLTRST, OFF, ACPI),

	/* GPP_H10 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H10, NONE, PLTRST, OFF, ACPI),

	/* GPP_H11 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H11, NONE, PLTRST, OFF, ACPI),

	/* GPP_H12 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H12, NONE, PLTRST, OFF, ACPI),

	/* GPP_H13 - GPIO */
	/* DW0: 0x80100102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC_HIGH(GPP_H13, NONE, PLTRST), */
	_PAD_CFG_STRUCT(GPP_H13, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H14 - GPIO */
	/* DW0: 0x80100102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_APIC_HIGH(GPP_H14, NONE, PLTRST), */
	_PAD_CFG_STRUCT(GPP_H14, PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H15 - GPIO */
	/* DW0: 0x80100100, DW1: 0x00000000 */
	PAD_CFG_GPI_APIC_HIGH(GPP_H15, NONE, PLTRST),

	/* GPP_H16 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_H16, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_H16, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_H17 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H17, 1, PLTRST),

	/* GPP_H18 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H18, NONE, PLTRST, OFF, ACPI),

	/* GPP_H19 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H19, NONE, PLTRST, OFF, ACPI),

	/* GPP_H20 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H20, NONE, PLTRST, OFF, ACPI),

	/* GPP_H21 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H21, NONE, PLTRST, OFF, ACPI),

	/* GPP_H22 - GPIO */
	/* DW0: 0x84000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_H22, NONE, PLTRST, OFF, ACPI),

	/* GPP_H23 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H23, 0, DEEP),

	/* ------- GPIO Community 2 ------- */

	/* -------- GPIO Group GPD -------- */

	/* GPD0 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPD0, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPD0, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPD1 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD1, 0, PWROK),

	/* GPD2 - LAN_WAKE# */
	/* DW0: 0x00080602, DW1: 0x00003c00 */
	/* DW0: PAD_BUF(RX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPD2, NATIVE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD2, PAD_FUNC(NF1) | PAD_IRQ_ROUTE(SCI) | PAD_BUF(RX_DISABLE) | (1 << 1), PAD_PULL(NATIVE)),

	/* GPD3 - PWRBTN# */
	/* DW0: 0x04000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD3, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),

	/* GPD4 - SLP_S3# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPD4, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD4, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPD5 - SLP_S4# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPD5, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD5, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPD6 - SLP_A# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPD6, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD6, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPD7 - GPIO */
	/* DW0: 0x04000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD7, 1, PWROK),

	/* GPD8 - SUSCLK */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPD8, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD8, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPD9 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD9, 0, PWROK),

	/* GPD10 - SLP_S5# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPD10, NONE, PWROK, NF1), */
	_PAD_CFG_STRUCT(GPD10, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),

	/* GPD11 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD11, 0, PWROK),

	/* ------- GPIO Community 3 ------- */

	/* ------- GPIO Group GPP_I ------- */

	/* GPP_I0 - DDPB_HPD0 */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I0, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I0, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_I1 - DDPC_HPD1 */
	/* DW0: 0x84000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	/* PAD_CFG_NF(GPP_I1, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I1, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_I2 - DDPD_HPD2 */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I2, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I2, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_I3 - GPIO */
	/* DW0: 0x82840102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_SMI(GPP_I3, NONE, PLTRST, EDGE_SINGLE, INVERT), */
	_PAD_CFG_STRUCT(GPP_I3, PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SMI) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_I4 - GPIO */
	/* DW0: 0x84000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	/* PAD_CFG_GPI_TRIG_OWN(GPP_I4, NONE, PLTRST, OFF, ACPI), */
	_PAD_CFG_STRUCT(GPP_I4, PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* GPP_I5 - DDPB_CTRLCLK */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I5, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I5, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_I6 - DDPB_CTRLDATA */
	/* DW0: 0x84000500, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I6, DN_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I6, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(DN_20K)),

	/* GPP_I7 - DDPC_CTRLCLK */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I7, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I7, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_I8 - DDPC_CTRLDATA */
	/* DW0: 0x84000500, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I8, DN_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I8, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(DN_20K)),

	/* GPP_I9 - DDPD_CTRLCLK */
	/* DW0: 0x84000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I9, NONE, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I9, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),

	/* GPP_I10 - DDPD_CTRLDATA */
	/* DW0: 0x84000500, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	/* PAD_CFG_NF(GPP_I10, DN_20K, PLTRST, NF1), */
	_PAD_CFG_STRUCT(GPP_I10, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(DN_20K)),
};

/* Early pad configuration in bootblock */
static const struct pad_config early_gpio_table[] = {

};

#endif /* CFG_GPIO_H */
