<!-- PROFILE HEADER -->
<h1 align="center">
  ğŸ‘‹ Hi, I'm 
  <span style="
    background: linear-gradient(90deg, #00ADB5, #00CCFF);
    -webkit-background-clip: text;
    -webkit-text-fill-color: transparent;
    font-weight: bold;
  ">
    Vitthal Kanase
  </span>
</h1>

<h3 align="center">
  ğŸ’¡ <span style="
    background: linear-gradient(90deg, #00ADB5, #0078FF);
    -webkit-background-clip: text;
    -webkit-text-fill-color: transparent;
    font-weight: 600;
  ">
    VLSI | ASIC | FPGA | Digital Electronics | EDA Automation
  </span>
</h3>

---

## ğŸ§  About Me  

Iâ€™m a **VLSI & Digital Design Engineer** passionate about **ASIC, FPGA, and SoC development**.  
My focus lies in designing efficient digital architectures, verifying them with **SystemVerilog/UVM**, and automating design flows using **Python** and **TCL**.  

ğŸ”¹ **Goal:** To bridge the gap between **hardware and software** by building reliable and automated silicon design solutions.  
ğŸ”¹ **Interest Areas:** Physical Design, RTL design, Synthesis, STA, and Verification.  

---

## ğŸ› ï¸ <span style="color:#00ADB5;">Skills</span> & <span style="color:#0088FF;">Expertise</span>  

| <span style="color:#00ADB5;">Domain</span> | <span style="color:#0088FF;">Skills</span> |
|:--|:--|
| **VLSI Design** | RTL to GDSII, Logic Synthesis, STA |
| **ASIC Design & Verification** | Verilog, SystemVerilog, UVM, Testbench Creation |
| **FPGA Development** | Xilinx Vivado, Constraints, Timing Closure |
| **Digital Electronics** | FSMs, Timing Analysis, Logic Optimization |
| **EDA Tools** | Cadence Virtuoso, Xcelium, Genus, Innovus, Tempus |
| **Automation & Scripting** | Python, TCL, Bash |
| **Others** | Git, Linux, ModelSim, Synopsys DC/PT |

---

## âš™ï¸ <span style="color:#00ADB5;">Tools</span> & <span style="color:#0088FF;">Technologies</span>  

<p align="center">
  <img src="https://img.shields.io/badge/Cadence-%23E60012.svg?style=for-the-badge&logoColor=white" alt="Cadence"/>
  <img src="https://img.shields.io/badge/Vivado-%23007ACC.svg?style=for-the-badge&logo=xilinx&logoColor=white" alt="Vivado"/>
  <img src="https://img.shields.io/badge/SystemVerilog-%23FF6F00.svg?style=for-the-badge" alt="SystemVerilog"/>
  <img src="https://img.shields.io/badge/Python-%233776AB.svg?style=for-the-badge&logo=python&logoColor=white" alt="Python"/>
  <img src="https://img.shields.io/badge/TCL-%233E8EDE.svg?style=for-the-badge" alt="TCL"/>
  <img src="https://img.shields.io/badge/Git-%23F05033.svg?style=for-the-badge&logo=git&logoColor=white" alt="Git"/>
  <img src="https://img.shields.io/badge/Linux-%23FCC624.svg?style=for-the-badge&logo=linux&logoColor=black" alt="Linux"/>
</p>

---

## ğŸš€ <span style="color:#00ADB5;">Featured</span> <span style="color:#0088FF;">Projects</span>  

### ğŸ”¹ **ASIC Implementation of Secure RISC-V Core with AES Engine**  
- Designed and verified a secure **RISC-V processor core** with integrated **AES encryption**.  
- Performed synthesis, timing analysis, and area optimization using **Cadence Genus & Innovus**.  

### ğŸ”¹ **FPGA-based Image Processing Accelerator**  
- Implemented a real-time image filter pipeline on **Xilinx FPGA (Vivado)**.  
- Used **SystemVerilog testbench** and **Python** automation for performance analysis.  

### ğŸ”¹ **AMBA AHB Bus Protocol Implementation**  
- Designed and verified an **AHB bus interconnect** supporting multiple masters/slaves.  
- Simulated and debugged transactions using **Xcelium and ModelSim**.

---

## ğŸ“Š <span style="color:#00ADB5;">GitHub</span> <span style="color:#0088FF;">Stats</span>  

<!-- <p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=vitthalkanase&show_icons=true&theme=radical&hide_border=true" height="165">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=vitthalkanase&theme=radical&hide_border=true" height="165">
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=vitthalkanase&layout=compact&theme=radical&hide_border=true" height="150">
</p> -->

---

## ğŸŒ± <span style="color:#00ADB5;">Currently</span> <span style="color:#0088FF;">Learning</span>  
- **UVM Advanced Verification Techniques**  
- **Low Power Design & Physical Implementation**  
- **AI + EDA automation using Python scripting**

---

## ğŸ“¬ <span style="color:#00ADB5;">Connect</span> <span style="color:#0088FF;">With Me</span>  

<p align="center">
  <a href="https://www.linkedin.com/in/vitthal-kanase/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-%230077B5.svg?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="mailto:vtlkanase@gmail.com">
    <img src="https://img.shields.io/badge/Email-via_Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
</p>

---

## âš¡ <span style="color:#00ADB5;">Fun</span> <span style="color:#0088FF;">Fact</span>  
> I love turning ideas into logic, logic into code, and code into silicon âš™ï¸ğŸ’¡  

---

â­ï¸ *<span style="color:#00ADB5;">â€œDesign is not just what it looks like</span>, but <span style="color:#0088FF;">how it works â€” both in hardware and in thought.â€</span>*  
