Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 22:06:19 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                  286        1.511        0.000                       0                  1283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.168        0.000                      0                  286        1.511        0.000                       0                   611  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[258]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[284]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.112ns (29.630%)  route 0.266ns (70.370%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.993ns (routing 0.522ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.578ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         0.993     1.539    shift_reg_tap_i/clk_c
    SLICE_X104Y493       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y493       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.577 r  shift_reg_tap_i/sr_p.sr_1[258]/Q
                         net (fo=3, routed)           0.031     1.608    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/input_slr_254
    SLICE_X104Y493       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.631 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m935/O
                         net (fo=3, routed)           0.170     1.801    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1021
    SLICE_X98Y494        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.837 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m1232/O
                         net (fo=3, routed)           0.048     1.885    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1552
    SLICE_X98Y493        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.900 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_537_i/O
                         net (fo=1, routed)           0.017     1.917    shift_reg_tap_o/N_537_i
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.235     2.007    shift_reg_tap_o/clk_c
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/C
                         clock pessimism             -0.305     1.703    
    SLICE_X98Y493        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.749    shift_reg_tap_o/sr_p.sr_1[284]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[258]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[284]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.112ns (29.630%)  route 0.266ns (70.370%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.993ns (routing 0.522ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.578ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         0.993     1.539    shift_reg_tap_i/clk_c
    SLICE_X104Y493       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y493       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.577 f  shift_reg_tap_i/sr_p.sr_1[258]/Q
                         net (fo=3, routed)           0.031     1.608    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/input_slr_254
    SLICE_X104Y493       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.631 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m935/O
                         net (fo=3, routed)           0.170     1.801    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1021
    SLICE_X98Y494        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.837 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m1232/O
                         net (fo=3, routed)           0.048     1.885    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1552
    SLICE_X98Y493        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.900 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_537_i/O
                         net (fo=1, routed)           0.017     1.917    shift_reg_tap_o/N_537_i
    SLICE_X98Y493        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.235     2.007    shift_reg_tap_o/clk_c
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/C
                         clock pessimism             -0.305     1.703    
    SLICE_X98Y493        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.749    shift_reg_tap_o/sr_p.sr_1[284]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[258]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[284]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.116%)  route 0.375ns (63.884%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.724ns (routing 0.926ns, distribution 0.798ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.014ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.724     2.554    shift_reg_tap_i/clk_c
    SLICE_X104Y493       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y493       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.623 r  shift_reg_tap_i/sr_p.sr_1[258]/Q
                         net (fo=3, routed)           0.047     2.670    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/input_slr_254
    SLICE_X104Y493       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.044     2.714 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m935/O
                         net (fo=3, routed)           0.234     2.948    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1021
    SLICE_X98Y494        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.019 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m1232/O
                         net (fo=3, routed)           0.066     3.085    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1552
    SLICE_X98Y493        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.028     3.113 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_537_i/O
                         net (fo=1, routed)           0.028     3.141    shift_reg_tap_o/N_537_i
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.203     3.344    shift_reg_tap_o/clk_c
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/C
                         clock pessimism             -0.437     2.907    
    SLICE_X98Y493        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.960    shift_reg_tap_o/sr_p.sr_1[284]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[258]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[284]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.116%)  route 0.375ns (63.884%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.724ns (routing 0.926ns, distribution 0.798ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.014ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.724     2.554    shift_reg_tap_i/clk_c
    SLICE_X104Y493       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y493       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.623 f  shift_reg_tap_i/sr_p.sr_1[258]/Q
                         net (fo=3, routed)           0.047     2.670    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/input_slr_254
    SLICE_X104Y493       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.044     2.714 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m935/O
                         net (fo=3, routed)           0.234     2.948    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1021
    SLICE_X98Y494        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     3.019 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m1232/O
                         net (fo=3, routed)           0.066     3.085    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1552
    SLICE_X98Y493        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.028     3.113 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_537_i/O
                         net (fo=1, routed)           0.028     3.141    shift_reg_tap_o/N_537_i
    SLICE_X98Y493        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.203     3.344    shift_reg_tap_o/clk_c
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/C
                         clock pessimism             -0.437     2.907    
    SLICE_X98Y493        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.960    shift_reg_tap_o/sr_p.sr_1[284]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[245]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[284]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.150ns (33.708%)  route 0.295ns (66.292%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.992ns (routing 0.522ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.578ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.529    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.546 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         0.992     1.538    shift_reg_tap_i/clk_c
    SLICE_X104Y492       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y492       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.577 r  shift_reg_tap_i/sr_p.sr_1[245]/Q
                         net (fo=3, routed)           0.060     1.637    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/input_slr_241
    SLICE_X104Y493       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.060     1.697 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m935/O
                         net (fo=3, routed)           0.170     1.867    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1021
    SLICE_X98Y494        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     1.903 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m1232/O
                         net (fo=3, routed)           0.048     1.951    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_1552
    SLICE_X98Y493        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.966 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/N_537_i/O
                         net (fo=1, routed)           0.017     1.983    shift_reg_tap_o/N_537_i
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.753    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.772 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.235     2.007    shift_reg_tap_o/clk_c
    SLICE_X98Y493        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[284]/C
                         clock pessimism             -0.305     1.703    
    SLICE_X98Y493        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.749    shift_reg_tap_o/sr_p.sr_1[284]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[271]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[272]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X88Y497   shift_reg_tap_i/sr_p.sr_1[273]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X88Y499   shift_reg_tap_i/sr_p.sr_1[274]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[271]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y492  shift_reg_tap_i/sr_p.sr_1[272]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y489  shift_reg_tap_i/sr_p.sr_1[282]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y489  shift_reg_tap_i/sr_p.sr_1[283]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y489  shift_reg_tap_i/sr_p.sr_1[285]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y497   shift_reg_tap_i/sr_p.sr_1[273]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y499   shift_reg_tap_i/sr_p.sr_1[274]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y499   shift_reg_tap_i/sr_p.sr_1[274]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y498   shift_reg_tap_i/sr_p.sr_1[275]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y498   shift_reg_tap_i/sr_p.sr_1[276]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X91Y497          lsfr_1/shiftreg_vector[160]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X101Y496         lsfr_1/shiftreg_vector[161]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y495         lsfr_1/shiftreg_vector[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[174]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[175]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y494         lsfr_1/shiftreg_vector[176]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y494         lsfr_1/shiftreg_vector[165]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y494         lsfr_1/shiftreg_vector[166]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y494         lsfr_1/shiftreg_vector[167]/C



