--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_demo.twx uart_demo.ncd -o uart_demo.twr uart_demo.pcf
-ucf mimas_v2.ucf

Design file:              uart_demo.ncd
Physical constraint file: uart_demo.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_100M = PERIOD TIMEGRP "CLK_100MHz" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 760 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point hex_display/segments_enable_out_0 (SLICE_X3Y60.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_3 (FF)
  Destination:          hex_display/segments_enable_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.703 - 0.652)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_3 to hex_display/segments_enable_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.430   hex_display/divider<3>
                                                       hex_display/divider_3
    SLICE_X8Y35.A1       net (fanout=2)        1.028   hex_display/divider<3>
    SLICE_X8Y35.COUT     Topcya                0.482   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lutdi
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.408   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.622ns logic, 3.279ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_3 (FF)
  Destination:          hex_display/segments_enable_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.703 - 0.652)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_3 to hex_display/segments_enable_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.430   hex_display/divider<3>
                                                       hex_display/divider_3
    SLICE_X8Y35.A1       net (fanout=2)        1.028   hex_display/divider<3>
    SLICE_X8Y35.COUT     Topcya                0.474   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lut<0>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.408   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (1.614ns logic, 3.279ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_4 (FF)
  Destination:          hex_display/segments_enable_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.703 - 0.651)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_4 to hex_display/segments_enable_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   hex_display/divider<7>
                                                       hex_display/divider_4
    SLICE_X8Y35.A2       net (fanout=2)        0.910   hex_display/divider<4>
    SLICE_X8Y35.COUT     Topcya                0.482   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lutdi
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.408   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.622ns logic, 3.161ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point hex_display/segments_enable_out_1 (SLICE_X3Y60.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_3 (FF)
  Destination:          hex_display/segments_enable_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.703 - 0.652)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_3 to hex_display/segments_enable_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.430   hex_display/divider<3>
                                                       hex_display/divider_3
    SLICE_X8Y35.A1       net (fanout=2)        1.028   hex_display/divider<3>
    SLICE_X8Y35.COUT     Topcya                0.482   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lutdi
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.405   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (1.619ns logic, 3.279ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_3 (FF)
  Destination:          hex_display/segments_enable_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.703 - 0.652)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_3 to hex_display/segments_enable_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.430   hex_display/divider<3>
                                                       hex_display/divider_3
    SLICE_X8Y35.A1       net (fanout=2)        1.028   hex_display/divider<3>
    SLICE_X8Y35.COUT     Topcya                0.474   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lut<0>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.405   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.611ns logic, 3.279ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_4 (FF)
  Destination:          hex_display/segments_enable_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.703 - 0.651)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_4 to hex_display/segments_enable_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   hex_display/divider<7>
                                                       hex_display/divider_4
    SLICE_X8Y35.A2       net (fanout=2)        0.910   hex_display/divider<4>
    SLICE_X8Y35.COUT     Topcya                0.482   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lutdi
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.405   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.619ns logic, 3.161ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point hex_display/segments_out_1 (SLICE_X3Y60.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_3 (FF)
  Destination:          hex_display/segments_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.703 - 0.652)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_3 to hex_display/segments_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.430   hex_display/divider<3>
                                                       hex_display/divider_3
    SLICE_X8Y35.A1       net (fanout=2)        1.028   hex_display/divider<3>
    SLICE_X8Y35.COUT     Topcya                0.482   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lutdi
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.403   hex_display/segments_enable_out<0>
                                                       hex_display/segments_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (1.617ns logic, 3.279ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_3 (FF)
  Destination:          hex_display/segments_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 2)
  Clock Path Skew:      0.051ns (0.703 - 0.652)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_3 to hex_display/segments_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.430   hex_display/divider<3>
                                                       hex_display/divider_3
    SLICE_X8Y35.A1       net (fanout=2)        1.028   hex_display/divider<3>
    SLICE_X8Y35.COUT     Topcya                0.474   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lut<0>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.403   hex_display/segments_enable_out<0>
                                                       hex_display/segments_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.609ns logic, 3.279ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hex_display/divider_4 (FF)
  Destination:          hex_display/segments_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 2)
  Clock Path Skew:      0.052ns (0.703 - 0.651)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hex_display/divider_4 to hex_display/segments_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.430   hex_display/divider<7>
                                                       hex_display/divider_4
    SLICE_X8Y35.A2       net (fanout=2)        0.910   hex_display/divider<4>
    SLICE_X8Y35.COUT     Topcya                0.482   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_lutdi
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<3>
    SLICE_X8Y36.CMUX     Tcinc                 0.302   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
                                                       hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CE       net (fanout=17)       2.248   hex_display/Mcompar_divider[31]_GND_2_o_LessThan_4_o_cy<6>
    SLICE_X3Y60.CLK      Tceck                 0.403   hex_display/segments_enable_out<0>
                                                       hex_display/segments_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (1.617ns logic, 3.161ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_100M = PERIOD TIMEGRP "CLK_100MHz" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hex_display/segments_out_1 (SLICE_X3Y60.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_display/segments_enable_out_0 (FF)
  Destination:          hex_display/segments_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hex_display/segments_enable_out_0 to hex_display/segments_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.CQ       Tcko                  0.198   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_0
    SLICE_X3Y60.A4       net (fanout=4)        0.129   hex_display/segments_enable_out<0>
    SLICE_X3Y60.CLK      Tah         (-Th)    -0.155   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out[2]_GND_2_o_select_9_OUT<2>211
                                                       hex_display/segments_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.353ns logic, 0.129ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Paths for end point hex_display/segments_enable_out_0 (SLICE_X3Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_display/segments_enable_out_0 (FF)
  Destination:          hex_display/segments_enable_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hex_display/segments_enable_out_0 to hex_display/segments_enable_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.CQ       Tcko                  0.198   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_0
    SLICE_X3Y60.C5       net (fanout=4)        0.074   hex_display/segments_enable_out<0>
    SLICE_X3Y60.CLK      Tah         (-Th)    -0.215   hex_display/segments_enable_out<0>
                                                       hex_display/_n00551
                                                       hex_display/segments_enable_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.413ns logic, 0.074ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Paths for end point hex_display/segments_enable_out_0 (SLICE_X3Y60.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hex_display/segments_enable_out_1 (FF)
  Destination:          hex_display/segments_enable_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hex_display/segments_enable_out_1 to hex_display/segments_enable_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BMUX     Tshcko                0.244   hex_display/segments_enable_out<0>
                                                       hex_display/segments_enable_out_1
    SLICE_X3Y60.C6       net (fanout=4)        0.044   hex_display/segments_enable_out<1>
    SLICE_X3Y60.CLK      Tah         (-Th)    -0.215   hex_display/segments_enable_out<0>
                                                       hex_display/_n00551
                                                       hex_display/segments_enable_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.459ns logic, 0.044ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_100M = PERIOD TIMEGRP "CLK_100MHz" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_100MHz_BUFGP/BUFG/I0
  Logical resource: CLK_100MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: hex_display/divider<15>/CLK
  Logical resource: hex_display/divider_12/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: hex_display/divider<15>/CLK
  Logical resource: hex_display/divider_13/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    4.885|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 760 paths, 0 nets, and 84 connections

Design statistics:
   Minimum period:   4.885ns{1}   (Maximum frequency: 204.708MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 18 11:27:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



