Next Statement
##############

EndBlock
--------

:class:`pyVHDLParser.Blocks.Generic1.EndOfStatementBlock`

NextConditionBlock
------------------

:class:`pyVHDLParser.Blocks.BaseExpression.ExpressionBlockEndedBySemicolon`

NextBlock
---------

