{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 08:42:59 2018 " "Info: Processing started: Fri Nov 16 08:42:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modul5 -c modul5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modul5 -c modul5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "top_level_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/top_level_vhd.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz\" as buffer" {  } { { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register display_vhd:module_vga\|vga:vga_driver0\|h_count\[8\] register display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\] 239.29 MHz 4.179 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 239.29 MHz between source register \"display_vhd:module_vga\|vga:vga_driver0\|h_count\[8\]\" and destination register \"display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]\" (period= 4.179 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.940 ns + Longest register register " "Info: + Longest register to register delay is 3.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|h_count\[8\] 1 REG LCFF_X23_Y12_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 8; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|h_count\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|h_count[8] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.449 ns) 1.063 ns display_vhd:module_vga\|vga:vga_driver0\|Equal1~0 2 COMB LCCOMB_X23_Y12_N30 1 " "Info: 2: + IC(0.614 ns) + CELL(0.449 ns) = 1.063 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 1; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[8] display_vhd:module_vga|vga:vga_driver0|Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.322 ns) 1.867 ns display_vhd:module_vga\|vga:vga_driver0\|Equal1~1 3 COMB LCCOMB_X23_Y12_N4 2 " "Info: 3: + IC(0.482 ns) + CELL(0.322 ns) = 1.867 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|Equal1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { display_vhd:module_vga|vga:vga_driver0|Equal1~0 display_vhd:module_vga|vga:vga_driver0|Equal1~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.495 ns) 2.652 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[0\]~11 4 COMB LCCOMB_X23_Y12_N8 2 " "Info: 4: + IC(0.290 ns) + CELL(0.495 ns) = 2.652 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { display_vhd:module_vga|vga:vga_driver0|Equal1~1 display_vhd:module_vga|vga:vga_driver0|v_count[0]~11 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.732 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[1\]~13 5 COMB LCCOMB_X23_Y12_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.732 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[1\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[0]~11 display_vhd:module_vga|vga:vga_driver0|v_count[1]~13 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.812 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[2\]~15 6 COMB LCCOMB_X23_Y12_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.812 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[2\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[1]~13 display_vhd:module_vga|vga:vga_driver0|v_count[2]~15 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.986 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[3\]~17 7 COMB LCCOMB_X23_Y12_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.986 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[3\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[2]~15 display_vhd:module_vga|vga:vga_driver0|v_count[3]~17 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.066 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[4\]~19 8 COMB LCCOMB_X23_Y12_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.066 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[4\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[3]~17 display_vhd:module_vga|vga:vga_driver0|v_count[4]~19 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.146 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[5\]~21 9 COMB LCCOMB_X23_Y12_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.146 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[5\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[4]~19 display_vhd:module_vga|vga:vga_driver0|v_count[5]~21 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.226 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[6\]~23 10 COMB LCCOMB_X23_Y12_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.226 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[6\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[5]~21 display_vhd:module_vga|vga:vga_driver0|v_count[6]~23 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.306 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[7\]~25 11 COMB LCCOMB_X23_Y12_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.306 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 2; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[7\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[6]~23 display_vhd:module_vga|vga:vga_driver0|v_count[7]~25 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.386 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[8\]~27 12 COMB LCCOMB_X23_Y12_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.386 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[8\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[7]~25 display_vhd:module_vga|vga:vga_driver0|v_count[8]~27 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.844 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]~28 13 COMB LCCOMB_X23_Y12_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 3.844 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[8]~27 display_vhd:module_vga|vga:vga_driver0|v_count[9]~28 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.940 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\] 14 REG LCFF_X23_Y12_N27 4 " "Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 3.940 ns; Loc. = LCFF_X23_Y12_N27; Fanout = 4; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { display_vhd:module_vga|vga:vga_driver0|v_count[9]~28 display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 64.82 % ) " "Info: Total cell delay = 2.554 ns ( 64.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 35.18 % ) " "Info: Total interconnect delay = 1.386 ns ( 35.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.940 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[8] display_vhd:module_vga|vga:vga_driver0|Equal1~0 display_vhd:module_vga|vga:vga_driver0|Equal1~1 display_vhd:module_vga|vga:vga_driver0|v_count[0]~11 display_vhd:module_vga|vga:vga_driver0|v_count[1]~13 display_vhd:module_vga|vga:vga_driver0|v_count[2]~15 display_vhd:module_vga|vga:vga_driver0|v_count[3]~17 display_vhd:module_vga|vga:vga_driver0|v_count[4]~19 display_vhd:module_vga|vga:vga_driver0|v_count[5]~21 display_vhd:module_vga|vga:vga_driver0|v_count[6]~23 display_vhd:module_vga|vga:vga_driver0|v_count[7]~25 display_vhd:module_vga|vga:vga_driver0|v_count[8]~27 display_vhd:module_vga|vga:vga_driver0|v_count[9]~28 display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.940 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[8] {} display_vhd:module_vga|vga:vga_driver0|Equal1~0 {} display_vhd:module_vga|vga:vga_driver0|Equal1~1 {} display_vhd:module_vga|vga:vga_driver0|v_count[0]~11 {} display_vhd:module_vga|vga:vga_driver0|v_count[1]~13 {} display_vhd:module_vga|vga:vga_driver0|v_count[2]~15 {} display_vhd:module_vga|vga:vga_driver0|v_count[3]~17 {} display_vhd:module_vga|vga:vga_driver0|v_count[4]~19 {} display_vhd:module_vga|vga:vga_driver0|v_count[5]~21 {} display_vhd:module_vga|vga:vga_driver0|v_count[6]~23 {} display_vhd:module_vga|vga:vga_driver0|v_count[7]~25 {} display_vhd:module_vga|vga:vga_driver0|v_count[8]~27 {} display_vhd:module_vga|vga:vga_driver0|v_count[9]~28 {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.614ns 0.482ns 0.290ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.449ns 0.322ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.586 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns CLOCK_50 1 CLK PIN_AB11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB11; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.879 ns) 2.846 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X25_Y1_N17 2 " "Info: 2: + IC(1.104 ns) + CELL(0.879 ns) = 2.846 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.000 ns) 4.006 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G12 43 " "Info: 3: + IC(1.160 ns) + CELL(0.000 ns) = 4.006 ns; Loc. = CLKCTRL_G12; Fanout = 43; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 5.586 ns display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\] 4 REG LCFF_X23_Y12_N27 4 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 5.586 ns; Loc. = LCFF_X23_Y12_N27; Fanout = 4; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|v_count\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 41.96 % ) " "Info: Total cell delay = 2.344 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 58.04 % ) " "Info: Total interconnect delay = 3.242 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.586 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns CLOCK_50 1 CLK PIN_AB11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB11; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.879 ns) 2.846 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X25_Y1_N17 2 " "Info: 2: + IC(1.104 ns) + CELL(0.879 ns) = 2.846 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.000 ns) 4.006 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G12 43 " "Info: 3: + IC(1.160 ns) + CELL(0.000 ns) = 4.006 ns; Loc. = CLKCTRL_G12; Fanout = 43; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 5.586 ns display_vhd:module_vga\|vga:vga_driver0\|h_count\[8\] 4 REG LCFF_X23_Y12_N1 8 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 5.586 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 8; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|h_count\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[8] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 41.96 % ) " "Info: Total cell delay = 2.344 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 58.04 % ) " "Info: Total interconnect delay = 3.242 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|h_count[8] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|h_count[8] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.940 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[8] display_vhd:module_vga|vga:vga_driver0|Equal1~0 display_vhd:module_vga|vga:vga_driver0|Equal1~1 display_vhd:module_vga|vga:vga_driver0|v_count[0]~11 display_vhd:module_vga|vga:vga_driver0|v_count[1]~13 display_vhd:module_vga|vga:vga_driver0|v_count[2]~15 display_vhd:module_vga|vga:vga_driver0|v_count[3]~17 display_vhd:module_vga|vga:vga_driver0|v_count[4]~19 display_vhd:module_vga|vga:vga_driver0|v_count[5]~21 display_vhd:module_vga|vga:vga_driver0|v_count[6]~23 display_vhd:module_vga|vga:vga_driver0|v_count[7]~25 display_vhd:module_vga|vga:vga_driver0|v_count[8]~27 display_vhd:module_vga|vga:vga_driver0|v_count[9]~28 display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.940 ns" { display_vhd:module_vga|vga:vga_driver0|h_count[8] {} display_vhd:module_vga|vga:vga_driver0|Equal1~0 {} display_vhd:module_vga|vga:vga_driver0|Equal1~1 {} display_vhd:module_vga|vga:vga_driver0|v_count[0]~11 {} display_vhd:module_vga|vga:vga_driver0|v_count[1]~13 {} display_vhd:module_vga|vga:vga_driver0|v_count[2]~15 {} display_vhd:module_vga|vga:vga_driver0|v_count[3]~17 {} display_vhd:module_vga|vga:vga_driver0|v_count[4]~19 {} display_vhd:module_vga|vga:vga_driver0|v_count[5]~21 {} display_vhd:module_vga|vga:vga_driver0|v_count[6]~23 {} display_vhd:module_vga|vga:vga_driver0|v_count[7]~25 {} display_vhd:module_vga|vga:vga_driver0|v_count[8]~27 {} display_vhd:module_vga|vga:vga_driver0|v_count[9]~28 {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.614ns 0.482ns 0.290ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.449ns 0.322ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|v_count[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|v_count[9] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|h_count[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|h_count[8] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_B\[5\] display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] 16.558 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_B\[5\]\" through register \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]\" is 16.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.586 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns CLOCK_50 1 CLK PIN_AB11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB11; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/top_level_vhd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.879 ns) 2.846 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X25_Y1_N17 2 " "Info: 2: + IC(1.104 ns) + CELL(0.879 ns) = 2.846 ns; Loc. = LCFF_X25_Y1_N17; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.000 ns) 4.006 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G12 43 " "Info: 3: + IC(1.160 ns) + CELL(0.000 ns) = 4.006 ns; Loc. = CLKCTRL_G12; Fanout = 43; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 5.586 ns display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] 4 REG LCFF_X24_Y12_N31 2 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 5.586 ns; Loc. = LCFF_X24_Y12_N31; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 41.96 % ) " "Info: Total cell delay = 2.344 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 58.04 % ) " "Info: Total interconnect delay = 3.242 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.695 ns + Longest register pin " "Info: + Longest register to pin delay is 10.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] 1 REG LCFF_X24_Y12_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N31; Fanout = 2; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/vga.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.491 ns) 1.370 ns display_vhd:module_vga\|VGA_R\[0\]~1 2 COMB LCCOMB_X24_Y12_N8 1 " "Info: 2: + IC(0.879 ns) + CELL(0.491 ns) = 1.370 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 1; COMB Node = 'display_vhd:module_vga\|VGA_R\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] display_vhd:module_vga|VGA_R[0]~1 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/display_vhd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 2.186 ns display_vhd:module_vga\|VGA_R\[0\]~2 3 COMB LCCOMB_X24_Y12_N24 1 " "Info: 3: + IC(0.295 ns) + CELL(0.521 ns) = 2.186 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 1; COMB Node = 'display_vhd:module_vga\|VGA_R\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { display_vhd:module_vga|VGA_R[0]~1 display_vhd:module_vga|VGA_R[0]~2 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/display_vhd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 3.047 ns display_vhd:module_vga\|VGA_R\[0\]~4 4 COMB LCCOMB_X24_Y12_N18 2 " "Info: 4: + IC(0.316 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'display_vhd:module_vga\|VGA_R\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { display_vhd:module_vga|VGA_R[0]~2 display_vhd:module_vga|VGA_R[0]~4 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/display_vhd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.178 ns) 4.027 ns display_vhd:module_vga\|VGA_G\[0\]~3 5 COMB LCCOMB_X20_Y12_N18 12 " "Info: 5: + IC(0.802 ns) + CELL(0.178 ns) = 4.027 ns; Loc. = LCCOMB_X20_Y12_N18; Fanout = 12; COMB Node = 'display_vhd:module_vga\|VGA_G\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { display_vhd:module_vga|VGA_R[0]~4 display_vhd:module_vga|VGA_G[0]~3 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/display_vhd.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(2.986 ns) 10.695 ns VGA_B\[5\] 6 PIN PIN_E8 0 " "Info: 6: + IC(3.682 ns) + CELL(2.986 ns) = 10.695 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'VGA_B\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { display_vhd:module_vga|VGA_G[0]~3 VGA_B[5] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "D:/PraktikumSisDig/kel wilfrid/display_DE1/top_level_vhd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.721 ns ( 44.14 % ) " "Info: Total cell delay = 4.721 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.974 ns ( 55.86 % ) " "Info: Total interconnect delay = 5.974 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.695 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] display_vhd:module_vga|VGA_R[0]~1 display_vhd:module_vga|VGA_R[0]~2 display_vhd:module_vga|VGA_R[0]~4 display_vhd:module_vga|VGA_G[0]~3 VGA_B[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.695 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] {} display_vhd:module_vga|VGA_R[0]~1 {} display_vhd:module_vga|VGA_R[0]~2 {} display_vhd:module_vga|VGA_R[0]~4 {} display_vhd:module_vga|VGA_G[0]~3 {} VGA_B[5] {} } { 0.000ns 0.879ns 0.295ns 0.316ns 0.802ns 3.682ns } { 0.000ns 0.491ns 0.521ns 0.545ns 0.178ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] {} } { 0.000ns 0.000ns 1.104ns 1.160ns 0.978ns } { 0.000ns 0.863ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.695 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] display_vhd:module_vga|VGA_R[0]~1 display_vhd:module_vga|VGA_R[0]~2 display_vhd:module_vga|VGA_R[0]~4 display_vhd:module_vga|VGA_G[0]~3 VGA_B[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.695 ns" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] {} display_vhd:module_vga|VGA_R[0]~1 {} display_vhd:module_vga|VGA_R[0]~2 {} display_vhd:module_vga|VGA_R[0]~4 {} display_vhd:module_vga|VGA_G[0]~3 {} VGA_B[5] {} } { 0.000ns 0.879ns 0.295ns 0.316ns 0.802ns 3.682ns } { 0.000ns 0.491ns 0.521ns 0.545ns 0.178ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 08:42:59 2018 " "Info: Processing ended: Fri Nov 16 08:42:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
