

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes'
================================================================
* Date:           Thu Sep 21 21:26:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min   |    max    | min |    max    |   Type  |
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |        1|  141588002|  3.333 ns|  0.472 sec|    1|  141588002|       no|
    +---------+-----------+----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+-----------+-----------+-----------+-----------+----------+----------+
        |                        |   Latency (cycles)  | Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name       |   min   |    max    |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------+---------+-----------+-----------+-----------+-----------+----------+----------+
        |- loop_Y_UV8_Y_UV8_420  |        0|  141588000|  7 ~ 32775|          -|          -|  0 ~ 4320|        no|
        +------------------------+---------+-----------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %VideoFormat, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%VideoFormat_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %VideoFormat"   --->   Operation 7 'read' 'VideoFormat_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %video_format_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i6P0A, i6 %video_format_c, i6 %VideoFormat_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %Height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%Height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %Height"   --->   Operation 11 'read' 'Height_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_c, i12 %Height_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %WidthInBytes, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%widthInPix = read i15 @_ssdm_op_Read.ap_fifo.i15P0A, i15 %WidthInBytes"   --->   Operation 15 'read' 'widthInPix' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %WidthInBytes_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i15P0A, i15 %WidthInBytes_c, i15 %widthInPix"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane12, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane12, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane01, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %img, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%switch_ln274 = switch i6 %VideoFormat_read, void %if.end187, i6 43, void %if.end194, i6 42, void %if.end193, i6 10, void %if.then9, i6 11, void %if.then9, i6 27, void %if.end191, i6 15, void %if.then20, i6 16, void %if.then20, i6 12, void %if.end189, i6 28, void %if.end188, i6 18, void %if.then35, i6 19, void %if.then35" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:274]   --->   Operation 23 'switch' 'switch_ln274' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 24 'alloca' 'y' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_751_lcssa99 = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_0_0_0_0_751_lcssa99' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_760_lcssa102 = alloca i32 1"   --->   Operation 26 'alloca' 'p_0_1_0_0_0_760_lcssa102' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_778_lcssa108 = alloca i32 1"   --->   Operation 27 'alloca' 'p_0_3_0_0_0_778_lcssa108' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_787_lcssa111 = alloca i32 1"   --->   Operation 28 'alloca' 'p_0_4_0_0_0_787_lcssa111' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%notlhs = icmp_ne  i6 %VideoFormat_read, i6 19"   --->   Operation 29 'icmp' 'notlhs' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln583 = store i12 0, i12 %y" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 30 'store' 'store_ln583' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln494 = br void %if.end190" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:494]   --->   Operation 31 'br' 'br_ln494' <Predicate = (VideoFormat_read == 16) | (VideoFormat_read == 15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln415 = br void %if.end192" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:415]   --->   Operation 32 'br' 'br_ln415' <Predicate = (VideoFormat_read == 11) | (VideoFormat_read == 10)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%remainPix = trunc i15 %widthInPix" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 33 'trunc' 'remainPix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i15 %widthInPix" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 34 'zext' 'zext_ln571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%add_ln571 = add i16 %zext_ln571, i16 15" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 35 'add' 'add_ln571' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln571_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln571, i32 4, i32 15" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 36 'partselect' 'trunc_ln571_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln576 = icmp_eq  i4 %remainPix, i4 0" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 37 'icmp' 'icmp_ln576' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %widthInPix, i32 1, i32 3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:578]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i3 %lshr_ln" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:578]   --->   Operation 39 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%remainPix_1 = select i1 %icmp_ln576, i4 8, i4 %zext_ln578" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 40 'select' 'remainPix_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%sub50 = add i12 %trunc_ln571_1, i12 4095" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 41 'add' 'sub50' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.72ns)   --->   "%cmp53 = icmp_ne  i4 %remainPix_1, i4 0" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 42 'icmp' 'cmp53' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %remainPix_1, i32 1, i32 3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%icmp = icmp_ne  i3 %tmp, i3 0" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 44 'icmp' 'icmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.72ns)   --->   "%cmp53_2 = icmp_ugt  i4 %remainPix_1, i4 2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 45 'icmp' 'cmp53_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %remainPix_1, i32 2, i32 3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 46 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%icmp6 = icmp_ne  i2 %tmp_1, i2 0" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 47 'icmp' 'icmp6' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.72ns)   --->   "%cmp53_4 = icmp_ugt  i4 %remainPix_1, i4 4" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 48 'icmp' 'cmp53_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.72ns)   --->   "%cmp53_5 = icmp_ugt  i4 %remainPix_1, i4 5" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 49 'icmp' 'cmp53_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.72ns)   --->   "%cmp53_6 = icmp_ugt  i4 %remainPix_1, i4 6" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 50 'icmp' 'cmp53_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln583 = br void %VITIS_LOOP_586_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 51 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%y_1 = load i12 %y" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 52 'load' 'y_1' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i12 %y_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 53 'trunc' 'trunc_ln583' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "%icmp_ln583 = icmp_eq  i12 %y_1, i12 %Height_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 54 'icmp' 'icmp_ln583' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.80ns)   --->   "%y_2 = add i12 %y_1, i12 1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 55 'add' 'y_2' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %icmp_ln583, void %VITIS_LOOP_586_1.split, void %if.end187.loopexit" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 56 'br' 'br_ln583' <Predicate = (VideoFormat_read == 19) | (VideoFormat_read == 18)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_751_lcssa99_load = load i8 %p_0_0_0_0_0_751_lcssa99"   --->   Operation 57 'load' 'p_0_0_0_0_0_751_lcssa99_load' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_760_lcssa102_load = load i8 %p_0_1_0_0_0_760_lcssa102"   --->   Operation 58 'load' 'p_0_1_0_0_0_760_lcssa102_load' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_778_lcssa108_load = load i8 %p_0_3_0_0_0_778_lcssa108"   --->   Operation 59 'load' 'p_0_3_0_0_0_778_lcssa108_load' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_787_lcssa111_load = load i8 %p_0_4_0_0_0_787_lcssa111"   --->   Operation 60 'load' 'p_0_4_0_0_0_787_lcssa111_load' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node brmerge42)   --->   "%tobool_not = xor i1 %trunc_ln583, i1 1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 61 'xor' 'tobool_not' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.28ns) (out node of the LUT)   --->   "%brmerge42 = or i1 %notlhs, i1 %tobool_not" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 62 'or' 'brmerge42' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 63 'wait' 'empty' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln583 = store i12 %y_2, i12 %y" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 64 'store' 'store_ln583' <Predicate = (VideoFormat_read == 19 & !icmp_ln583) | (VideoFormat_read == 18 & !icmp_ln583)> <Delay = 0.42>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 65 'br' 'br_ln0' <Predicate = (VideoFormat_read == 19 & icmp_ln583) | (VideoFormat_read == 18 & icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 66 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 18 & VideoFormat_read != 19)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end189"   --->   Operation 67 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read != 12 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read != 12 & VideoFormat_read != 18 & VideoFormat_read != 19) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read != 12 & VideoFormat_read == 28)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end190"   --->   Operation 68 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read != 18 & VideoFormat_read != 19) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read == 28) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 15 & VideoFormat_read != 16 & VideoFormat_read == 12)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end191"   --->   Operation 69 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read != 18 & VideoFormat_read != 19) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read == 28) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read == 12) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 27 & VideoFormat_read == 15)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end192"   --->   Operation 70 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read != 18 & VideoFormat_read != 19) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read == 28) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read == 12) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 10 & VideoFormat_read != 11 & VideoFormat_read == 27)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end193"   --->   Operation 71 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 18 & VideoFormat_read != 19) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 28) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 12) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 27) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 11) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end194"   --->   Operation 72 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 18 & VideoFormat_read != 19) | (VideoFormat_read != 43 & VideoFormat_read == 28) | (VideoFormat_read != 43 & VideoFormat_read == 12) | (VideoFormat_read != 43 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read == 27) | (VideoFormat_read != 43 & VideoFormat_read == 11) | (VideoFormat_read != 43 & VideoFormat_read == 10) | (VideoFormat_read != 43 & VideoFormat_read == 42)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln1056 = ret" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1056]   --->   Operation 73 'ret' 'ret_ln1056' <Predicate = (icmp_ln583) | (VideoFormat_read != 18 & VideoFormat_read != 19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 74 [2/2] (1.40ns)   --->   "%call_ln571 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1, i8 %p_0_4_0_0_0_787_lcssa111_load, i8 %p_0_3_0_0_0_778_lcssa108_load, i8 %p_0_1_0_0_0_760_lcssa102_load, i8 %p_0_0_0_0_0_751_lcssa99_load, i12 %trunc_ln571_1, i128 %bytePlanes_plane12, i128 %bytePlanes_plane01, i1 %brmerge42, i1 %icmp_ln576, i1 %cmp53_6, i1 %cmp53_5, i1 %cmp53_4, i1 %icmp6, i1 %cmp53_2, i1 %icmp, i12 %sub50, i1 %cmp53, i48 %img, i8 %p_0_4_0_0_0_787_lcssa111, i8 %p_0_3_0_0_0_778_lcssa108, i8 %p_0_1_0_0_0_760_lcssa102, i8 %p_0_0_0_0_0_751_lcssa99" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 74 'call' 'call_ln571' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln584 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4320, i64 2160" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:584]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln584' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 76 'specloopname' 'specloopname_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln571 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1, i8 %p_0_4_0_0_0_787_lcssa111_load, i8 %p_0_3_0_0_0_778_lcssa108_load, i8 %p_0_1_0_0_0_760_lcssa102_load, i8 %p_0_0_0_0_0_751_lcssa99_load, i12 %trunc_ln571_1, i128 %bytePlanes_plane12, i128 %bytePlanes_plane01, i1 %brmerge42, i1 %icmp_ln576, i1 %cmp53_6, i1 %cmp53_5, i1 %cmp53_4, i1 %icmp6, i1 %cmp53_2, i1 %icmp, i12 %sub50, i1 %cmp53, i48 %img, i8 %p_0_4_0_0_0_787_lcssa111, i8 %p_0_3_0_0_0_778_lcssa108, i8 %p_0_1_0_0_0_760_lcssa102, i8 %p_0_0_0_0_0_751_lcssa99" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 77 'call' 'call_ln571' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln583 = br void %VITIS_LOOP_586_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 78 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	fifo read operation ('VideoFormat_read') on port 'VideoFormat' [11]  (1.22 ns)
	fifo write operation ('write_ln0') on port 'video_format_c' [13]  (1.22 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln576', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576) [38]  (0.721 ns)
	'select' operation ('remainPix', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576) [41]  (0.391 ns)
	'icmp' operation ('cmp53', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576) [43]  (0.721 ns)

 <State 3>: 1.4ns
The critical path consists of the following:
	'load' operation ('y', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583) on local variable 'y' [56]  (0 ns)
	'add' operation ('y', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583) [59]  (0.809 ns)
	'store' operation ('store_ln583', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583) of variable 'y', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583 on local variable 'y' [72]  (0.427 ns)
	blocking operation 0.167 ns on control path)

 <State 4>: 1.4ns
The critical path consists of the following:
	'call' operation ('call_ln571', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571) to 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1' [71]  (1.4 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
