I 000046 55 639           1727182452307 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 7))
	(_version vf5)
	(_time 1727182452308 2024.09.24 08:54:12)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code b1e2b5e4b7e6b3a4e7e7a2ebe9b7b6b6b2b6b5b6b6)
	(_ent
		(_time 1727182452305)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
			(line__10(_arch 1 0 10(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727182452311 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 13))
	(_version vf5)
	(_time 1727182452312 2024.09.24 08:54:12)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code b1e2b5e4b7e6b3a4e7e2a2ebe9b7b6b6b2b6b5b6b6)
	(_ent
		(_time 1727182452305)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000046 55 641           1727182516281 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727182516282 2024.09.24 08:55:16)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 91c5c49f97c69384c7c782cbc99796969296959696)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727182516285 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 17))
	(_version vf5)
	(_time 1727182516286 2024.09.24 08:55:16)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code a1f5f4f7a7f6a3b4f7f2b2fbf9a7a6a6a2a6a5a6a6)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727183799623 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727183799624 2024.09.24 09:16:39)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code b1b2e4e5e6e6e1a7b9b4f4ebe7b4e7b7b3b6b4b7b6)
	(_ent
		(_time 1727183799621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000049 55 760           1727184494602 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727184494603 2024.09.24 09:28:14)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 6a3a386a6d3d3a7c626f2f303c6f3c6c686d6f6c6d)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727184525050 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727184525051 2024.09.24 09:28:45)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 5f5f5a5d0e085d4a09094c05075958585c585b5858)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727184525057 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 17))
	(_version vf5)
	(_time 1727184525058 2024.09.24 09:28:45)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 5f5f5a5d0e085d4a090c4c05075958585c585b5858)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727184525073 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727184525074 2024.09.24 09:28:45)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 6e6f6c6e6d393e78666b2b34386b38686c696b6869)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727184527277 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727184527278 2024.09.24 09:28:47)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 09095c0e075e0b1c5f5f1a53510f0e0e0a0e0d0e0e)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727184527283 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 17))
	(_version vf5)
	(_time 1727184527284 2024.09.24 09:28:47)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 19194c1f174e1b0c4f4a0a43411f1e1e1a1e1d1e1e)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727184527300 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727184527301 2024.09.24 09:28:47)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 29287b2d767e793f212c6c737f2c7f2f2b2e2c2f2e)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727184942140 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727184942141 2024.09.24 09:35:42)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code a4f0f5f2a7f3a6b1f2f2b7fefca2a3a3a7a3a0a3a3)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727184942146 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 17))
	(_version vf5)
	(_time 1727184942147 2024.09.24 09:35:42)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code a4f0f5f2a7f3a6b1f2f7b7fefca2a3a3a7a3a0a3a3)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000046 55 641           1727185019116 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727185019117 2024.09.24 09:36:59)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 4d1c1b4e1e1a4f581b1b5e17154b4a4a4e4a494a4a)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727185019122 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 17))
	(_version vf5)
	(_time 1727185019123 2024.09.24 09:36:59)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 4d1c1b4e1e1a4f581b1e5e17154b4a4a4e4a494a4a)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000046 55 641           1727185589803 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727185589804 2024.09.24 09:46:29)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 8dd88982deda8f98dbd99ed7d58b8a8a8e8a898a8a)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727185589810 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727185589811 2024.09.24 09:46:29)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 8dd88982deda8f98dbde9ed7d58b8a8a8e8a898a8a)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000046 55 641           1727186451702 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727186451703 2024.09.24 10:00:51)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 5f0c5c5d0e085d4a090b4c05075958585c585b5858)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727186451708 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727186451709 2024.09.24 10:00:51)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 5f0c5c5d0e085d4a090c4c05075958585c585b5858)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
V 000049 55 592           1727186929674 archNAND
(_unit VHDL(gate 0 4(archnand 0 12))
	(_version vf5)
	(_time 1727186929675 2024.09.24 10:08:49)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 70747571712620667523672a207774767576777671)
	(_ent
		(_time 1727186929672)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . archNAND 1 -1)
)
I 000046 55 735           1727187847907 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727187847908 2024.09.24 10:24:07)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 4a4e4c484d1d4a5c49480c134d4c194c1c4c4d4c43)
	(_ent
		(_time 1727187847905)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727188261254 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727188261255 2024.09.24 10:31:01)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code eaeaedb8bcbde8ffbcbef9b0b2ecedede9edeeeded)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727188261260 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727188261261 2024.09.24 10:31:01)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code eaeaedb8bcbde8ffbcb9f9b0b2ecedede9edeeeded)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727188261277 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727188261278 2024.09.24 10:31:01)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code f9f8f9a9a6aea9eff1fcbca3affcaffffbfefcfffe)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727188261286 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727188261287 2024.09.24 10:31:01)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 09080e0f565e091f0a0b4f500e0f5a0f5f0f0e0f00)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727188520424 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727188520425 2024.09.24 10:35:20)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 4e4f424d1c194c5b181a5d14164849494d494a4949)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727188520430 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727188520431 2024.09.24 10:35:20)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 4e4f424d1c194c5b181d5d14164849494d494a4949)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727188520446 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727188520447 2024.09.24 10:35:20)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 5d5d565e5f0a0d4b555818070b580b5b5f5a585b5a)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727188520456 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727188520457 2024.09.24 10:35:20)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 6d6d666d6f3a6d7b6e6f2b346a6b3e6b3b6b6a6b64)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727789427392 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727789427393 2024.10.01 09:30:27)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 5e0d525c0c095c4b080a4d04065859595d595a5959)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727789427410 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727789427411 2024.10.01 09:30:27)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 6e3d626f3c396c7b383d7d34366869696d696a6969)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727789427425 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727789427426 2024.10.01 09:30:27)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 7e2c757f7d292e68767b3b24287b28787c797b7879)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727789427435 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789427436 2024.10.01 09:30:27)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 7e2c757f7d297e687d7c382779782d782878797877)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
V 000056 55 1099          1727789427444 TB_ARCHITECTURE
(_unit VHDL(combo_circuit 0 5(tb_architecture 0 7))
	(_version vf5)
	(_time 1727789427445 2024.10.01 09:30:27)
	(_source(\../src/my_testbench.vhd\))
	(_parameters tan)
	(_code 8ddf86838fda8d9b8d8fcbd48a8b8e8b848a8f8b8e)
	(_ent
		(_time 1727789427442)
	)
	(_comp
		(cc
			(_object
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int A -1 0 12(_ent (_in))))
				(_port(_int B -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp cc)
		(_port
			((Cin)(Cin))
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_port
				((Cin)(Cin))
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_sig(_int Cin -1 0 18(_arch(_uni))))
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 23(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000046 55 641           1727789566510 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727789566511 2024.10.01 09:32:46)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code c495c790c793c6d19290d79e9cc2c3c3c7c3c0c3c3)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727789566515 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727789566516 2024.10.01 09:32:46)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code d382d080d784d1c68580c0898bd5d4d4d0d4d7d4d4)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727789566530 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727789566531 2024.10.01 09:32:46)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code d383d781868483c5dbd6968985d685d5d1d4d6d5d4)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727789566539 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789566540 2024.10.01 09:32:46)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code e3b3e7b0b6b4e3f5e0e1a5bae4e5b0e5b5e5e4e5ea)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727789636248 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727789636249 2024.10.01 09:33:56)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 2a2d262f7c7d283f7c7e3970722c2d2d292d2e2d2d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727789636253 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727789636254 2024.10.01 09:33:56)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 3a3d363e6c6d382f6c692960623c3d3d393d3e3d3d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727789636269 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727789636270 2024.10.01 09:33:56)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 494f424b161e195f414c0c131f4c1f4f4b4e4c4f4e)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727789636278 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789636279 2024.10.01 09:33:56)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 494f424b161e495f4a4b0f104e4f1a4f1f4f4e4f40)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727789638211 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789638212 2024.10.01 09:33:58)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code dbdd8e89df8cdbcdd8d99d82dcdd88dd8ddddcddd2)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727789713771 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789713772 2024.10.01 09:35:13)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 05000103565205130607435c02035603530302030c)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727789726942 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789726943 2024.10.01 09:35:26)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 79792b78262e796f7a7b3f207e7f2a7f2f7f7e7f70)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727789873589 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789873590 2024.10.01 09:37:53)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 4a1d4e484d1d4a5c49480c134d4c194c1c4c4d4c43)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727789898266 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 11))
	(_version vf5)
	(_time 1727789898267 2024.10.01 09:38:18)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code b9bfbdede6eeb9afbabbffe0bebfeabfefbfbebfb0)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 12(_arch(_uni))))
		(_sig(_int S2 -1 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790023765 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790023766 2024.10.01 09:40:23)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code f5a5f7a5a6a2f5e3f6f7b3acf2f3a6f3a3f3f2f3fc)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790159922 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790159923 2024.10.01 09:42:39)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code d2d4d4808685d2c4d1d0948bd5d481d484d4d5d4db)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790173030 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790173031 2024.10.01 09:42:53)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code f7f2fca7a6a0f7e1f4f5b1aef0f1a4f1a1f1f0f1fe)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727790178044 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727790178045 2024.10.01 09:42:58)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 8f8cd880ded88d9ad9db9cd5d78988888c888b8888)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727790178050 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727790178051 2024.10.01 09:42:58)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9f9cc891cec89d8ac9cc8cc5c79998989c989b9898)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727790178066 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727790178067 2024.10.01 09:42:58)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code aeacfef9adf9feb8a6abebf4f8abf8a8aca9aba8a9)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727790178075 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790178076 2024.10.01 09:42:58)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code aeacfef9adf9aeb8adace8f7a9a8fda8f8a8a9a8a7)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727790192563 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727790192564 2024.10.01 09:43:12)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 525d535057055047040641080a5455555155565555)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727790192568 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727790192569 2024.10.01 09:43:12)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 525d535057055047040141080a5455555155565555)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727790192584 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727790192585 2024.10.01 09:43:12)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 626c6462363532746a672738346734646065676465)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727790192593 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790192594 2024.10.01 09:43:12)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 626c6462363562746160243b65643164346465646b)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790195889 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790195890 2024.10.01 09:43:15)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 525d5351060552445150140b55540154045455545b)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727790247340 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727790247341 2024.10.01 09:44:07)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 40421643471742551614531a184647474347444747)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727790247346 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727790247347 2024.10.01 09:44:07)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 50520652570752450603430a085657575357545757)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727790247361 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727790247362 2024.10.01 09:44:07)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 5f5c0e5c5f080f49575a1a05095a09595d585a5958)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727790247370 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790247371 2024.10.01 09:44:07)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 5f5c0e5c5f085f495c5d190658590c590959585956)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790250636 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790250637 2024.10.01 09:44:10)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 21212a257676213722236778262772277727262728)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790300994 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790300995 2024.10.01 09:45:00)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code d8dc888a868fd8cedbda9e81dfde8bde8ededfded1)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790447987 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790447988 2024.10.01 09:47:27)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 101041174647100613125649171643164616171619)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727790563579 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727790563580 2024.10.01 09:49:23)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9a9fcb94cccd988fccce89c0c29c9d9d999d9e9d9d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727790563585 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727790563586 2024.10.01 09:49:23)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9a9fcb94cccd988fccc989c0c29c9d9d999d9e9d9d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727790563600 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727790563601 2024.10.01 09:49:23)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code aaaefcfdadfdfabca2afeff0fcaffcaca8adafacad)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727790563609 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790563610 2024.10.01 09:49:23)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code aaaefcfdadfdaabca9a8ecf3adacf9acfcacadaca3)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790570052 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790570053 2024.10.01 09:49:30)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code dfdddb8ddf88dfc9dcdd9986d8d98cd989d9d8d9d6)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790612407 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790612408 2024.10.01 09:50:12)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 56050155060156405554100f51500550005051505f)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727790737236 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727790737237 2024.10.01 09:52:17)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code f2a1f2a3f7a5f0e7a4a6e1a8aaf4f5f5f1f5f6f5f5)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727790737242 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727790737243 2024.10.01 09:52:17)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code f2a1f2a3f7a5f0e7a4a1e1a8aaf4f5f5f1f5f6f5f5)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727790737257 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727790737258 2024.10.01 09:52:17)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 02500404565552140a074758540754040005070405)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727790737266 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790737267 2024.10.01 09:52:17)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 02500404565502140100445b05045104540405040b)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790740190 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790740191 2024.10.01 09:52:20)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 7b28787a7f2c7b6d78793d227c7d287d2d7d7c7d72)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727790935546 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727790935547 2024.10.01 09:55:35)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 8bd8dd84dedc899edddf98d1d38d8c8c888c8f8c8c)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727790935551 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727790935552 2024.10.01 09:55:35)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9bc8cd95cecc998ecdc888c1c39d9c9c989c9f9c9c)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727790935567 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727790935568 2024.10.01 09:55:35)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code aaf8fbfdadfdfabca2afeff0fcaffcaca8adafacad)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 735           1727790935575 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790935576 2024.10.01 09:55:35)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code aaf8fbfdadfdaabca9a8ecf3adacf9acfcacadaca3)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 735           1727790937731 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727790937732 2024.10.01 09:55:37)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 17441010464017011415514e10114411411110111e)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727791213296 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791213297 2024.10.01 10:00:13)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 91979d9f97c69384c7c582cbc99796969296959696)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791213301 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791213302 2024.10.01 10:00:13)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 91979d9f97c69384c7c282cbc99796969296959696)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791213316 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791213317 2024.10.01 10:00:13)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code a0a7abf7f6f7f0b6a8a5e5faf6a5f6a6a2a7a5a6a7)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791237731 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791237732 2024.10.01 10:00:37)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code f7f7f4a6f7a0f5e2a1a3e4adaff1f0f0f4f0f3f0f0)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791237737 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791237738 2024.10.01 10:00:37)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 06060a01075104135055155c5e0001010501020101)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791237753 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791237754 2024.10.01 10:00:37)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 16171d11464146001e13534c401340101411131011)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791248700 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791248701 2024.10.01 10:00:48)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code cf99c99b9e98cdda999bdc9597c9c8c8ccc8cbc8c8)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791248706 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791248707 2024.10.01 10:00:48)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code df89d98c8e88ddca898ccc8587d9d8d8dcd8dbd8d8)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791248721 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791248722 2024.10.01 10:00:48)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code efb8eebcefb8bff9e7eaaab5b9eab9e9ede8eae9e8)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791438975 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791438976 2024.10.01 10:03:58)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 19164c1f174e1b0c4f4d0a43411f1e1e1a1e1d1e1e)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791438981 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791438982 2024.10.01 10:03:58)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 19164c1f174e1b0c4f4a0a43411f1e1e1a1e1d1e1e)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791438996 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791438997 2024.10.01 10:03:58)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 28267a2c767f783e202d6d727e2d7e2e2a2f2d2e2f)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791555154 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791555155 2024.10.01 10:05:55)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code e4e7b6b6e7b3e6f1b2b0f7bebce2e3e3e7e3e0e3e3)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791555160 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791555161 2024.10.01 10:05:55)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code f4f7a6a5f7a3f6e1a2a7e7aeacf2f3f3f7f3f0f3f3)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791555175 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791555176 2024.10.01 10:05:55)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 04070702565354120c01415e520152020603010203)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791568568 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791568569 2024.10.01 10:06:08)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 525d525057055047040641080a5455555155565555)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791568574 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791568575 2024.10.01 10:06:08)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 525d525057055047040141080a5455555155565555)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791568589 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791568590 2024.10.01 10:06:08)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 626c6562363532746a672738346734646065676465)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791862919 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791862920 2024.10.01 10:11:02)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 1a1d1c1c4c4d180f4c4e0940421c1d1d191d1e1d1d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791862924 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791862925 2024.10.01 10:11:02)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 2a2d2c2f7c7d283f7c793970722c2d2d292d2e2d2d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791862940 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791862941 2024.10.01 10:11:02)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 393f383c666e692f313c7c636f3c6f3f3b3e3c3f3e)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791879499 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791879500 2024.10.01 10:11:19)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code ecefeabeb8bbeef9bab8ffb6b4eaebebefebe8ebeb)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791879504 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791879505 2024.10.01 10:11:19)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code ecefeabeb8bbeef9babfffb6b4eaebebefebe8ebeb)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791879520 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791879521 2024.10.01 10:11:19)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code fbf9faabffacabedf3febea1adfeadfdf9fcfefdfc)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791951558 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791951559 2024.10.01 10:12:31)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 5b590c590e0c594e0d0f4801035d5c5c585c5f5c5c)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791951564 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791951565 2024.10.01 10:12:31)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 6a683d6b3c3d687f3c397930326c6d6d696d6e6d6d)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791951579 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791951580 2024.10.01 10:12:31)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 7a792a7b7d2d2a6c727f3f202c7f2c7c787d7f7c7d)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727791960742 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727791960743 2024.10.01 10:12:40)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 3e313a3a6c693c2b686a2d64663839393d393a3939)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727791960747 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727791960748 2024.10.01 10:12:40)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 3e313a3a6c693c2b686d2d64663839393d393a3939)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727791960763 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727791960764 2024.10.01 10:12:40)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 4e404d4c4d191e58464b0b14184b18484c494b4849)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727792120647 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792120648 2024.10.01 10:15:20)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code e0b1e4b2e7b7e2f5b6b4f3bab8e6e7e7e3e7e4e7e7)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792120653 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792120654 2024.10.01 10:15:20)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code e0b1e4b2e7b7e2f5b6b3f3bab8e6e7e7e3e7e4e7e7)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792120669 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792120670 2024.10.01 10:15:20)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code f0a0f3a0a6a7a0e6f8f5b5aaa6f5a6f6f2f7f5f6f7)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727792173795 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792173796 2024.10.01 10:16:13)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 75217175772277602321662f2d7372727672717272)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792173800 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792173801 2024.10.01 10:16:13)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 85d1818a87d28790d3d696dfdd8382828682818282)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792173816 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792173817 2024.10.01 10:16:13)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 94c1979bc6c3c4829c91d1cec291c2929693919293)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727792356349 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792356350 2024.10.01 10:19:16)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9897959697cf9a8dcecc8bc2c09e9f9f9b9f9c9f9f)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792356354 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792356355 2024.10.01 10:19:16)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9897959697cf9a8dcecb8bc2c09e9f9f9b9f9c9f9f)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792356370 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792356371 2024.10.01 10:19:16)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code a7a9adf0f6f0f7b1afa2e2fdf1a2f1a1a5a0a2a1a0)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 641           1727792377004 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792377005 2024.10.01 10:19:37)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 481b1d4b471f4a5d1e1c5b12104e4f4f4b4f4c4f4f)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792377010 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792377011 2024.10.01 10:19:37)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 481b1d4b471f4a5d1e1b5b12104e4f4f4b4f4c4f4f)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792377025 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792377026 2024.10.01 10:19:37)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 57050554060007415f52120d015201515550525150)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 859           1727792377045 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792377046 2024.10.01 10:19:37)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 67353567363067716432213e60613461316160616e)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 859           1727792389142 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792389143 2024.10.01 10:19:49)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code b4b2bee0e6e3b4a2b7e1f2edb3b2e7b2e2b2b3b2bd)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727792414209 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792414210 2024.10.01 10:20:14)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9b9acd95cecc998ecdcf88c1c39d9c9c989c9f9c9c)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792414215 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792414216 2024.10.01 10:20:14)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 9b9acd95cecc998ecdc888c1c39d9c9c989c9f9c9c)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792414230 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792414231 2024.10.01 10:20:14)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code ababfafcaffcfbbda3aeeef1fdaefdada9acaeadac)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727792414249 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792414250 2024.10.01 10:20:14)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code babaebeebdedbaacb9effce3bdbce9bcecbcbdbcb3)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1727792420152 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792420153 2024.10.01 10:20:20)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code ccc2cd99c99bccdacf998a95cbca9fca9acacbcac5)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727792527728 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792527729 2024.10.01 10:22:07)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 07020400075005125153145d5f0100000400030000)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792527734 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792527735 2024.10.01 10:22:07)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 16131510174114034045054c4e1011111511121111)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792527749 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792527750 2024.10.01 10:22:07)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 16121211464146001e13534c401340101411131011)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727792527768 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792527769 2024.10.01 10:22:07)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 35313130666235233660736c32336633633332333c)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1727792539772 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792539773 2024.10.01 10:22:19)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 15161012464215031640534c12134613431312131c)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727792614452 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792614453 2024.10.01 10:23:34)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code d5d5d886d782d7c08381c68f8dd3d2d2d6d2d1d2d2)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792614458 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792614459 2024.10.01 10:23:34)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code d5d5d886d782d7c08386c68f8dd3d2d2d6d2d1d2d2)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792614473 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792614474 2024.10.01 10:23:34)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code e5e4efb6b6b2b5f3ede0a0bfb3e0b3e3e7e2e0e3e2)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727792614491 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792614492 2024.10.01 10:23:34)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code f4f5fea4a6a3f4e2f7a1b2adf3f2a7f2a2f2f3f2fd)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1727792620948 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792620949 2024.10.01 10:23:40)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 2926292d767e293f2a7c6f702e2f7a2f7f2f2e2f20)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727792786661 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727792786662 2024.10.01 10:26:26)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 8086d58f87d78295d6d493dad88687878387848787)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727792786667 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727792786668 2024.10.01 10:26:26)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 8086d58f87d78295d6d393dad88687878387848787)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727792786682 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727792786683 2024.10.01 10:26:26)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 9097c29fc6c7c0869895d5cac695c6969297959697)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727792786691 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792786692 2024.10.01 10:26:26)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 9f98cd909fc89f899ccad9c69899cc99c999989996)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1727792793047 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727792793048 2024.10.01 10:26:33)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 77727776262077617422312e70712471217170717e)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727793638930 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727793638931 2024.10.01 10:40:38)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code aaacfcfcfcfda8bffcfeb9f0f2acadada9adaeadad)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727793638936 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727793638937 2024.10.01 10:40:38)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code b9bfefecb7eebbacefeaaae3e1bfbebebabebdbebe)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727793638951 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727793638952 2024.10.01 10:40:38)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code b9bee8ede6eee9afb1bcfce3efbcefbfbbbebcbfbe)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727793638960 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727793638961 2024.10.01 10:40:38)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code c9ce989c969ec9dfca9c8f90cecf9acf9fcfcecfc0)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727793647115 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727793647116 2024.10.01 10:40:47)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code a5a1f3f3a7f2a7b0f3f1b6fffda3a2a2a6a2a1a2a2)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727793647120 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727793647121 2024.10.01 10:40:47)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code a5a1f3f3a7f2a7b0f3f6b6fffda3a2a2a6a2a1a2a2)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727793647136 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727793647137 2024.10.01 10:40:47)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code b5b0e4e1e6e2e5a3bdb0f0efe3b0e3b3b7b2b0b3b2)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727793647145 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727793647146 2024.10.01 10:40:47)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code c4c195919693c4d2c791829dc3c297c292c2c3c2cd)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727793662479 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727793662480 2024.10.01 10:41:02)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code a5a5a6f3a7f2a7b0f3f1b6fffda3a2a2a6a2a1a2a2)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727793662485 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727793662486 2024.10.01 10:41:02)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code b4b4b7e1b7e3b6a1e2e7a7eeecb2b3b3b7b3b0b3b3)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727793662500 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727793662501 2024.10.01 10:41:02)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code b4b5b0e0e6e3e4a2bcb1f1eee2b1e2b2b6b3b1b2b3)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727793662509 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727793662510 2024.10.01 10:41:02)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code c4c5c0919693c4d2c791829dc3c297c292c2c3c2cd)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727793695954 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727793695955 2024.10.01 10:41:35)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 71202471772673642725622b297776767276757676)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727793695960 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727793695961 2024.10.01 10:41:35)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 71202471772673642722622b297776767276757676)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
I 000049 55 760           1727793695975 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727793695976 2024.10.01 10:41:35)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 81d1d38fd6d6d1978984c4dbd784d7878386848786)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727793695984 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727793695985 2024.10.01 10:41:35)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 81d1d38fd6d6819782d4c7d88687d287d787868788)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 766           1727793929162 arch1
(_unit VHDL(counter 0 4(arch1 0 15))
	(_version vf5)
	(_time 1727793929163 2024.10.01 10:45:29)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 646a6e64363235723060703e306366626762326361)
	(_ent
		(_time 1727793893885)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int load -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 641           1727794199928 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 9))
	(_version vf5)
	(_time 1727794199929 2024.10.01 10:49:59)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 1244441417451007444601484a1415151115161515)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__12(_arch 1 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
I 000046 55 548           1727794199934 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 19))
	(_version vf5)
	(_time 1727794199935 2024.10.01 10:49:59)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code 1244441417451007444101484a1415151115161515)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
V 000049 55 760           1727794199949 dataflow
(_unit VHDL(coding_bugs 0 4(dataflow 0 9))
	(_version vf5)
	(_time 1727794199950 2024.10.01 10:49:59)
	(_source(\../src/coding_bugs.vhd\))
	(_parameters tan)
	(_code 21767025767671372924647b772477272326242726)
	(_ent
		(_time 1727183799620)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int in3 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int F 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(257)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 862           1727794199958 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1727794199959 2024.10.01 10:49:59)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 316660346666312732647768363762376737363738)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2)(3))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 766           1727794242686 arch1
(_unit VHDL(counter 0 4(arch1 0 15))
	(_version vf5)
	(_time 1727794242687 2024.10.01 10:50:42)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 10131117464641064413044a441712161316461715)
	(_ent
		(_time 1727793893885)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int load -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 1439          1728311404192 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728311404193 2024.10.07 10:30:04)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 535d59500605024504534709075451555055055456)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(2)(3)(4)(6)(7)(8))(_dssslsensitivity 3)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728311743944 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728311743945 2024.10.07 10:35:43)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 792d7278262f286f2e796d232d7e7b7f7a7f2f7e7c)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 862           1728312222493 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1728312222494 2024.10.07 10:43:42)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code cccaca99c99bccdacf998a95cbca9fca9acacbcac5)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1728312274699 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1728312274700 2024.10.07 10:44:34)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code b7e5b5e3e6e0b7a1b4e2f1eeb0b1e4b1e1b1b0b1be)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1728312295146 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1728312295147 2024.10.07 10:44:55)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 9c989e9399cb9c8a9fc9dac59b9acf9aca9a9b9a95)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1728312321783 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1728312321784 2024.10.07 10:45:21)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code ada3a7faaffaadbbaef8ebf4aaabfeabfbabaaaba4)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 862           1728312378938 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1728312378939 2024.10.07 10:46:18)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code f1f1faa1a6a6f1e7f2a4b7a8f6f7a2f7a7f7f6f7f8)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
I 000046 55 1450          1728312433264 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728312433265 2024.10.07 10:47:13)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 1a1f4d1d1d4c4b0c4d1a0e404e1d181c191c4c1d1f)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728312442891 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728312442892 2024.10.07 10:47:22)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code c2c2c397969493d495c2d69896c5c0c4c1c494c5c7)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728312463062 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728312463063 2024.10.07 10:47:43)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 8eda8c808dd8df98d98e9ad4da898c888d88d8898b)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728312491305 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728312491306 2024.10.07 10:48:11)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code d9de8c8b868f88cf8ed9cd838ddedbdfdadf8fdedc)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728312520159 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728312520160 2024.10.07 10:48:40)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 949b979bc6c2c582c39480cec09396929792c29391)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728312544669 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728312544670 2024.10.07 10:49:04)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 48184b4a161e195e1f485c121c4f4a4e4b4e1e4f4d)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728337524090 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728337524091 2024.10.07 17:45:24)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 26212d22767077307126327c722124202520702123)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728337533082 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728337533083 2024.10.07 17:45:33)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 4e4b1f4c4d181f58194e5a141a494c484d4818494b)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728337953855 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728337953856 2024.10.07 17:52:33)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code ecbbe9bfe9babdfabbecf8b6b8ebeeeaefeabaebe9)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728338168133 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338168134 2024.10.07 17:56:08)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code f5a6a4a5a6a3a4e3a2f5e1afa1f2f7f3f6f3a3f2f0)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728338207902 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338207903 2024.10.07 17:56:47)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 4a444e484d1c1b5c1d4a5e101e4d484c494c1c4d4f)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1450          1728338273038 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338273039 2024.10.07 17:57:53)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code bfb1b9ebbfe9eea9e8bfabe5ebb8bdb9bcb9e9b8ba)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_sig(_int unknown 1 0 19(_arch(_uni(_string \"XXX"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7)(8))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338358425 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338358426 2024.10.07 17:59:18)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 4e1c4e4c4d181f58194e5a141a494c484d4818494b)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__39(_arch 1 0 39(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338368478 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338368479 2024.10.07 17:59:28)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 8ddddf838fdbdc9bda8c99d7d98a8f8b8e8bdb8a88)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338418280 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338418281 2024.10.07 18:00:18)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 21757625767770377620357b752623272227772624)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338424635 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338424636 2024.10.07 18:00:24)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code e9bbefbab6bfb8ffbee8fdb3bdeeebefeaefbfeeec)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338441183 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338441184 2024.10.07 18:00:41)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 8c8b898289dadd9adb8d98d6d88b8e8a8f8ada8b89)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338586951 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338586952 2024.10.07 18:03:06)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code f1f3a4a1a6a7a0e7a6f0e5aba5f6f3f7f2f7a7f6f4)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338599183 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338599184 2024.10.07 18:03:19)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code bcbde9e8b9eaedaaebbda8e6e8bbbebabfbaeabbb9)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338668569 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338668570 2024.10.07 18:04:28)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code cac49c9fcd9c9bdc9dcbde909ecdc8ccc9cc9ccdcf)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338813466 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338813467 2024.10.07 18:06:53)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code c590c290969394d392c4d19f91c2c7c3c6c393c2c0)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728338852174 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728338852175 2024.10.07 18:07:32)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 04075402565255125305105e500306020702520301)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1397          1728339144555 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339144556 2024.10.07 18:12:24)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 1b491a1c1f4d4a0d4c1a0f414f1c191d181d4d1c1e)
	(_ent
		(_time 1728311283884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Qplus 1 0 17(_arch(_uni(_string \"000"\)))))
		(_sig(_int oneorsmt 1 0 18(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(7))(_dssslsensitivity 4)(_read(1)))))
			(line__38(_arch 1 0 38(_assignment(_alias((Q)(Qplus)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 2 -1)
)
I 000046 55 1258          1728339196806 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339196807 2024.10.07 18:13:16)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 353a6330666364236236216f613237333633633230)
	(_ent
		(_time 1728339196804)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339225822 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339225823 2024.10.07 18:13:45)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 8c8ad98289dadd9adb8f98d6d88b8e8a8f8ada8b89)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339266826 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339266827 2024.10.07 18:14:26)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code b4e3e1e0e6e2e5a2e3b7a0eee0b3b6b2b7b2e2b3b1)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339305780 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339305782 2024.10.07 18:15:05)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code edefe9beefbbbcfbbaeef9b7b9eaefebeeebbbeae8)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339460298 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339460299 2024.10.07 18:17:40)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 81d6818fd6d7d097d68295dbd58683878287d78684)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339481691 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339481692 2024.10.07 18:18:01)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 0f5f0b090f595e19580c1b555b080d090c0959080a)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339493155 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339493156 2024.10.07 18:18:13)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code dcd8dc8ed98a8dca8bdfc88688dbdedadfda8adbd9)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339528811 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339528812 2024.10.07 18:18:48)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 15424012464344034216014f411217131613431210)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339660259 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339660260 2024.10.07 18:21:00)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 92c6919dc6c4c384c59186c8c69590949194c49597)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339919900 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339919901 2024.10.07 18:25:19)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code ca9dcf9fcd9c9bdc9dc9de909ecdc8ccc9cc9ccdcf)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339960414 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339960415 2024.10.07 18:26:00)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 0e0c08080d585f18590d1a545a090c080d0858090b)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
I 000046 55 1258          1728339984061 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728339984062 2024.10.07 18:26:24)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 67306567363136713064733d336065616461316062)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
V 000046 55 639           1728341203728 arch1
(_unit VHDL(two_sigs 0 3(arch1 0 7))
	(_version vf5)
	(_time 1728341203729 2024.10.07 18:46:43)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code bfbbefeaeee8bdaae9e9ace5e7b9b8b8bcb8bbb8b8)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_alias((F)(A)))(_simpleassign BUF)(_trgt(1))(_sens(0)))))
			(line__10(_arch 1 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 2 -1)
)
V 000046 55 548           1728341203735 arch2
(_unit VHDL(two_sigs 0 3(arch2 0 13))
	(_version vf5)
	(_time 1728341203736 2024.10.07 18:46:43)
	(_source(\../src/two_sigs.vhd\))
	(_parameters tan)
	(_code ceca9e9a9c99ccdb989ddd9496c8c9c9cdc9cac9c9)
	(_ent
		(_time 1727182452304)
	)
	(_object
		(_port(_int A -1 0 4(_ent(_in))))
		(_port(_int F -1 0 4(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch2 1 -1)
)
V 000046 55 862           1728342433420 arch1
(_unit VHDL(combo_logic 0 4(arch1 0 12))
	(_version vf5)
	(_time 1728342433421 2024.10.07 19:07:13)
	(_source(\../src/combo_circuit.vhd\))
	(_parameters tan)
	(_code 36303433666136203563706f31306530603031303f)
	(_ent
		(_time 1727187847904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y -1 0 7(_ent(_out))))
		(_sig(_int S1 -1 0 13(_arch(_uni))))
		(_sig(_int S2 -1 0 14(_arch(_uni))))
		(_var(_int signal_one -1 0 17(_prcs 0)))
		(_var(_int signal_two -1 0 18(_prcs 0)))
		(_var(_int wheye -1 0 19(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(2)(3)(1))(_sens(0))(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . arch1 1 -1)
)
V 000046 55 1258          1728342482142 arch1
(_unit VHDL(counter 0 5(arch1 0 16))
	(_version vf5)
	(_time 1728342482143 2024.10.07 19:08:02)
	(_source(\../src/counter.vhd\))
	(_parameters tan)
	(_code 94c0c19bc6c2c582c39780cec09396929792c29391)
	(_ent
		(_time 1728339196803)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int D 0 0 7(_ent(_in)(_event))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int load -1 0 10(_ent(_in)(_event))))
		(_port(_int count -1 0 11(_ent(_in)(_event))))
		(_port(_int Q 0 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int oneorsmt 1 0 17(_arch(_uni(_string \"001"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5))(_sens(0)(2)(3)(4)(6)(5))(_dssslsensitivity 4)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(65793)
	)
	(_model . arch1 1 -1)
)
