

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sun Dec 29 16:52:31 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12567|  12567|  12567|  12567|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     16|     16|         1|          1|          1|     16|    yes   |
        |- Loop 2  |  12547|  12547|         5|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    383|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    130|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    132|    -|
|Register         |        0|      -|     982|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     982|    773|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_x_U110  |network_mux_164_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_164_32_1_1_U111    |network_mux_164_32_1_1    |        0|      0|  0|  65|    0|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+
    |Total                          |                          |        0|      0|  0| 130|    0|
    +-------------------------------+--------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------------------------+----------------------------------------+--------------+
    |                   Instance                  |                 Module                 |  Expression  |
    +---------------------------------------------+----------------------------------------+--------------+
    |network_mac_muladd_11ns_5ns_11s_15_1_1_U112  |network_mac_muladd_11ns_5ns_11s_15_1_1  | i0 * i1 + i2 |
    +---------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln37_fu_775_p2       |     *    |      2|  0|  20|          16|          32|
    |add_ln30_fu_492_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln31_fu_646_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln37_2_fu_622_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln37_fu_480_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln44_fu_682_p2       |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_800_p2         |     +    |      0|  0|  30|          23|          23|
    |i_fu_314_p2              |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_640_p2           |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_498_p2          |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_590_p2          |     +    |      0|  0|  15|           1|           5|
    |sub_ln37_1_fu_542_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln37_fu_470_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln37_fu_576_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0              |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_308_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln30_fu_486_p2      |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln31_fu_504_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln34_1_fu_677_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_fu_570_p2      |   icmp   |      0|  0|  11|           5|           6|
    |or_ln32_fu_596_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln30_fu_582_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln31_fu_652_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln32_1_fu_602_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln32_2_fu_614_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln32_3_fu_628_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln32_fu_780_p3    |  select  |      0|  0|  23|           1|          15|
    |select_ln37_1_fu_548_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln37_2_fu_556_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln37_fu_510_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln43_fu_824_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln37_fu_564_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln43_fu_818_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      2|  0| 383|         198|         256|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          6|    1|          6|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_301_p4   |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_278_p4  |   9|          2|    5|         10|
    |buffer_0_reg_285                  |   9|          2|   23|         46|
    |i_0_reg_230                       |   9|          2|    5|         10|
    |in_d_0_reg_297                    |   9|          2|    5|         10|
    |indvar_flatten18_reg_241          |   9|          2|   14|         28|
    |indvar_flatten_reg_263            |   9|          2|   10|         20|
    |out_h_0_reg_252                   |   9|          2|    5|         10|
    |out_w_0_reg_274                   |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 132|         28|   80|        164|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln44_reg_1028                  |  11|   0|   11|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |buffer_0_reg_285                   |  23|   0|   23|          0|
    |i_0_reg_230                        |   5|   0|    5|          0|
    |icmp_ln30_reg_963                  |   1|   0|    1|          0|
    |icmp_ln34_1_reg_1024               |   1|   0|    1|          0|
    |in_d_0_reg_297                     |   5|   0|    5|          0|
    |in_d_reg_1008                      |   5|   0|    5|          0|
    |indvar_flatten18_reg_241           |  14|   0|   14|          0|
    |indvar_flatten_reg_263             |  10|   0|   10|          0|
    |input_load_reg_1033                |  16|   0|   16|          0|
    |kernel_buffer_15_10_fu_180         |  32|   0|   32|          0|
    |kernel_buffer_15_11_fu_184         |  32|   0|   32|          0|
    |kernel_buffer_15_12_fu_188         |  32|   0|   32|          0|
    |kernel_buffer_15_13_fu_192         |  32|   0|   32|          0|
    |kernel_buffer_15_14_fu_196         |  32|   0|   32|          0|
    |kernel_buffer_15_15_fu_200         |  32|   0|   32|          0|
    |kernel_buffer_15_1_fu_144          |  32|   0|   32|          0|
    |kernel_buffer_15_2_fu_148          |  32|   0|   32|          0|
    |kernel_buffer_15_3_fu_152          |  32|   0|   32|          0|
    |kernel_buffer_15_4_fu_156          |  32|   0|   32|          0|
    |kernel_buffer_15_5_fu_160          |  32|   0|   32|          0|
    |kernel_buffer_15_6_fu_164          |  32|   0|   32|          0|
    |kernel_buffer_15_7_fu_168          |  32|   0|   32|          0|
    |kernel_buffer_15_8_fu_172          |  32|   0|   32|          0|
    |kernel_buffer_15_9_fu_176          |  32|   0|   32|          0|
    |kernel_buffer_15_fu_140            |  32|   0|   32|          0|
    |mul_ln37_reg_1043                  |  32|   0|   32|          0|
    |or_ln32_reg_982                    |   1|   0|    1|          0|
    |out_h_0_reg_252                    |   5|   0|    5|          0|
    |out_w_0_reg_274                    |   5|   0|    5|          0|
    |select_ln32_1_reg_987              |   5|   0|    5|          0|
    |select_ln32_2_reg_992              |   5|   0|    5|          0|
    |select_ln32_3_reg_998              |  11|   0|   11|          0|
    |select_ln37_1_reg_972              |   9|   0|   11|          2|
    |tmp_9_reg_1038                     |  32|   0|   32|          0|
    |trunc_ln37_reg_1003                |   4|   0|    4|          0|
    |trunc_ln37_reg_1003_pp1_iter1_reg  |   4|   0|    4|          0|
    |add_ln44_reg_1028                  |  64|  32|   11|          0|
    |icmp_ln30_reg_963                  |  64|  32|    1|          0|
    |icmp_ln34_1_reg_1024               |  64|  32|    1|          0|
    |or_ln32_reg_982                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 982| 128|  742|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 10 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader4"   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %hls_label_0_end ], [ 0, %.preheader4.preheader.critedge ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 29 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader.preheader33, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 35 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.06ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln26)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 36 'mux' 'tmp_8' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_8 to i32" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 37 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln26, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 38 'switch' <Predicate = (!icmp_ln24)> <Delay = 1.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 39 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 40 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 41 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 13)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 42 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 13)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 43 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 44 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 45 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 11)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 11)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 47 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 48 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 49 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 50 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 51 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 52 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 53 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 54 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 55 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 56 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 57 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 58 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 59 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 60 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 61 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 62 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 63 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 64 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 65 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 66 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 67 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 0)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 68 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 0)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 69 'store' <Predicate = (!icmp_ln24 & trunc_ln26 == 15)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 70 'br' <Predicate = (!icmp_ln24 & trunc_ln26 == 15)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 71 'specregionend' 'empty_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 72 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ %add_ln30, %ifFalse ], [ 0, %.preheader.preheader33 ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 74 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln30, %ifFalse ], [ 0, %.preheader.preheader33 ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 75 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader33 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 76 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %select_ln32_2, %ifFalse ], [ 0, %.preheader.preheader33 ]" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 77 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ -10739, %.preheader.preheader33 ]"   --->   Operation 78 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader33 ]"   --->   Operation 79 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 81 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln37_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 82 'bitconcatenate' 'shl_ln37_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i7 %shl_ln37_4 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 83 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i11 %zext_ln37, %zext_ln37_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 84 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 85 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 86 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.63ns)   --->   "%add_ln37 = add i11 %sub_ln37, %zext_ln34" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 87 'add' 'add_ln37' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (2.20ns)   --->   "%icmp_ln30 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 88 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.81ns)   --->   "%add_ln30 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 89 'add' 'add_ln30' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 91 'add' 'out_h' <Predicate = (!icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 92 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.21ns)   --->   "%select_ln37 = select i1 %icmp_ln31, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 93 'select' 'select_ln37' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln37_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 94 'bitconcatenate' 'shl_ln37_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i10 %shl_ln37_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 95 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln37_4_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'bitconcatenate' 'shl_ln37_4_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i7 %shl_ln37_4_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%sub_ln37_1 = sub i11 %zext_ln37_2, %zext_ln37_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'sub' 'sub_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.69ns)   --->   "%select_ln37_1 = select i1 %icmp_ln31, i11 %sub_ln37_1, i11 %sub_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'select' 'select_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%select_ln37_2 = select i1 %icmp_ln31, i11 %sub_ln37_1, i11 %add_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'select' 'select_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln31, true" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 101 'xor' 'xor_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.36ns)   --->   "%icmp_ln34 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 102 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln30)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln34, %xor_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'and' 'and_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 104 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln37" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 105 'add' 'out_w' <Predicate = (!icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln32 = or i1 %and_ln37, %icmp_ln31" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 106 'or' 'or_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.21ns)   --->   "%select_ln32_1 = select i1 %or_ln32, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 107 'select' 'select_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 108 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%select_ln32_2 = select i1 %and_ln37, i5 %out_w, i5 %select_ln37" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 109 'select' 'select_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.63ns)   --->   "%add_ln37_2 = add i11 %zext_ln34_1, %select_ln37_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 110 'add' 'add_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln32_3 = select i1 %and_ln37, i11 %add_ln37_2, i11 %select_ln37_2" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 111 'select' 'select_ln32_3' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i5 %select_ln32_1 to i4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 112 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln32_1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 113 'add' 'in_d' <Predicate = (!icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln31 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 114 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.68ns)   --->   "%select_ln31 = select i1 %icmp_ln31, i10 1, i10 %add_ln31" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 115 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 116 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %select_ln32_2 to i11" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 117 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i11 %select_ln32_3 to i15" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 118 'sext' 'sext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i5 %select_ln32_1 to i15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 119 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.36ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_1 = mul i15 784, %zext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 120 'mul' 'mul_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37_1 = add i15 %mul_ln37_1, %sext_ln32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 121 'add' 'add_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i15 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 122 'sext' 'sext_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i32 %sext_ln37 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 123 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_5" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 124 'getelementptr' 'input_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 126 [1/1] (1.36ns)   --->   "%icmp_ln34_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 126 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln30)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 127 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln44 = add i11 %zext_ln32, %select_ln37_1" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 128 'add' 'add_ln44' <Predicate = (icmp_ln34_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 129 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%kernel_buffer_15_1_s = load i32* %kernel_buffer_15_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 130 'load' 'kernel_buffer_15_1_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%kernel_buffer_15_2_s = load i32* %kernel_buffer_15_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 131 'load' 'kernel_buffer_15_2_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%kernel_buffer_15_3_s = load i32* %kernel_buffer_15_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 132 'load' 'kernel_buffer_15_3_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_buffer_15_4_s = load i32* %kernel_buffer_15_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 133 'load' 'kernel_buffer_15_4_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%kernel_buffer_15_5_s = load i32* %kernel_buffer_15_5" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 134 'load' 'kernel_buffer_15_5_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%kernel_buffer_15_6_s = load i32* %kernel_buffer_15_6" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 135 'load' 'kernel_buffer_15_6_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_buffer_15_7_s = load i32* %kernel_buffer_15_7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 136 'load' 'kernel_buffer_15_7_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_buffer_15_8_s = load i32* %kernel_buffer_15_8" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 137 'load' 'kernel_buffer_15_8_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_buffer_15_9_s = load i32* %kernel_buffer_15_9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 138 'load' 'kernel_buffer_15_9_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_buffer_15_10_1 = load i32* %kernel_buffer_15_10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 139 'load' 'kernel_buffer_15_10_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_11_1 = load i32* %kernel_buffer_15_11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 140 'load' 'kernel_buffer_15_11_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_12_1 = load i32* %kernel_buffer_15_12" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 141 'load' 'kernel_buffer_15_12_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_13_1 = load i32* %kernel_buffer_15_13" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 142 'load' 'kernel_buffer_15_13_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_14_1 = load i32* %kernel_buffer_15_14" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 143 'load' 'kernel_buffer_15_14_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_15_1 = load i32* %kernel_buffer_15_15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 144 'load' 'kernel_buffer_15_15_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 145 'load' 'input_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 146 [1/1] (2.06ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_1_s, i32 %kernel_buffer_15_2_s, i32 %kernel_buffer_15_3_s, i32 %kernel_buffer_15_4_s, i32 %kernel_buffer_15_5_s, i32 %kernel_buffer_15_6_s, i32 %kernel_buffer_15_7_s, i32 %kernel_buffer_15_8_s, i32 %kernel_buffer_15_9_s, i32 %kernel_buffer_15_10_1, i32 %kernel_buffer_15_11_1, i32 %kernel_buffer_15_12_1, i32 %kernel_buffer_15_13_1, i32 %kernel_buffer_15_14_1, i32 %kernel_buffer_15_15_1, i4 %trunc_ln37)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 146 'mux' 'tmp_9' <Predicate = (!icmp_ln30)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 147 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (8.51ns)   --->   "%mul_ln37 = mul nsw i32 %sext_ln37_1, %tmp_9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 148 'mul' 'mul_ln37' <Predicate = (!icmp_ln30)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.53>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 149 'speclooptripcount' 'empty_17' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 151 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32 = select i1 %or_ln32, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 152 'select' 'select_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln37_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln37, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 154 'partselect' 'trunc_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln37_2 = sext i18 %trunc_ln37_2 to i23" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 155 'sext' 'sext_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %select_ln32, %sext_ln37_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 156 'add' 'buffer' <Predicate = (!icmp_ln30)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 157 'bitselect' 'tmp_1' <Predicate = (icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%trunc_ln43 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 158 'trunc' 'trunc_ln43' <Predicate = (icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln43 = xor i1 %tmp_1, true" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 159 'xor' 'xor_ln43' <Predicate = (icmp_ln34_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%select_ln43 = select i1 %xor_ln43, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 160 'select' 'select_ln43' <Predicate = (icmp_ln34_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln44 = and i16 %select_ln43, %trunc_ln43" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 161 'and' 'and_ln44' <Predicate = (icmp_ln34_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i11 %add_ln44 to i32" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 162 'sext' 'sext_ln44' <Predicate = (icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %sext_ln44 to i64" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 163 'zext' 'zext_ln44' <Predicate = (icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln44" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 164 'getelementptr' 'output_addr' <Predicate = (icmp_ln34_1)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %and_ln44, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 165 'store' <Predicate = (icmp_ln34_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 166 'br' <Predicate = (icmp_ln34_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 167 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 168 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 0011111110]
kernel_buffer_15_1    (alloca           ) [ 0011111110]
kernel_buffer_15_2    (alloca           ) [ 0011111110]
kernel_buffer_15_3    (alloca           ) [ 0011111110]
kernel_buffer_15_4    (alloca           ) [ 0011111110]
kernel_buffer_15_5    (alloca           ) [ 0011111110]
kernel_buffer_15_6    (alloca           ) [ 0011111110]
kernel_buffer_15_7    (alloca           ) [ 0011111110]
kernel_buffer_15_8    (alloca           ) [ 0011111110]
kernel_buffer_15_9    (alloca           ) [ 0011111110]
kernel_buffer_15_10   (alloca           ) [ 0011111110]
kernel_buffer_15_11   (alloca           ) [ 0011111110]
kernel_buffer_15_12   (alloca           ) [ 0011111110]
kernel_buffer_15_13   (alloca           ) [ 0011111110]
kernel_buffer_15_14   (alloca           ) [ 0011111110]
kernel_buffer_15_15   (alloca           ) [ 0011111110]
empty                 (speclooptripcount) [ 0000000000]
br_ln0                (br               ) [ 0110000000]
i_0                   (phi              ) [ 0010000000]
empty_15              (speclooptripcount) [ 0000000000]
icmp_ln24             (icmp             ) [ 0010000000]
i                     (add              ) [ 0110000000]
br_ln24               (br               ) [ 0000000000]
tmp                   (specregionbegin  ) [ 0000000000]
specpipeline_ln25     (specpipeline     ) [ 0000000000]
trunc_ln26            (trunc            ) [ 0010000000]
tmp_8                 (mux              ) [ 0000000000]
kernel_buffer_0       (sext             ) [ 0000000000]
switch_ln26           (switch           ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
empty_16              (specregionend    ) [ 0000000000]
br_ln24               (br               ) [ 0110000000]
br_ln37               (br               ) [ 0001111110]
indvar_flatten18      (phi              ) [ 0000111110]
out_h_0               (phi              ) [ 0000111110]
indvar_flatten        (phi              ) [ 0000111110]
out_w_0               (phi              ) [ 0000111110]
buffer_0              (phi              ) [ 0000111110]
in_d_0                (phi              ) [ 0000111110]
shl_ln                (bitconcatenate   ) [ 0000000000]
zext_ln37             (zext             ) [ 0000000000]
shl_ln37_4            (bitconcatenate   ) [ 0000000000]
zext_ln37_1           (zext             ) [ 0000000000]
sub_ln37              (sub              ) [ 0000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
zext_ln34             (zext             ) [ 0000000000]
add_ln37              (add              ) [ 0000000000]
icmp_ln30             (icmp             ) [ 0000111110]
add_ln30              (add              ) [ 0001111110]
br_ln30               (br               ) [ 0000000000]
out_h                 (add              ) [ 0000000000]
icmp_ln31             (icmp             ) [ 0000000000]
select_ln37           (select           ) [ 0000000000]
shl_ln37_mid1         (bitconcatenate   ) [ 0000000000]
zext_ln37_2           (zext             ) [ 0000000000]
shl_ln37_4_mid1       (bitconcatenate   ) [ 0000000000]
zext_ln37_3           (zext             ) [ 0000000000]
sub_ln37_1            (sub              ) [ 0000000000]
select_ln37_1         (select           ) [ 0000110000]
select_ln37_2         (select           ) [ 0000000000]
xor_ln37              (xor              ) [ 0000000000]
icmp_ln34             (icmp             ) [ 0000000000]
and_ln37              (and              ) [ 0000000000]
select_ln30           (select           ) [ 0001111110]
out_w                 (add              ) [ 0000000000]
or_ln32               (or               ) [ 0000111110]
select_ln32_1         (select           ) [ 0000110000]
zext_ln34_1           (zext             ) [ 0000000000]
select_ln32_2         (select           ) [ 0001111110]
add_ln37_2            (add              ) [ 0000000000]
select_ln32_3         (select           ) [ 0000110000]
trunc_ln37            (trunc            ) [ 0000111000]
in_d                  (add              ) [ 0001111110]
add_ln31              (add              ) [ 0000000000]
select_ln31           (select           ) [ 0001111110]
br_ln0                (br               ) [ 0001111110]
zext_ln32             (zext             ) [ 0000000000]
sext_ln32             (sext             ) [ 0000000000]
zext_ln37_4           (zext             ) [ 0000000000]
mul_ln37_1            (mul              ) [ 0000000000]
add_ln37_1            (add              ) [ 0000000000]
sext_ln37             (sext             ) [ 0000000000]
zext_ln37_5           (zext             ) [ 0000000000]
input_addr            (getelementptr    ) [ 0000101000]
icmp_ln34_1           (icmp             ) [ 0000111110]
br_ln34               (br               ) [ 0000000000]
add_ln44              (add              ) [ 0000101110]
kernel_buffer_15_lo   (load             ) [ 0000000000]
kernel_buffer_15_1_s  (load             ) [ 0000000000]
kernel_buffer_15_2_s  (load             ) [ 0000000000]
kernel_buffer_15_3_s  (load             ) [ 0000000000]
kernel_buffer_15_4_s  (load             ) [ 0000000000]
kernel_buffer_15_5_s  (load             ) [ 0000000000]
kernel_buffer_15_6_s  (load             ) [ 0000000000]
kernel_buffer_15_7_s  (load             ) [ 0000000000]
kernel_buffer_15_8_s  (load             ) [ 0000000000]
kernel_buffer_15_9_s  (load             ) [ 0000000000]
kernel_buffer_15_10_1 (load             ) [ 0000000000]
kernel_buffer_15_11_1 (load             ) [ 0000000000]
kernel_buffer_15_12_1 (load             ) [ 0000000000]
kernel_buffer_15_13_1 (load             ) [ 0000000000]
kernel_buffer_15_14_1 (load             ) [ 0000000000]
kernel_buffer_15_15_1 (load             ) [ 0000000000]
input_load            (load             ) [ 0000100100]
tmp_9                 (mux              ) [ 0000100100]
sext_ln37_1           (sext             ) [ 0000000000]
mul_ln37              (mul              ) [ 0000100010]
empty_17              (speclooptripcount) [ 0000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
select_ln32           (select           ) [ 0000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000]
trunc_ln37_2          (partselect       ) [ 0000000000]
sext_ln37_2           (sext             ) [ 0000000000]
buffer                (add              ) [ 0001100000]
tmp_1                 (bitselect        ) [ 0000000000]
trunc_ln43            (trunc            ) [ 0000000000]
xor_ln43              (xor              ) [ 0000000000]
select_ln43           (select           ) [ 0000000000]
and_ln44              (and              ) [ 0000000000]
sext_ln44             (sext             ) [ 0000000000]
zext_ln44             (zext             ) [ 0000000000]
output_addr           (getelementptr    ) [ 0000000000]
store_ln44            (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
empty_14              (speclooptripcount) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_buffer_15_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="kernel_buffer_15_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_buffer_15_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_buffer_15_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="kernel_buffer_15_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="kernel_buffer_15_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="kernel_buffer_15_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="kernel_buffer_15_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_7/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kernel_buffer_15_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_buffer_15_9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_9/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="kernel_buffer_15_10_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_10/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="kernel_buffer_15_11_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_11/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="kernel_buffer_15_12_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="kernel_buffer_15_13_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_13/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_buffer_15_14_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_14/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kernel_buffer_15_15_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_15/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln44_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_0_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten18_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="1"/>
<pin id="243" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten18_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="out_h_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_h_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="indvar_flatten_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="indvar_flatten_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="out_w_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="out_w_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="buffer_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="23" slack="1"/>
<pin id="287" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="buffer_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="23" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="15" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="in_d_0_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="in_d_0_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln24_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln26_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="14" slack="0"/>
<pin id="327" dir="0" index="2" bw="15" slack="0"/>
<pin id="328" dir="0" index="3" bw="14" slack="0"/>
<pin id="329" dir="0" index="4" bw="12" slack="0"/>
<pin id="330" dir="0" index="5" bw="13" slack="0"/>
<pin id="331" dir="0" index="6" bw="13" slack="0"/>
<pin id="332" dir="0" index="7" bw="7" slack="0"/>
<pin id="333" dir="0" index="8" bw="10" slack="0"/>
<pin id="334" dir="0" index="9" bw="11" slack="0"/>
<pin id="335" dir="0" index="10" bw="14" slack="0"/>
<pin id="336" dir="0" index="11" bw="14" slack="0"/>
<pin id="337" dir="0" index="12" bw="13" slack="0"/>
<pin id="338" dir="0" index="13" bw="15" slack="0"/>
<pin id="339" dir="0" index="14" bw="14" slack="0"/>
<pin id="340" dir="0" index="15" bw="14" slack="0"/>
<pin id="341" dir="0" index="16" bw="15" slack="0"/>
<pin id="342" dir="0" index="17" bw="4" slack="0"/>
<pin id="343" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="kernel_buffer_0_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln26_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln26_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln26_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln26_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln26_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln26_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln26_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln26_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln26_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln26_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln26_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln26_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln26_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln26_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln26_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln26_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln37_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="shl_ln37_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_4/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln37_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sub_ln37_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln34_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln37_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln30_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="0" index="1" bw="14" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln30_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="14" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="out_h_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="5" slack="0"/>
<pin id="501" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln31_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln37_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln37_mid1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_mid1/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln37_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln37_4_mid1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_4_mid1/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln37_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln37_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln37_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="11" slack="0"/>
<pin id="551" dir="0" index="2" bw="11" slack="0"/>
<pin id="552" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln37_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="11" slack="0"/>
<pin id="559" dir="0" index="2" bw="11" slack="0"/>
<pin id="560" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln37_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln34_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="and_ln37_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln30_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="0" index="2" bw="5" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="out_w_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln32_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln32_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln34_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln32_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="5" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln37_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="0"/>
<pin id="625" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln32_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="0" index="2" bw="11" slack="0"/>
<pin id="632" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln37_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="in_d_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="5" slack="0"/>
<pin id="643" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln31_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln31_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="10" slack="0"/>
<pin id="655" dir="0" index="2" bw="10" slack="0"/>
<pin id="656" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln32_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="1"/>
<pin id="662" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln32_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="1"/>
<pin id="665" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln37_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="1"/>
<pin id="668" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln37_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="15" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln37_5_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln34_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="0" index="1" bw="5" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln44_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="11" slack="1"/>
<pin id="685" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="kernel_buffer_15_lo_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="5"/>
<pin id="689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="kernel_buffer_15_1_s_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="5"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_1_s/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="kernel_buffer_15_2_s_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="5"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_2_s/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="kernel_buffer_15_3_s_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="5"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_3_s/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="kernel_buffer_15_4_s_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="5"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_4_s/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="kernel_buffer_15_5_s_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="5"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_5_s/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="kernel_buffer_15_6_s_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="5"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_6_s/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="kernel_buffer_15_7_s_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="5"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_7_s/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="kernel_buffer_15_8_s_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="5"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_8_s/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="kernel_buffer_15_9_s_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="5"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_9_s/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="kernel_buffer_15_10_1_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="5"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_10_1/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="kernel_buffer_15_11_1_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="5"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_11_1/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="kernel_buffer_15_12_1_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="5"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_12_1/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="kernel_buffer_15_13_1_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="5"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_13_1/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="kernel_buffer_15_14_1_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="5"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_14_1/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="kernel_buffer_15_15_1_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="5"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_15_1/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_9_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="0" index="3" bw="32" slack="0"/>
<pin id="740" dir="0" index="4" bw="32" slack="0"/>
<pin id="741" dir="0" index="5" bw="32" slack="0"/>
<pin id="742" dir="0" index="6" bw="32" slack="0"/>
<pin id="743" dir="0" index="7" bw="32" slack="0"/>
<pin id="744" dir="0" index="8" bw="32" slack="0"/>
<pin id="745" dir="0" index="9" bw="32" slack="0"/>
<pin id="746" dir="0" index="10" bw="32" slack="0"/>
<pin id="747" dir="0" index="11" bw="32" slack="0"/>
<pin id="748" dir="0" index="12" bw="32" slack="0"/>
<pin id="749" dir="0" index="13" bw="32" slack="0"/>
<pin id="750" dir="0" index="14" bw="32" slack="0"/>
<pin id="751" dir="0" index="15" bw="32" slack="0"/>
<pin id="752" dir="0" index="16" bw="32" slack="0"/>
<pin id="753" dir="0" index="17" bw="4" slack="2"/>
<pin id="754" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln37_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="mul_ln37_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="1"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln32_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="4"/>
<pin id="782" dir="0" index="1" bw="23" slack="0"/>
<pin id="783" dir="0" index="2" bw="23" slack="4"/>
<pin id="784" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln37_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="18" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="1"/>
<pin id="790" dir="0" index="2" bw="5" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln37_2/8 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln37_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="18" slack="0"/>
<pin id="798" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="buffer_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="23" slack="0"/>
<pin id="802" dir="0" index="1" bw="18" slack="0"/>
<pin id="803" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="23" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="0"/>
<pin id="810" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln43_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="23" slack="0"/>
<pin id="816" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="xor_ln43_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln43_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="16" slack="0"/>
<pin id="827" dir="0" index="2" bw="16" slack="0"/>
<pin id="828" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln44_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln44_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="3"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln44_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/8 "/>
</bind>
</comp>

<comp id="847" class="1007" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="15" slack="0"/>
<pin id="849" dir="0" index="1" bw="5" slack="0"/>
<pin id="850" dir="0" index="2" bw="11" slack="0"/>
<pin id="851" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37_1/5 add_ln37_1/5 "/>
</bind>
</comp>

<comp id="856" class="1005" name="kernel_buffer_15_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="862" class="1005" name="kernel_buffer_15_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="kernel_buffer_15_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="kernel_buffer_15_3_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_3 "/>
</bind>
</comp>

<comp id="880" class="1005" name="kernel_buffer_15_4_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_4 "/>
</bind>
</comp>

<comp id="886" class="1005" name="kernel_buffer_15_5_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_5 "/>
</bind>
</comp>

<comp id="892" class="1005" name="kernel_buffer_15_6_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_6 "/>
</bind>
</comp>

<comp id="898" class="1005" name="kernel_buffer_15_7_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_7 "/>
</bind>
</comp>

<comp id="904" class="1005" name="kernel_buffer_15_8_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_8 "/>
</bind>
</comp>

<comp id="910" class="1005" name="kernel_buffer_15_9_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_9 "/>
</bind>
</comp>

<comp id="916" class="1005" name="kernel_buffer_15_10_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_10 "/>
</bind>
</comp>

<comp id="922" class="1005" name="kernel_buffer_15_11_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_11 "/>
</bind>
</comp>

<comp id="928" class="1005" name="kernel_buffer_15_12_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_12 "/>
</bind>
</comp>

<comp id="934" class="1005" name="kernel_buffer_15_13_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_13 "/>
</bind>
</comp>

<comp id="940" class="1005" name="kernel_buffer_15_14_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_14 "/>
</bind>
</comp>

<comp id="946" class="1005" name="kernel_buffer_15_15_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_15 "/>
</bind>
</comp>

<comp id="955" class="1005" name="i_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="0"/>
<pin id="957" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="963" class="1005" name="icmp_ln30_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln30_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="14" slack="0"/>
<pin id="969" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="972" class="1005" name="select_ln37_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="11" slack="1"/>
<pin id="974" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="select_ln30_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="982" class="1005" name="or_ln32_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="4"/>
<pin id="984" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln32 "/>
</bind>
</comp>

<comp id="987" class="1005" name="select_ln32_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="1"/>
<pin id="989" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="select_ln32_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="5" slack="0"/>
<pin id="994" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="select_ln32_3_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="1"/>
<pin id="1000" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_3 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="trunc_ln37_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="4" slack="2"/>
<pin id="1005" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="in_d_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="0"/>
<pin id="1010" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1014" class="1005" name="select_ln31_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="0"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="input_addr_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="14" slack="1"/>
<pin id="1021" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1024" class="1005" name="icmp_ln34_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="3"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="add_ln44_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="11" slack="3"/>
<pin id="1030" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="input_load_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="1"/>
<pin id="1035" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_9_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="mul_ln37_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="buffer_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="23" slack="1"/>
<pin id="1050" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="120" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="120" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="98" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="100" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="234" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="234" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="234" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="324" pin=4"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="324" pin=6"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="324" pin=7"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="324" pin=8"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="324" pin=9"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="324" pin=10"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="324" pin=11"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="324" pin=12"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="324" pin=13"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="324" pin=14"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="324" pin=15"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="324" pin=16"/></net>

<net id="361"><net_src comp="320" pin="1"/><net_sink comp="324" pin=17"/></net>

<net id="365"><net_src comp="324" pin="18"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="362" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="362" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="362" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="362" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="362" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="362" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="362" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="362" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="362" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="362" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="362" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="362" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="362" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="362" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="102" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="256" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="104" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="256" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="106" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="454" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="278" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="470" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="245" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="108" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="245" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="110" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="16" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="256" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="267" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="112" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="10" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="278" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="102" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="498" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="10" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="104" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="498" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="106" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="526" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="504" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="470" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="504" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="542" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="480" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="504" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="114" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="301" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="14" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="564" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="504" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="498" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="256" pin="4"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="16" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="510" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="576" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="504" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="10" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="301" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="590" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="576" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="590" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="510" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="548" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="576" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="556" pin="3"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="602" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="16" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="602" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="267" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="504" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="116" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="646" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="681"><net_src comp="14" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="660" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="755"><net_src comp="122" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="756"><net_src comp="687" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="757"><net_src comp="690" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="758"><net_src comp="693" pin="1"/><net_sink comp="735" pin=3"/></net>

<net id="759"><net_src comp="696" pin="1"/><net_sink comp="735" pin=4"/></net>

<net id="760"><net_src comp="699" pin="1"/><net_sink comp="735" pin=5"/></net>

<net id="761"><net_src comp="702" pin="1"/><net_sink comp="735" pin=6"/></net>

<net id="762"><net_src comp="705" pin="1"/><net_sink comp="735" pin=7"/></net>

<net id="763"><net_src comp="708" pin="1"/><net_sink comp="735" pin=8"/></net>

<net id="764"><net_src comp="711" pin="1"/><net_sink comp="735" pin=9"/></net>

<net id="765"><net_src comp="714" pin="1"/><net_sink comp="735" pin=10"/></net>

<net id="766"><net_src comp="717" pin="1"/><net_sink comp="735" pin=11"/></net>

<net id="767"><net_src comp="720" pin="1"/><net_sink comp="735" pin=12"/></net>

<net id="768"><net_src comp="723" pin="1"/><net_sink comp="735" pin=13"/></net>

<net id="769"><net_src comp="726" pin="1"/><net_sink comp="735" pin=14"/></net>

<net id="770"><net_src comp="729" pin="1"/><net_sink comp="735" pin=15"/></net>

<net id="771"><net_src comp="732" pin="1"/><net_sink comp="735" pin=16"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="785"><net_src comp="100" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="285" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="126" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="128" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="795"><net_src comp="130" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="799"><net_src comp="787" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="780" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="796" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="132" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="134" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="800" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="806" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="114" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="136" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="138" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="824" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="814" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="832" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="852"><net_src comp="118" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="666" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="663" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="855"><net_src comp="847" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="859"><net_src comp="140" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="865"><net_src comp="144" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="871"><net_src comp="148" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="877"><net_src comp="152" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="883"><net_src comp="156" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="889"><net_src comp="160" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="895"><net_src comp="164" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="901"><net_src comp="168" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="907"><net_src comp="172" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="913"><net_src comp="176" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="919"><net_src comp="180" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="925"><net_src comp="184" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="931"><net_src comp="188" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="937"><net_src comp="192" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="943"><net_src comp="196" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="949"><net_src comp="200" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="958"><net_src comp="314" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="966"><net_src comp="486" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="492" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="975"><net_src comp="548" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="980"><net_src comp="582" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="985"><net_src comp="596" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="990"><net_src comp="602" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="995"><net_src comp="614" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1001"><net_src comp="628" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1006"><net_src comp="636" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="735" pin=17"/></net>

<net id="1011"><net_src comp="640" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1017"><net_src comp="652" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1022"><net_src comp="204" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1027"><net_src comp="677" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="682" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1036"><net_src comp="211" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1041"><net_src comp="735" pin="18"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1046"><net_src comp="775" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1051"><net_src comp="800" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		trunc_ln26 : 1
		tmp_8 : 2
		kernel_buffer_0 : 3
		switch_ln26 : 2
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		store_ln26 : 4
		empty_16 : 1
	State 3
	State 4
		shl_ln : 1
		zext_ln37 : 2
		shl_ln37_4 : 1
		zext_ln37_1 : 2
		sub_ln37 : 3
		zext_ln34 : 1
		add_ln37 : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		out_h : 1
		icmp_ln31 : 1
		select_ln37 : 2
		shl_ln37_mid1 : 2
		zext_ln37_2 : 3
		shl_ln37_4_mid1 : 2
		zext_ln37_3 : 3
		sub_ln37_1 : 4
		select_ln37_1 : 5
		select_ln37_2 : 5
		xor_ln37 : 2
		icmp_ln34 : 1
		and_ln37 : 2
		select_ln30 : 2
		out_w : 3
		or_ln32 : 2
		select_ln32_1 : 2
		zext_ln34_1 : 4
		select_ln32_2 : 2
		add_ln37_2 : 6
		select_ln32_3 : 7
		trunc_ln37 : 3
		in_d : 3
		add_ln31 : 1
		select_ln31 : 2
	State 5
		mul_ln37_1 : 1
		add_ln37_1 : 2
		sext_ln37 : 3
		zext_ln37_5 : 4
		input_addr : 5
		input_load : 6
		br_ln34 : 1
		add_ln44 : 1
	State 6
		tmp_9 : 1
	State 7
		mul_ln37 : 1
	State 8
		sext_ln37_2 : 1
		buffer : 2
		tmp_1 : 3
		trunc_ln43 : 3
		xor_ln43 : 4
		select_ln43 : 4
		and_ln44 : 5
		zext_ln44 : 1
		output_addr : 2
		store_ln44 : 5
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_314        |    0    |    0    |    15   |
|          |     add_ln37_fu_480    |    0    |    0    |    13   |
|          |     add_ln30_fu_492    |    0    |    0    |    19   |
|          |      out_h_fu_498      |    0    |    0    |    15   |
|    add   |      out_w_fu_590      |    0    |    0    |    15   |
|          |    add_ln37_2_fu_622   |    0    |    0    |    13   |
|          |       in_d_fu_640      |    0    |    0    |    15   |
|          |     add_ln31_fu_646    |    0    |    0    |    14   |
|          |     add_ln44_fu_682    |    0    |    0    |    13   |
|          |      buffer_fu_800     |    0    |    0    |    30   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_8_fu_324      |    0    |    0    |    65   |
|          |      tmp_9_fu_735      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln37_fu_510   |    0    |    0    |    5    |
|          |  select_ln37_1_fu_548  |    0    |    0    |    11   |
|          |  select_ln37_2_fu_556  |    0    |    0    |    11   |
|          |   select_ln30_fu_582   |    0    |    0    |    5    |
|  select  |  select_ln32_1_fu_602  |    0    |    0    |    5    |
|          |  select_ln32_2_fu_614  |    0    |    0    |    5    |
|          |  select_ln32_3_fu_628  |    0    |    0    |    11   |
|          |   select_ln31_fu_652   |    0    |    0    |    10   |
|          |   select_ln32_fu_780   |    0    |    0    |    23   |
|          |   select_ln43_fu_824   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_308    |    0    |    0    |    11   |
|          |    icmp_ln30_fu_486    |    0    |    0    |    13   |
|   icmp   |    icmp_ln31_fu_504    |    0    |    0    |    13   |
|          |    icmp_ln34_fu_570    |    0    |    0    |    11   |
|          |   icmp_ln34_1_fu_677   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_470    |    0    |    0    |    14   |
|          |    sub_ln37_1_fu_542   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln37_fu_775    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln37_fu_576    |    0    |    0    |    2    |
|          |     and_ln44_fu_832    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln37_fu_564    |    0    |    0    |    2    |
|          |     xor_ln43_fu_818    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln32_fu_596     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_847       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln26_fu_320   |    0    |    0    |    0    |
|   trunc  |    trunc_ln37_fu_636   |    0    |    0    |    0    |
|          |    trunc_ln43_fu_814   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | kernel_buffer_0_fu_362 |    0    |    0    |    0    |
|          |    sext_ln32_fu_663    |    0    |    0    |    0    |
|   sext   |    sext_ln37_fu_669    |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_772   |    0    |    0    |    0    |
|          |   sext_ln37_2_fu_796   |    0    |    0    |    0    |
|          |    sext_ln44_fu_839    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_446     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln37_4_fu_458   |    0    |    0    |    0    |
|          |  shl_ln37_mid1_fu_518  |    0    |    0    |    0    |
|          | shl_ln37_4_mid1_fu_530 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln37_fu_454    |    0    |    0    |    0    |
|          |   zext_ln37_1_fu_466   |    0    |    0    |    0    |
|          |    zext_ln34_fu_476    |    0    |    0    |    0    |
|          |   zext_ln37_2_fu_526   |    0    |    0    |    0    |
|   zext   |   zext_ln37_3_fu_538   |    0    |    0    |    0    |
|          |   zext_ln34_1_fu_610   |    0    |    0    |    0    |
|          |    zext_ln32_fu_660    |    0    |    0    |    0    |
|          |   zext_ln37_4_fu_666   |    0    |    0    |    0    |
|          |   zext_ln37_5_fu_672   |    0    |    0    |    0    |
|          |    zext_ln44_fu_842    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln37_2_fu_787  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_806      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   525   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln30_reg_967     |   14   |
|     add_ln44_reg_1028     |   11   |
|      buffer_0_reg_285     |   23   |
|      buffer_reg_1048      |   23   |
|        i_0_reg_230        |    5   |
|         i_reg_955         |    5   |
|     icmp_ln30_reg_963     |    1   |
|    icmp_ln34_1_reg_1024   |    1   |
|       in_d_0_reg_297      |    5   |
|       in_d_reg_1008       |    5   |
|  indvar_flatten18_reg_241 |   14   |
|   indvar_flatten_reg_263  |   10   |
|    input_addr_reg_1019    |   14   |
|    input_load_reg_1033    |   16   |
|kernel_buffer_15_10_reg_916|   32   |
|kernel_buffer_15_11_reg_922|   32   |
|kernel_buffer_15_12_reg_928|   32   |
|kernel_buffer_15_13_reg_934|   32   |
|kernel_buffer_15_14_reg_940|   32   |
|kernel_buffer_15_15_reg_946|   32   |
| kernel_buffer_15_1_reg_862|   32   |
| kernel_buffer_15_2_reg_868|   32   |
| kernel_buffer_15_3_reg_874|   32   |
| kernel_buffer_15_4_reg_880|   32   |
| kernel_buffer_15_5_reg_886|   32   |
| kernel_buffer_15_6_reg_892|   32   |
| kernel_buffer_15_7_reg_898|   32   |
| kernel_buffer_15_8_reg_904|   32   |
| kernel_buffer_15_9_reg_910|   32   |
|  kernel_buffer_15_reg_856 |   32   |
|     mul_ln37_reg_1043     |   32   |
|      or_ln32_reg_982      |    1   |
|      out_h_0_reg_252      |    5   |
|      out_w_0_reg_274      |    5   |
|    select_ln30_reg_977    |    5   |
|    select_ln31_reg_1014   |   10   |
|   select_ln32_1_reg_987   |    5   |
|   select_ln32_2_reg_992   |    5   |
|   select_ln32_3_reg_998   |   11   |
|   select_ln37_1_reg_972   |   11   |
|       tmp_9_reg_1038      |   32   |
|    trunc_ln37_reg_1003    |    4   |
+---------------------------+--------+
|           Total           |   785  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |  14  |   28   ||    9    |
|  buffer_0_reg_285 |  p0  |   2  |  23  |   46   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   525  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   785  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   785  |   543  |
+-----------+--------+--------+--------+--------+
