
LogicDesignProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000695c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002f814  08006ae4  08006ae4  00007ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080362f8  080362f8  00038030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080362f8  080362f8  000372f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08036300  08036300  00038030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08036300  08036300  00037300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08036304  08036304  00037304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08036308  00038000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00038030  2**0
                  CONTENTS
 10 .bss          00000214  20000030  20000030  00038030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000244  20000244  00038030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00038030  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001415f  00000000  00000000  00038060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000079  00000000  00000000  0004c1bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00010acf  00000000  00000000  0004c238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00003084  00000000  00000000  0005cd07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001088  00000000  00000000  0005fd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce6c5  00000000  00000000  00060e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000c90  00000000  00000000  0012f4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00022c69  00000000  00000000  0013016d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00152dd6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000042e4  00000000  00000000  00152e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006acc 	.word	0x08006acc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08006acc 	.word	0x08006acc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800053c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000508:	f003 f9be 	bl	8003888 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800050c:	480c      	ldr	r0, [pc, #48]	@ (8000540 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800050e:	490d      	ldr	r1, [pc, #52]	@ (8000544 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000510:	4a0d      	ldr	r2, [pc, #52]	@ (8000548 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000514:	e002      	b.n	800051c <LoopCopyDataInit>

08000516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051a:	3304      	adds	r3, #4

0800051c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800051c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800051e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000520:	d3f9      	bcc.n	8000516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000522:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000524:	4c0a      	ldr	r4, [pc, #40]	@ (8000550 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000528:	e001      	b.n	800052e <LoopFillZerobss>

0800052a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800052c:	3204      	adds	r2, #4

0800052e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800052e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000530:	d3fb      	bcc.n	800052a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000532:	f006 faa7 	bl	8006a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000536:	f002 ff6d 	bl	8003414 <main>
  bx  lr    
 800053a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800053c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000544:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000548:	08036308 	.word	0x08036308
  ldr r2, =_sbss
 800054c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000550:	20000244 	.word	0x20000244

08000554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000554:	e7fe      	b.n	8000554 <ADC_IRQHandler>
	...

08000558 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800055c:	2201      	movs	r2, #1
 800055e:	2108      	movs	r1, #8
 8000560:	4802      	ldr	r0, [pc, #8]	@ (800056c <button_init+0x14>)
 8000562:	f003 fe6b 	bl	800423c <HAL_GPIO_WritePin>
}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40020c00 	.word	0x40020c00

08000570 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000576:	2200      	movs	r2, #0
 8000578:	2108      	movs	r1, #8
 800057a:	482f      	ldr	r0, [pc, #188]	@ (8000638 <button_scan+0xc8>)
 800057c:	f003 fe5e 	bl	800423c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000580:	2201      	movs	r2, #1
 8000582:	2108      	movs	r1, #8
 8000584:	482c      	ldr	r0, [pc, #176]	@ (8000638 <button_scan+0xc8>)
 8000586:	f003 fe59 	bl	800423c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 800058a:	230a      	movs	r3, #10
 800058c:	2202      	movs	r2, #2
 800058e:	492b      	ldr	r1, [pc, #172]	@ (800063c <button_scan+0xcc>)
 8000590:	482b      	ldr	r0, [pc, #172]	@ (8000640 <button_scan+0xd0>)
 8000592:	f004 fcb8 	bl	8004f06 <HAL_SPI_Receive>

	int button_index = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 800059a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800059e:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80005a0:	2300      	movs	r3, #0
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	e03f      	b.n	8000626 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	db06      	blt.n	80005ba <button_scan+0x4a>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2b03      	cmp	r3, #3
 80005b0:	dc03      	bgt.n	80005ba <button_scan+0x4a>
			button_index = i + 4;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	3304      	adds	r3, #4
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	e018      	b.n	80005ec <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2b03      	cmp	r3, #3
 80005be:	dd07      	ble.n	80005d0 <button_scan+0x60>
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2b07      	cmp	r3, #7
 80005c4:	dc04      	bgt.n	80005d0 <button_scan+0x60>
			button_index = 7 - i;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f1c3 0307 	rsb	r3, r3, #7
 80005cc:	60fb      	str	r3, [r7, #12]
 80005ce:	e00d      	b.n	80005ec <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b07      	cmp	r3, #7
 80005d4:	dd06      	ble.n	80005e4 <button_scan+0x74>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b0b      	cmp	r3, #11
 80005da:	dc03      	bgt.n	80005e4 <button_scan+0x74>
			button_index = i + 4;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	3304      	adds	r3, #4
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	e003      	b.n	80005ec <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f1c3 0317 	rsb	r3, r3, #23
 80005ea:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 80005ec:	4b13      	ldr	r3, [pc, #76]	@ (800063c <button_scan+0xcc>)
 80005ee:	881a      	ldrh	r2, [r3, #0]
 80005f0:	897b      	ldrh	r3, [r7, #10]
 80005f2:	4013      	ands	r3, r2
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d005      	beq.n	8000606 <button_scan+0x96>
			button_count[button_index] = 0;
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <button_scan+0xd4>)
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	2100      	movs	r1, #0
 8000600:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000604:	e009      	b.n	800061a <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000606:	4a0f      	ldr	r2, [pc, #60]	@ (8000644 <button_scan+0xd4>)
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800060e:	3301      	adds	r3, #1
 8000610:	b299      	uxth	r1, r3
 8000612:	4a0c      	ldr	r2, [pc, #48]	@ (8000644 <button_scan+0xd4>)
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 800061a:	897b      	ldrh	r3, [r7, #10]
 800061c:	085b      	lsrs	r3, r3, #1
 800061e:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b0f      	cmp	r3, #15
 800062a:	ddbc      	ble.n	80005a6 <button_scan+0x36>
	}
}
 800062c:	bf00      	nop
 800062e:	bf00      	nop
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40020c00 	.word	0x40020c00
 800063c:	2000006c 	.word	0x2000006c
 8000640:	20000110 	.word	0x20000110
 8000644:	2000004c 	.word	0x2000004c

08000648 <buzzer_init>:
#include "buzzer.h"
#include "tim.h"

void buzzer_init(){
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, 0);
 800064c:	4b04      	ldr	r3, [pc, #16]	@ (8000660 <buzzer_init+0x18>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2200      	movs	r2, #0
 8000652:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000654:	2100      	movs	r1, #0
 8000656:	4802      	ldr	r0, [pc, #8]	@ (8000660 <buzzer_init+0x18>)
 8000658:	f005 f9bc 	bl	80059d4 <HAL_TIM_PWM_Start>
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	200001f8 	.word	0x200001f8

08000664 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t duty_cycle){
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	if (duty_cycle > 99) duty_cycle = 99;
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2b63      	cmp	r3, #99	@ 0x63
 8000672:	d901      	bls.n	8000678 <buzzer_SetVolume+0x14>
 8000674:	2363      	movs	r3, #99	@ 0x63
 8000676:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, duty_cycle);
 8000678:	4b04      	ldr	r3, [pc, #16]	@ (800068c <buzzer_SetVolume+0x28>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	200001f8 	.word	0x200001f8

08000690 <buzzer_Stop>:

void buzzer_Stop(){
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim13, TIM_CHANNEL_1);
 8000694:	2100      	movs	r1, #0
 8000696:	4802      	ldr	r0, [pc, #8]	@ (80006a0 <buzzer_Stop+0x10>)
 8000698:	f005 fa64 	bl	8005b64 <HAL_TIM_PWM_Stop>
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	200001f8 	.word	0x200001f8

080006a4 <fsm_electronic_lock_run>:

//update password
uint8_t update_stage = 0;
uint8_t new_password[4] = {0};

void fsm_electronic_lock_run() {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	switch(electronic_lock_state) {
 80006a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000754 <fsm_electronic_lock_run+0xb0>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b0d      	cmp	r3, #13
 80006ae:	d84e      	bhi.n	800074e <fsm_electronic_lock_run+0xaa>
 80006b0:	a201      	add	r2, pc, #4	@ (adr r2, 80006b8 <fsm_electronic_lock_run+0x14>)
 80006b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b6:	bf00      	nop
 80006b8:	080006f1 	.word	0x080006f1
 80006bc:	08000701 	.word	0x08000701
 80006c0:	08000707 	.word	0x08000707
 80006c4:	0800070d 	.word	0x0800070d
 80006c8:	08000713 	.word	0x08000713
 80006cc:	08000719 	.word	0x08000719
 80006d0:	0800071f 	.word	0x0800071f
 80006d4:	08000725 	.word	0x08000725
 80006d8:	0800072b 	.word	0x0800072b
 80006dc:	08000731 	.word	0x08000731
 80006e0:	08000737 	.word	0x08000737
 80006e4:	08000743 	.word	0x08000743
 80006e8:	08000749 	.word	0x08000749
 80006ec:	0800073d 	.word	0x0800073d
		case INIT:
			init();
 80006f0:	f000 fada 	bl	8000ca8 <init>
			if (1) {
				init_idle();
 80006f4:	f000 f8aa 	bl	800084c <init_idle>
				electronic_lock_state = IDLE;
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <fsm_electronic_lock_run+0xb0>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80006fe:	e027      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case IDLE:
			idle();
 8000700:	f000 fada 	bl	8000cb8 <idle>

			break;
 8000704:	e024      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case RECEIVE_PASSWORD_NUMBER:
			receive_password_number();
 8000706:	f000 fbfb 	bl	8000f00 <receive_password_number>

			break;
 800070a:	e021      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case RECEIVE_PASSWORD_CHARACTER:
			receive_password_character();
 800070c:	f000 fcd0 	bl	80010b0 <receive_password_character>

			break;
 8000710:	e01e      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case PROCESS_AND_CONTROL:
			process_and_control();
 8000712:	f000 fe03 	bl	800131c <process_and_control>
			break;
 8000716:	e01b      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case UNLOCK_DOOR:
			unlock_door();
 8000718:	f000 ff72 	bl	8001600 <unlock_door>
			break;
 800071c:	e018      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case DOOR_OPEN:
			door_open();
 800071e:	f000 ffab 	bl	8001678 <door_open>
			break;
 8000722:	e015      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case DOOR_CLOSE:
			door_close();
 8000724:	f000 ffde 	bl	80016e4 <door_close>
			break;
 8000728:	e012      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case ALERT:
			alert();
 800072a:	f001 f801 	bl	8001730 <alert>
			break;
 800072e:	e00f      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case LOCK_DOOR:
			lock_door();
 8000730:	f001 f83e 	bl	80017b0 <lock_door>
			break;
 8000734:	e00c      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case PASSWORD_INCORRECT:
			password_incorrect();
 8000736:	f000 fe61 	bl	80013fc <password_incorrect>
			break;
 800073a:	e009      	b.n	8000750 <fsm_electronic_lock_run+0xac>
			//lockout
		case LOCK_OUT:
			lockout();
 800073c:	f000 ff20 	bl	8001580 <lockout>
			break;
 8000740:	e006      	b.n	8000750 <fsm_electronic_lock_run+0xac>
//			break;
//		case UPDATE_PASSWORD_CHARACTER:
//			update_password_character();
//			break;
		case CHANGE_PASSWORD_NUMBER:
			change_password_number();
 8000742:	f001 fa11 	bl	8001b68 <change_password_number>
			break;
 8000746:	e003      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case CHANGE_PASSWORD_CHARACTER:
			change_password_character();
 8000748:	f001 fc66 	bl	8002018 <change_password_character>
			break;
 800074c:	e000      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		default:
			break;
 800074e:	bf00      	nop
	}
}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	2000006e 	.word	0x2000006e

08000758 <reset_inputs>:

static void reset_inputs(void) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
	entered_index = 0;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <reset_inputs+0x38>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i) {
 8000764:	2300      	movs	r3, #0
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	e00a      	b.n	8000780 <reset_inputs+0x28>
		entered_password[i] = 0;
 800076a:	4a0a      	ldr	r2, [pc, #40]	@ (8000794 <reset_inputs+0x3c>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4413      	add	r3, r2
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
		// Blank the display instead of showing '0' for cleared positions
		led_7seg_clear_pos(i);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f002 fe35 	bl	80033e4 <led_7seg_clear_pos>
	for (int i = 0; i < 4; ++i) {
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	3301      	adds	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b03      	cmp	r3, #3
 8000784:	ddf1      	ble.n	800076a <reset_inputs+0x12>
	}


}
 8000786:	bf00      	nop
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	2000006f 	.word	0x2000006f
 8000794:	20000070 	.word	0x20000070

08000798 <read_edges>:

static uint8_t prev_pressed[16] = {0};

static void read_edges(uint8_t edges[16]) {
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 16; ++i) {
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	e022      	b.n	80007ec <read_edges+0x54>
		uint8_t now = (button_count[i] > 0) ? 1 : 0;
 80007a6:	4a16      	ldr	r2, [pc, #88]	@ (8000800 <read_edges+0x68>)
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	bf14      	ite	ne
 80007b2:	2301      	movne	r3, #1
 80007b4:	2300      	moveq	r3, #0
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	72fb      	strb	r3, [r7, #11]
		edges[i] = (now && !prev_pressed[i]) ? 1 : 0;
 80007ba:	7afb      	ldrb	r3, [r7, #11]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d007      	beq.n	80007d0 <read_edges+0x38>
 80007c0:	4a10      	ldr	r2, [pc, #64]	@ (8000804 <read_edges+0x6c>)
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d101      	bne.n	80007d0 <read_edges+0x38>
 80007cc:	2101      	movs	r1, #1
 80007ce:	e000      	b.n	80007d2 <read_edges+0x3a>
 80007d0:	2100      	movs	r1, #0
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	687a      	ldr	r2, [r7, #4]
 80007d6:	4413      	add	r3, r2
 80007d8:	b2ca      	uxtb	r2, r1
 80007da:	701a      	strb	r2, [r3, #0]
		prev_pressed[i] = now;
 80007dc:	4a09      	ldr	r2, [pc, #36]	@ (8000804 <read_edges+0x6c>)
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	4413      	add	r3, r2
 80007e2:	7afa      	ldrb	r2, [r7, #11]
 80007e4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; ++i) {
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	3301      	adds	r3, #1
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2b0f      	cmp	r3, #15
 80007f0:	ddd9      	ble.n	80007a6 <read_edges+0xe>
	}
}
 80007f2:	bf00      	nop
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	2000004c 	.word	0x2000004c
 8000804:	20000074 	.word	0x20000074

08000808 <check_password>:

uint8_t check_password() {
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++) {
 800080e:	2300      	movs	r3, #0
 8000810:	71fb      	strb	r3, [r7, #7]
 8000812:	e00c      	b.n	800082e <check_password+0x26>
		if (correct_password[i] != entered_password[i]) {
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	4a0b      	ldr	r2, [pc, #44]	@ (8000844 <check_password+0x3c>)
 8000818:	5cd2      	ldrb	r2, [r2, r3]
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	490a      	ldr	r1, [pc, #40]	@ (8000848 <check_password+0x40>)
 800081e:	5ccb      	ldrb	r3, [r1, r3]
 8000820:	429a      	cmp	r2, r3
 8000822:	d001      	beq.n	8000828 <check_password+0x20>
			return 0;
 8000824:	2300      	movs	r3, #0
 8000826:	e006      	b.n	8000836 <check_password+0x2e>
	for(uint8_t i = 0; i < 4; i++) {
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	3301      	adds	r3, #1
 800082c:	71fb      	strb	r3, [r7, #7]
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	2b03      	cmp	r3, #3
 8000832:	d9ef      	bls.n	8000814 <check_password+0xc>
		}
	}
	return 1;
 8000834:	2301      	movs	r3, #1
}
 8000836:	4618      	mov	r0, r3
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	20000004 	.word	0x20000004
 8000848:	20000070 	.word	0x20000070

0800084c <init_idle>:

void init_idle() {
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000852:	2300      	movs	r3, #0
 8000854:	9300      	str	r3, [sp, #0]
 8000856:	2314      	movs	r3, #20
 8000858:	22f0      	movs	r2, #240	@ 0xf0
 800085a:	2100      	movs	r1, #0
 800085c:	2000      	movs	r0, #0
 800085e:	f002 f8c3 	bl	80029e8 <lcd_fill>
	lcd_fill(0, 150, 240, 170, BLACK);
 8000862:	2300      	movs	r3, #0
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	23aa      	movs	r3, #170	@ 0xaa
 8000868:	22f0      	movs	r2, #240	@ 0xf0
 800086a:	2196      	movs	r1, #150	@ 0x96
 800086c:	2000      	movs	r0, #0
 800086e:	f002 f8bb 	bl	80029e8 <lcd_fill>
	lcd_fill(0, 20, 240, 172, BLACK);
 8000872:	2300      	movs	r3, #0
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	23ac      	movs	r3, #172	@ 0xac
 8000878:	22f0      	movs	r2, #240	@ 0xf0
 800087a:	2114      	movs	r1, #20
 800087c:	2000      	movs	r0, #0
 800087e:	f002 f8b3 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "IDLE", LIGHTBLUE, BLACK, 16, 0);
 8000882:	2300      	movs	r3, #0
 8000884:	9302      	str	r3, [sp, #8]
 8000886:	2310      	movs	r3, #16
 8000888:	9301      	str	r3, [sp, #4]
 800088a:	2300      	movs	r3, #0
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000892:	4a13      	ldr	r2, [pc, #76]	@ (80008e0 <init_idle+0x94>)
 8000894:	2100      	movs	r1, #0
 8000896:	2000      	movs	r0, #0
 8000898:	f002 fc9c 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <init_idle+0x98>)
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2378      	movs	r3, #120	@ 0x78
 80008a2:	2248      	movs	r2, #72	@ 0x48
 80008a4:	211e      	movs	r1, #30
 80008a6:	2054      	movs	r0, #84	@ 0x54
 80008a8:	f002 fa56 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 80008ac:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <init_idle+0x9c>)
 80008ae:	9300      	str	r3, [sp, #0]
 80008b0:	2394      	movs	r3, #148	@ 0x94
 80008b2:	22f0      	movs	r2, #240	@ 0xf0
 80008b4:	21ac      	movs	r1, #172	@ 0xac
 80008b6:	2000      	movs	r0, #0
 80008b8:	f002 fa4e 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 80008bc:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <init_idle+0xa0>)
 80008be:	9300      	str	r3, [sp, #0]
 80008c0:	231e      	movs	r3, #30
 80008c2:	221e      	movs	r2, #30
 80008c4:	214b      	movs	r1, #75	@ 0x4b
 80008c6:	20c3      	movs	r0, #195	@ 0xc3
 80008c8:	f002 fa46 	bl	8002d58 <lcd_show_picture>

	keyboard_state = KEYBOARD_NUMBER;
 80008cc:	4b08      	ldr	r3, [pc, #32]	@ (80008f0 <init_idle+0xa4>)
 80008ce:	2214      	movs	r2, #20
 80008d0:	701a      	strb	r2, [r3, #0]
	idle_first_input = 1;
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <init_idle+0xa8>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	701a      	strb	r2, [r3, #0]
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	08006ae4 	.word	0x08006ae4
 80008e4:	0801b150 	.word	0x0801b150
 80008e8:	08009bd0 	.word	0x08009bd0
 80008ec:	08030a50 	.word	0x08030a50
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008

080008f8 <init_receive_password_number>:
void init_receive_password_number() {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 80008fe:	2300      	movs	r3, #0
 8000900:	9300      	str	r3, [sp, #0]
 8000902:	2314      	movs	r3, #20
 8000904:	22f0      	movs	r2, #240	@ 0xf0
 8000906:	2100      	movs	r1, #0
 8000908:	2000      	movs	r0, #0
 800090a:	f002 f86d 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "RECEIVE PASSWORD NUMBER", LIGHTBLUE, BLACK, 16, 0);
 800090e:	2300      	movs	r3, #0
 8000910:	9302      	str	r3, [sp, #8]
 8000912:	2310      	movs	r3, #16
 8000914:	9301      	str	r3, [sp, #4]
 8000916:	2300      	movs	r3, #0
 8000918:	9300      	str	r3, [sp, #0]
 800091a:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 800091e:	4a0c      	ldr	r2, [pc, #48]	@ (8000950 <init_receive_password_number+0x58>)
 8000920:	2100      	movs	r1, #0
 8000922:	2000      	movs	r0, #0
 8000924:	f002 fc56 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000928:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <init_receive_password_number+0x5c>)
 800092a:	9300      	str	r3, [sp, #0]
 800092c:	2378      	movs	r3, #120	@ 0x78
 800092e:	2248      	movs	r2, #72	@ 0x48
 8000930:	211e      	movs	r1, #30
 8000932:	2054      	movs	r0, #84	@ 0x54
 8000934:	f002 fa10 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <init_receive_password_number+0x60>)
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	2394      	movs	r3, #148	@ 0x94
 800093e:	22f0      	movs	r2, #240	@ 0xf0
 8000940:	21ac      	movs	r1, #172	@ 0xac
 8000942:	2000      	movs	r0, #0
 8000944:	f002 fa08 	bl	8002d58 <lcd_show_picture>
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	08006aec 	.word	0x08006aec
 8000954:	0801b150 	.word	0x0801b150
 8000958:	08009bd0 	.word	0x08009bd0

0800095c <init_receive_password_character>:
void init_receive_password_character() {
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000962:	2300      	movs	r3, #0
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	2314      	movs	r3, #20
 8000968:	22f0      	movs	r2, #240	@ 0xf0
 800096a:	2100      	movs	r1, #0
 800096c:	2000      	movs	r0, #0
 800096e:	f002 f83b 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "RECEIVE PASSWORD CHARACTER", LIGHTBLUE, BLACK, 16, 0);
 8000972:	2300      	movs	r3, #0
 8000974:	9302      	str	r3, [sp, #8]
 8000976:	2310      	movs	r3, #16
 8000978:	9301      	str	r3, [sp, #4]
 800097a:	2300      	movs	r3, #0
 800097c:	9300      	str	r3, [sp, #0]
 800097e:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000982:	4a0c      	ldr	r2, [pc, #48]	@ (80009b4 <init_receive_password_character+0x58>)
 8000984:	2100      	movs	r1, #0
 8000986:	2000      	movs	r0, #0
 8000988:	f002 fc24 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 800098c:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <init_receive_password_character+0x5c>)
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	2378      	movs	r3, #120	@ 0x78
 8000992:	2248      	movs	r2, #72	@ 0x48
 8000994:	211e      	movs	r1, #30
 8000996:	2054      	movs	r0, #84	@ 0x54
 8000998:	f002 f9de 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 800099c:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <init_receive_password_character+0x60>)
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	2394      	movs	r3, #148	@ 0x94
 80009a2:	22f0      	movs	r2, #240	@ 0xf0
 80009a4:	21ac      	movs	r1, #172	@ 0xac
 80009a6:	2000      	movs	r0, #0
 80009a8:	f002 f9d6 	bl	8002d58 <lcd_show_picture>
}
 80009ac:	bf00      	nop
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	08006b04 	.word	0x08006b04
 80009b8:	0801b150 	.word	0x0801b150
 80009bc:	0801f4d0 	.word	0x0801f4d0

080009c0 <init_process_and_control>:
void init_process_and_control() {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 80009c6:	2300      	movs	r3, #0
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2314      	movs	r3, #20
 80009cc:	22f0      	movs	r2, #240	@ 0xf0
 80009ce:	2100      	movs	r1, #0
 80009d0:	2000      	movs	r0, #0
 80009d2:	f002 f809 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "PROCESS AND CONTROL", LIGHTBLUE, BLACK, 16, 0);
 80009d6:	2300      	movs	r3, #0
 80009d8:	9302      	str	r3, [sp, #8]
 80009da:	2310      	movs	r3, #16
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	2300      	movs	r3, #0
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80009e6:	4a0c      	ldr	r2, [pc, #48]	@ (8000a18 <init_process_and_control+0x58>)
 80009e8:	2100      	movs	r1, #0
 80009ea:	2000      	movs	r0, #0
 80009ec:	f002 fbf2 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <init_process_and_control+0x5c>)
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	231e      	movs	r3, #30
 80009f6:	221e      	movs	r2, #30
 80009f8:	214b      	movs	r1, #75	@ 0x4b
 80009fa:	20c3      	movs	r0, #195	@ 0xc3
 80009fc:	f002 f9ac 	bl	8002d58 <lcd_show_picture>

	electronic_lock_state = PROCESS_AND_CONTROL;
 8000a00:	4b07      	ldr	r3, [pc, #28]	@ (8000a20 <init_process_and_control+0x60>)
 8000a02:	2204      	movs	r2, #4
 8000a04:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 1000);
 8000a06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a0a:	2000      	movs	r0, #0
 8000a0c:	f002 fde6 	bl	80035dc <setTimer>
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	08006b20 	.word	0x08006b20
 8000a1c:	08030a50 	.word	0x08030a50
 8000a20:	2000006e 	.word	0x2000006e

08000a24 <init_unlock_door>:

void init_unlock_door() {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2314      	movs	r3, #20
 8000a30:	22f0      	movs	r2, #240	@ 0xf0
 8000a32:	2100      	movs	r1, #0
 8000a34:	2000      	movs	r0, #0
 8000a36:	f001 ffd7 	bl	80029e8 <lcd_fill>
	lcd_fill(84, 30, 177, 153, BLACK);
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	9300      	str	r3, [sp, #0]
 8000a3e:	2399      	movs	r3, #153	@ 0x99
 8000a40:	22b1      	movs	r2, #177	@ 0xb1
 8000a42:	211e      	movs	r1, #30
 8000a44:	2054      	movs	r0, #84	@ 0x54
 8000a46:	f001 ffcf 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "UNLOCK DOOR", LIGHTBLUE, BLACK, 16, 0);
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	9302      	str	r3, [sp, #8]
 8000a4e:	2310      	movs	r3, #16
 8000a50:	9301      	str	r3, [sp, #4]
 8000a52:	2300      	movs	r3, #0
 8000a54:	9300      	str	r3, [sp, #0]
 8000a56:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a8c <init_unlock_door+0x68>)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f002 fbb8 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000a64:	4b0a      	ldr	r3, [pc, #40]	@ (8000a90 <init_unlock_door+0x6c>)
 8000a66:	9300      	str	r3, [sp, #0]
 8000a68:	231e      	movs	r3, #30
 8000a6a:	221e      	movs	r2, #30
 8000a6c:	214b      	movs	r1, #75	@ 0x4b
 8000a6e:	20c3      	movs	r0, #195	@ 0xc3
 8000a70:	f002 f972 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000a74:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <init_unlock_door+0x70>)
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	2378      	movs	r3, #120	@ 0x78
 8000a7a:	2248      	movs	r2, #72	@ 0x48
 8000a7c:	211e      	movs	r1, #30
 8000a7e:	2054      	movs	r0, #84	@ 0x54
 8000a80:	f002 f96a 	bl	8002d58 <lcd_show_picture>
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	08006b34 	.word	0x08006b34
 8000a90:	08031158 	.word	0x08031158
 8000a94:	0801b150 	.word	0x0801b150

08000a98 <init_door_open>:

void init_door_open() {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2314      	movs	r3, #20
 8000aa4:	22f0      	movs	r2, #240	@ 0xf0
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f001 ff9d 	bl	80029e8 <lcd_fill>
	lcd_fill(84, 30, 177, 153, BLACK);
 8000aae:	2300      	movs	r3, #0
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2399      	movs	r3, #153	@ 0x99
 8000ab4:	22b1      	movs	r2, #177	@ 0xb1
 8000ab6:	211e      	movs	r1, #30
 8000ab8:	2054      	movs	r0, #84	@ 0x54
 8000aba:	f001 ff95 	bl	80029e8 <lcd_fill>
	lcd_fill(0, 150, 240, 170, BLACK);
 8000abe:	2300      	movs	r3, #0
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	23aa      	movs	r3, #170	@ 0xaa
 8000ac4:	22f0      	movs	r2, #240	@ 0xf0
 8000ac6:	2196      	movs	r1, #150	@ 0x96
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f001 ff8d 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "DOOR OPEN", LIGHTBLUE, BLACK, 16, 0);
 8000ace:	2300      	movs	r3, #0
 8000ad0:	9302      	str	r3, [sp, #8]
 8000ad2:	2310      	movs	r3, #16
 8000ad4:	9301      	str	r3, [sp, #4]
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	9300      	str	r3, [sp, #0]
 8000ada:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000ade:	4a0c      	ldr	r2, [pc, #48]	@ (8000b10 <init_door_open+0x78>)
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f002 fb76 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b14 <init_door_open+0x7c>)
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	231e      	movs	r3, #30
 8000aee:	221e      	movs	r2, #30
 8000af0:	214b      	movs	r1, #75	@ 0x4b
 8000af2:	20c3      	movs	r0, #195	@ 0xc3
 8000af4:	f002 f930 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_open);
 8000af8:	4b07      	ldr	r3, [pc, #28]	@ (8000b18 <init_door_open+0x80>)
 8000afa:	9300      	str	r3, [sp, #0]
 8000afc:	2378      	movs	r3, #120	@ 0x78
 8000afe:	2248      	movs	r2, #72	@ 0x48
 8000b00:	211e      	movs	r1, #30
 8000b02:	2054      	movs	r0, #84	@ 0x54
 8000b04:	f002 f928 	bl	8002d58 <lcd_show_picture>
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	08006b40 	.word	0x08006b40
 8000b14:	08031158 	.word	0x08031158
 8000b18:	08031860 	.word	0x08031860

08000b1c <init_door_close>:

void init_door_close() {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000b22:	2300      	movs	r3, #0
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	2314      	movs	r3, #20
 8000b28:	22f0      	movs	r2, #240	@ 0xf0
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f001 ff5b 	bl	80029e8 <lcd_fill>
	lcd_fill(84, 30, 177, 153, BLACK);
 8000b32:	2300      	movs	r3, #0
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	2399      	movs	r3, #153	@ 0x99
 8000b38:	22b1      	movs	r2, #177	@ 0xb1
 8000b3a:	211e      	movs	r1, #30
 8000b3c:	2054      	movs	r0, #84	@ 0x54
 8000b3e:	f001 ff53 	bl	80029e8 <lcd_fill>
	lcd_fill(30, 75, 60, 105, BLACK);
 8000b42:	2300      	movs	r3, #0
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	2369      	movs	r3, #105	@ 0x69
 8000b48:	223c      	movs	r2, #60	@ 0x3c
 8000b4a:	214b      	movs	r1, #75	@ 0x4b
 8000b4c:	201e      	movs	r0, #30
 8000b4e:	f001 ff4b 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "DOOR CLOSE", LIGHTBLUE, BLACK, 16, 0);
 8000b52:	2300      	movs	r3, #0
 8000b54:	9302      	str	r3, [sp, #8]
 8000b56:	2310      	movs	r3, #16
 8000b58:	9301      	str	r3, [sp, #4]
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000b62:	4a0c      	ldr	r2, [pc, #48]	@ (8000b94 <init_door_close+0x78>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	2000      	movs	r0, #0
 8000b68:	f002 fb34 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <init_door_close+0x7c>)
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	231e      	movs	r3, #30
 8000b72:	221e      	movs	r2, #30
 8000b74:	214b      	movs	r1, #75	@ 0x4b
 8000b76:	20c3      	movs	r0, #195	@ 0xc3
 8000b78:	f002 f8ee 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000b7c:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <init_door_close+0x80>)
 8000b7e:	9300      	str	r3, [sp, #0]
 8000b80:	2378      	movs	r3, #120	@ 0x78
 8000b82:	2248      	movs	r2, #72	@ 0x48
 8000b84:	211e      	movs	r1, #30
 8000b86:	2054      	movs	r0, #84	@ 0x54
 8000b88:	f002 f8e6 	bl	8002d58 <lcd_show_picture>
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	08006b4c 	.word	0x08006b4c
 8000b98:	08031158 	.word	0x08031158
 8000b9c:	0801b150 	.word	0x0801b150

08000ba0 <init_alert>:

void init_alert() {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	2314      	movs	r3, #20
 8000bac:	22f0      	movs	r2, #240	@ 0xf0
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	f001 ff19 	bl	80029e8 <lcd_fill>
	lcd_fill(84, 30, 177, 153, BLACK);
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	9300      	str	r3, [sp, #0]
 8000bba:	2399      	movs	r3, #153	@ 0x99
 8000bbc:	22b1      	movs	r2, #177	@ 0xb1
 8000bbe:	211e      	movs	r1, #30
 8000bc0:	2054      	movs	r0, #84	@ 0x54
 8000bc2:	f001 ff11 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "ALERT! DOOR NOT CLOSED", RED, BLACK, 16, 0);
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	9302      	str	r3, [sp, #8]
 8000bca:	2310      	movs	r3, #16
 8000bcc:	9301      	str	r3, [sp, #4]
 8000bce:	2300      	movs	r3, #0
 8000bd0:	9300      	str	r3, [sp, #0]
 8000bd2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000bd6:	4a13      	ldr	r2, [pc, #76]	@ (8000c24 <init_alert+0x84>)
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f002 fafa 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(30, 75, 30, 30, gImage_alert);
 8000be0:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <init_alert+0x88>)
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	231e      	movs	r3, #30
 8000be6:	221e      	movs	r2, #30
 8000be8:	214b      	movs	r1, #75	@ 0x4b
 8000bea:	201e      	movs	r0, #30
 8000bec:	f002 f8b4 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <init_alert+0x8c>)
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	231e      	movs	r3, #30
 8000bf6:	221e      	movs	r2, #30
 8000bf8:	214b      	movs	r1, #75	@ 0x4b
 8000bfa:	20c3      	movs	r0, #195	@ 0xc3
 8000bfc:	f002 f8ac 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_open);
 8000c00:	4b0b      	ldr	r3, [pc, #44]	@ (8000c30 <init_alert+0x90>)
 8000c02:	9300      	str	r3, [sp, #0]
 8000c04:	2378      	movs	r3, #120	@ 0x78
 8000c06:	2248      	movs	r2, #72	@ 0x48
 8000c08:	211e      	movs	r1, #30
 8000c0a:	2054      	movs	r0, #84	@ 0x54
 8000c0c:	f002 f8a4 	bl	8002d58 <lcd_show_picture>
	setTimer(4, 500);
 8000c10:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000c14:	2004      	movs	r0, #4
 8000c16:	f002 fce1 	bl	80035dc <setTimer>
	buzzer_init();
 8000c1a:	f7ff fd15 	bl	8000648 <buzzer_init>
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	08006b58 	.word	0x08006b58
 8000c28:	08035be0 	.word	0x08035be0
 8000c2c:	08031158 	.word	0x08031158
 8000c30:	08031860 	.word	0x08031860

08000c34 <init_lock_door>:

void init_lock_door() {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	2314      	movs	r3, #20
 8000c40:	22f0      	movs	r2, #240	@ 0xf0
 8000c42:	2100      	movs	r1, #0
 8000c44:	2000      	movs	r0, #0
 8000c46:	f001 fecf 	bl	80029e8 <lcd_fill>
	lcd_fill(84, 30, 177, 153, BLACK);
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2399      	movs	r3, #153	@ 0x99
 8000c50:	22b1      	movs	r2, #177	@ 0xb1
 8000c52:	211e      	movs	r1, #30
 8000c54:	2054      	movs	r0, #84	@ 0x54
 8000c56:	f001 fec7 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "LOCKING DOOR", LIGHTBLUE, BLACK, 16, 0);
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	9302      	str	r3, [sp, #8]
 8000c5e:	2310      	movs	r3, #16
 8000c60:	9301      	str	r3, [sp, #4]
 8000c62:	2300      	movs	r3, #0
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000c6a:	4a0c      	ldr	r2, [pc, #48]	@ (8000c9c <init_lock_door+0x68>)
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f002 fab0 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 8000c74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <init_lock_door+0x6c>)
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	231e      	movs	r3, #30
 8000c7a:	221e      	movs	r2, #30
 8000c7c:	214b      	movs	r1, #75	@ 0x4b
 8000c7e:	20c3      	movs	r0, #195	@ 0xc3
 8000c80:	f002 f86a 	bl	8002d58 <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000c84:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <init_lock_door+0x70>)
 8000c86:	9300      	str	r3, [sp, #0]
 8000c88:	2378      	movs	r3, #120	@ 0x78
 8000c8a:	2248      	movs	r2, #72	@ 0x48
 8000c8c:	211e      	movs	r1, #30
 8000c8e:	2054      	movs	r0, #84	@ 0x54
 8000c90:	f002 f862 	bl	8002d58 <lcd_show_picture>
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	08006b70 	.word	0x08006b70
 8000ca0:	08030a50 	.word	0x08030a50
 8000ca4:	0801b150 	.word	0x0801b150

08000ca8 <init>:

void idle_receive_password_character() {

}

void init() {
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
	// DO NOTHING
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <idle>:

void idle() {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	@ 0x28
 8000cbc:	af02      	add	r7, sp, #8
//	lcd_fill(0, 150, 240, 20, WHITE);

	if (keyboard_state == KEYBOARD_NUMBER) {
 8000cbe:	4b8a      	ldr	r3, [pc, #552]	@ (8000ee8 <idle+0x230>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b14      	cmp	r3, #20
 8000cc4:	d108      	bne.n	8000cd8 <idle+0x20>
		lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8000cc6:	4b89      	ldr	r3, [pc, #548]	@ (8000eec <idle+0x234>)
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2394      	movs	r3, #148	@ 0x94
 8000ccc:	22f0      	movs	r2, #240	@ 0xf0
 8000cce:	21ac      	movs	r1, #172	@ 0xac
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f002 f841 	bl	8002d58 <lcd_show_picture>
 8000cd6:	e007      	b.n	8000ce8 <idle+0x30>
	} else {
		lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 8000cd8:	4b85      	ldr	r3, [pc, #532]	@ (8000ef0 <idle+0x238>)
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	2394      	movs	r3, #148	@ 0x94
 8000cde:	22f0      	movs	r2, #240	@ 0xf0
 8000ce0:	21ac      	movs	r1, #172	@ 0xac
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f002 f838 	bl	8002d58 <lcd_show_picture>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f002 fc93 	bl	8003614 <isTimerExpired>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	f000 80f4 	beq.w	8000ede <idle+0x226>

	uint8_t e[16];
	read_edges(e);
 8000cf6:	463b      	mov	r3, r7
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fd4d 	bl	8000798 <read_edges>

	if(e[14]){
 8000cfe:	7bbb      	ldrb	r3, [r7, #14]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d009      	beq.n	8000d18 <idle+0x60>
		super_init_change_password_number();
 8000d04:	f000 fdbe 	bl	8001884 <super_init_change_password_number>
		electronic_lock_state = CHANGE_PASSWORD_NUMBER;
 8000d08:	4b7a      	ldr	r3, [pc, #488]	@ (8000ef4 <idle+0x23c>)
 8000d0a:	220b      	movs	r2, #11
 8000d0c:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000d0e:	2164      	movs	r1, #100	@ 0x64
 8000d10:	2000      	movs	r0, #0
 8000d12:	f002 fc63 	bl	80035dc <setTimer>
		return;
 8000d16:	e0e3      	b.n	8000ee0 <idle+0x228>
	}

	if (e[12]) {
 8000d18:	7b3b      	ldrb	r3, [r7, #12]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d00d      	beq.n	8000d3a <idle+0x82>
		keyboard_state = (keyboard_state == KEYBOARD_NUMBER) ? KEYBOARD_CHARACTER : KEYBOARD_NUMBER;
 8000d1e:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <idle+0x230>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b14      	cmp	r3, #20
 8000d24:	d101      	bne.n	8000d2a <idle+0x72>
 8000d26:	2215      	movs	r2, #21
 8000d28:	e000      	b.n	8000d2c <idle+0x74>
 8000d2a:	2214      	movs	r2, #20
 8000d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee8 <idle+0x230>)
 8000d2e:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000d30:	2164      	movs	r1, #100	@ 0x64
 8000d32:	2000      	movs	r0, #0
 8000d34:	f002 fc52 	bl	80035dc <setTimer>
		return;
 8000d38:	e0d2      	b.n	8000ee0 <idle+0x228>
	}

	if (keyboard_state == KEYBOARD_NUMBER) {
 8000d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <idle+0x230>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	2b14      	cmp	r3, #20
 8000d40:	d170      	bne.n	8000e24 <idle+0x16c>
		int digit = -1;
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295
 8000d46:	61fb      	str	r3, [r7, #28]
		if (e[13] == 1) digit = 0;
 8000d48:	7b7b      	ldrb	r3, [r7, #13]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d102      	bne.n	8000d54 <idle+0x9c>
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]
 8000d52:	e034      	b.n	8000dbe <idle+0x106>
		else if (e[0] == 1) digit = 1;
 8000d54:	783b      	ldrb	r3, [r7, #0]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d102      	bne.n	8000d60 <idle+0xa8>
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	61fb      	str	r3, [r7, #28]
 8000d5e:	e02e      	b.n	8000dbe <idle+0x106>
		else if (e[1] == 1) digit = 2;
 8000d60:	787b      	ldrb	r3, [r7, #1]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d102      	bne.n	8000d6c <idle+0xb4>
 8000d66:	2302      	movs	r3, #2
 8000d68:	61fb      	str	r3, [r7, #28]
 8000d6a:	e028      	b.n	8000dbe <idle+0x106>
		else if (e[2] == 1) digit = 3;
 8000d6c:	78bb      	ldrb	r3, [r7, #2]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d102      	bne.n	8000d78 <idle+0xc0>
 8000d72:	2303      	movs	r3, #3
 8000d74:	61fb      	str	r3, [r7, #28]
 8000d76:	e022      	b.n	8000dbe <idle+0x106>
		else if (e[4] == 1) digit = 4;
 8000d78:	793b      	ldrb	r3, [r7, #4]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d102      	bne.n	8000d84 <idle+0xcc>
 8000d7e:	2304      	movs	r3, #4
 8000d80:	61fb      	str	r3, [r7, #28]
 8000d82:	e01c      	b.n	8000dbe <idle+0x106>
		else if (e[5] == 1) digit = 5;
 8000d84:	797b      	ldrb	r3, [r7, #5]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d102      	bne.n	8000d90 <idle+0xd8>
 8000d8a:	2305      	movs	r3, #5
 8000d8c:	61fb      	str	r3, [r7, #28]
 8000d8e:	e016      	b.n	8000dbe <idle+0x106>
		else if (e[6] == 1) digit = 6;
 8000d90:	79bb      	ldrb	r3, [r7, #6]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d102      	bne.n	8000d9c <idle+0xe4>
 8000d96:	2306      	movs	r3, #6
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	e010      	b.n	8000dbe <idle+0x106>
		else if (e[8] == 1) digit = 7;
 8000d9c:	7a3b      	ldrb	r3, [r7, #8]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d102      	bne.n	8000da8 <idle+0xf0>
 8000da2:	2307      	movs	r3, #7
 8000da4:	61fb      	str	r3, [r7, #28]
 8000da6:	e00a      	b.n	8000dbe <idle+0x106>
		else if (e[9] == 1) digit = 8;
 8000da8:	7a7b      	ldrb	r3, [r7, #9]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d102      	bne.n	8000db4 <idle+0xfc>
 8000dae:	2308      	movs	r3, #8
 8000db0:	61fb      	str	r3, [r7, #28]
 8000db2:	e004      	b.n	8000dbe <idle+0x106>
		else if (e[10] == 1) digit = 9;
 8000db4:	7abb      	ldrb	r3, [r7, #10]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d101      	bne.n	8000dbe <idle+0x106>
 8000dba:	2309      	movs	r3, #9
 8000dbc:	61fb      	str	r3, [r7, #28]

		if (digit >= 0) {
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f2c0 8087 	blt.w	8000ed4 <idle+0x21c>
			init_receive_password_number();
 8000dc6:	f7ff fd97 	bl	80008f8 <init_receive_password_number>
			entered_index = 0;
 8000dca:	4b4b      	ldr	r3, [pc, #300]	@ (8000ef8 <idle+0x240>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 4; ++i) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61bb      	str	r3, [r7, #24]
 8000dd4:	e00a      	b.n	8000dec <idle+0x134>
				entered_password[i] = 0;
 8000dd6:	4a49      	ldr	r2, [pc, #292]	@ (8000efc <idle+0x244>)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	4413      	add	r3, r2
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
				led_7seg_clear_pos(i);
 8000de0:	69b8      	ldr	r0, [r7, #24]
 8000de2:	f002 faff 	bl	80033e4 <led_7seg_clear_pos>
			for (int i = 0; i < 4; ++i) {
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	3301      	adds	r3, #1
 8000dea:	61bb      	str	r3, [r7, #24]
 8000dec:	69bb      	ldr	r3, [r7, #24]
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	ddf1      	ble.n	8000dd6 <idle+0x11e>
			}

			entered_password[0] = digit;
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b41      	ldr	r3, [pc, #260]	@ (8000efc <idle+0x244>)
 8000df8:	701a      	strb	r2, [r3, #0]
			led_7seg_set_digit(digit, 0, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	69f8      	ldr	r0, [r7, #28]
 8000e00:	f002 fab4 	bl	800336c <led_7seg_set_digit>
			entered_index = 1;
 8000e04:	4b3c      	ldr	r3, [pc, #240]	@ (8000ef8 <idle+0x240>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	701a      	strb	r2, [r3, #0]
			electronic_lock_state = RECEIVE_PASSWORD_NUMBER;
 8000e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000ef4 <idle+0x23c>)
 8000e0c:	2202      	movs	r2, #2
 8000e0e:	701a      	strb	r2, [r3, #0]
			setTimer(SYSTEM_TIMER, 100);
 8000e10:	2164      	movs	r1, #100	@ 0x64
 8000e12:	2000      	movs	r0, #0
 8000e14:	f002 fbe2 	bl	80035dc <setTimer>
			setTimer(TIMER_15S, TIME_15S);
 8000e18:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000e1c:	2002      	movs	r0, #2
 8000e1e:	f002 fbdd 	bl	80035dc <setTimer>
			return;
 8000e22:	e05d      	b.n	8000ee0 <idle+0x228>
		}
	} else { // KEYBOARD_CHARACTER
		int character = -1; // A-F -> 10..15
 8000e24:	f04f 33ff 	mov.w	r3, #4294967295
 8000e28:	617b      	str	r3, [r7, #20]
		if (e[0] == 1) character = 10; // A
 8000e2a:	783b      	ldrb	r3, [r7, #0]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d102      	bne.n	8000e36 <idle+0x17e>
 8000e30:	230a      	movs	r3, #10
 8000e32:	617b      	str	r3, [r7, #20]
 8000e34:	e01c      	b.n	8000e70 <idle+0x1b8>
		else if (e[1] == 1) character = 11; // B
 8000e36:	787b      	ldrb	r3, [r7, #1]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d102      	bne.n	8000e42 <idle+0x18a>
 8000e3c:	230b      	movs	r3, #11
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	e016      	b.n	8000e70 <idle+0x1b8>
		else if (e[2] == 1) character = 12; // C
 8000e42:	78bb      	ldrb	r3, [r7, #2]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d102      	bne.n	8000e4e <idle+0x196>
 8000e48:	230c      	movs	r3, #12
 8000e4a:	617b      	str	r3, [r7, #20]
 8000e4c:	e010      	b.n	8000e70 <idle+0x1b8>
		else if (e[4] == 1) character = 13; // D
 8000e4e:	793b      	ldrb	r3, [r7, #4]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d102      	bne.n	8000e5a <idle+0x1a2>
 8000e54:	230d      	movs	r3, #13
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	e00a      	b.n	8000e70 <idle+0x1b8>
		else if (e[5] == 1) character = 14; // E
 8000e5a:	797b      	ldrb	r3, [r7, #5]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d102      	bne.n	8000e66 <idle+0x1ae>
 8000e60:	230e      	movs	r3, #14
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e004      	b.n	8000e70 <idle+0x1b8>
		else if (e[6] == 1) character = 15; // F
 8000e66:	79bb      	ldrb	r3, [r7, #6]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d101      	bne.n	8000e70 <idle+0x1b8>
 8000e6c:	230f      	movs	r3, #15
 8000e6e:	617b      	str	r3, [r7, #20]

		if (character >= 0) {
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db2e      	blt.n	8000ed4 <idle+0x21c>
			init_receive_password_character();
 8000e76:	f7ff fd71 	bl	800095c <init_receive_password_character>
			entered_index = 0;
 8000e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef8 <idle+0x240>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 4; ++i) {
 8000e80:	2300      	movs	r3, #0
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	e00a      	b.n	8000e9c <idle+0x1e4>
				entered_password[i] = 0;
 8000e86:	4a1d      	ldr	r2, [pc, #116]	@ (8000efc <idle+0x244>)
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
				led_7seg_clear_pos(i);
 8000e90:	6938      	ldr	r0, [r7, #16]
 8000e92:	f002 faa7 	bl	80033e4 <led_7seg_clear_pos>
			for (int i = 0; i < 4; ++i) {
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	ddf1      	ble.n	8000e86 <idle+0x1ce>
			}

			entered_password[0] = character;
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <idle+0x244>)
 8000ea8:	701a      	strb	r2, [r3, #0]
			led_7seg_set_digit(character, 0, 0);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2100      	movs	r1, #0
 8000eae:	6978      	ldr	r0, [r7, #20]
 8000eb0:	f002 fa5c 	bl	800336c <led_7seg_set_digit>
			entered_index = 1;
 8000eb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ef8 <idle+0x240>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
			electronic_lock_state = RECEIVE_PASSWORD_CHARACTER;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <idle+0x23c>)
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	701a      	strb	r2, [r3, #0]
			setTimer(SYSTEM_TIMER, 10);
 8000ec0:	210a      	movs	r1, #10
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f002 fb8a 	bl	80035dc <setTimer>
			setTimer(TIMER_15S, TIME_15S);
 8000ec8:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000ecc:	2002      	movs	r0, #2
 8000ece:	f002 fb85 	bl	80035dc <setTimer>
			return;
 8000ed2:	e005      	b.n	8000ee0 <idle+0x228>
		}
	}

	setTimer(SYSTEM_TIMER, 100);
 8000ed4:	2164      	movs	r1, #100	@ 0x64
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f002 fb80 	bl	80035dc <setTimer>
 8000edc:	e000      	b.n	8000ee0 <idle+0x228>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000ede:	bf00      	nop
}
 8000ee0:	3720      	adds	r7, #32
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	08009bd0 	.word	0x08009bd0
 8000ef0:	0801f4d0 	.word	0x0801f4d0
 8000ef4:	2000006e 	.word	0x2000006e
 8000ef8:	2000006f 	.word	0x2000006f
 8000efc:	20000070 	.word	0x20000070

08000f00 <receive_password_number>:

void receive_password_number() {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_15S)) {
 8000f06:	2002      	movs	r0, #2
 8000f08:	f002 fb84 	bl	8003614 <isTimerExpired>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d007      	beq.n	8000f22 <receive_password_number+0x22>
		reset_inputs();
 8000f12:	f7ff fc21 	bl	8000758 <reset_inputs>
		init_idle();
 8000f16:	f7ff fc99 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8000f1a:	4b61      	ldr	r3, [pc, #388]	@ (80010a0 <receive_password_number+0x1a0>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
		return;
 8000f20:	e0bb      	b.n	800109a <receive_password_number+0x19a>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000f22:	2000      	movs	r0, #0
 8000f24:	f002 fb76 	bl	8003614 <isTimerExpired>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f000 80b4 	beq.w	8001098 <receive_password_number+0x198>

	uint8_t e[16];
	read_edges(e);
 8000f30:	463b      	mov	r3, r7
 8000f32:	4618      	mov	r0, r3
 8000f34:	f7ff fc30 	bl	8000798 <read_edges>

	// toggle to character
	if (e[12]) {
 8000f38:	7b3b      	ldrb	r3, [r7, #12]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d011      	beq.n	8000f62 <receive_password_number+0x62>
		init_receive_password_character();
 8000f3e:	f7ff fd0d 	bl	800095c <init_receive_password_character>
		keyboard_state = KEYBOARD_CHARACTER;
 8000f42:	4b58      	ldr	r3, [pc, #352]	@ (80010a4 <receive_password_number+0x1a4>)
 8000f44:	2215      	movs	r2, #21
 8000f46:	701a      	strb	r2, [r3, #0]
		electronic_lock_state = RECEIVE_PASSWORD_CHARACTER;
 8000f48:	4b55      	ldr	r3, [pc, #340]	@ (80010a0 <receive_password_number+0x1a0>)
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000f4e:	2164      	movs	r1, #100	@ 0x64
 8000f50:	2000      	movs	r0, #0
 8000f52:	f002 fb43 	bl	80035dc <setTimer>
		setTimer(TIMER_15S, TIME_15S);
 8000f56:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000f5a:	2002      	movs	r0, #2
 8000f5c:	f002 fb3e 	bl	80035dc <setTimer>
		return;
 8000f60:	e09b      	b.n	800109a <receive_password_number+0x19a>
	}

	uint8_t processed = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	75fb      	strb	r3, [r7, #23]
	// digits
	int digit = -1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	613b      	str	r3, [r7, #16]
	if (e[13] == 1) digit = 0;
 8000f6c:	7b7b      	ldrb	r3, [r7, #13]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d102      	bne.n	8000f78 <receive_password_number+0x78>
 8000f72:	2300      	movs	r3, #0
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	e034      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[0] == 1) digit = 1;
 8000f78:	783b      	ldrb	r3, [r7, #0]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d102      	bne.n	8000f84 <receive_password_number+0x84>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	613b      	str	r3, [r7, #16]
 8000f82:	e02e      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[1] == 1) digit = 2;
 8000f84:	787b      	ldrb	r3, [r7, #1]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d102      	bne.n	8000f90 <receive_password_number+0x90>
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	e028      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[2] == 1) digit = 3;
 8000f90:	78bb      	ldrb	r3, [r7, #2]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d102      	bne.n	8000f9c <receive_password_number+0x9c>
 8000f96:	2303      	movs	r3, #3
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	e022      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[4] == 1) digit = 4;
 8000f9c:	793b      	ldrb	r3, [r7, #4]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d102      	bne.n	8000fa8 <receive_password_number+0xa8>
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	e01c      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[5] == 1) digit = 5;
 8000fa8:	797b      	ldrb	r3, [r7, #5]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d102      	bne.n	8000fb4 <receive_password_number+0xb4>
 8000fae:	2305      	movs	r3, #5
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	e016      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[6] == 1) digit = 6;
 8000fb4:	79bb      	ldrb	r3, [r7, #6]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d102      	bne.n	8000fc0 <receive_password_number+0xc0>
 8000fba:	2306      	movs	r3, #6
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	e010      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[8] == 1) digit = 7;
 8000fc0:	7a3b      	ldrb	r3, [r7, #8]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d102      	bne.n	8000fcc <receive_password_number+0xcc>
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	e00a      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[9] == 1) digit = 8;
 8000fcc:	7a7b      	ldrb	r3, [r7, #9]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d102      	bne.n	8000fd8 <receive_password_number+0xd8>
 8000fd2:	2308      	movs	r3, #8
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	e004      	b.n	8000fe2 <receive_password_number+0xe2>
	else if (e[10] == 1) digit = 9;
 8000fd8:	7abb      	ldrb	r3, [r7, #10]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d101      	bne.n	8000fe2 <receive_password_number+0xe2>
 8000fde:	2309      	movs	r3, #9
 8000fe0:	613b      	str	r3, [r7, #16]
	if (digit >= 0) {
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	db19      	blt.n	800101c <receive_password_number+0x11c>
		if (entered_index < 4) {
 8000fe8:	4b2f      	ldr	r3, [pc, #188]	@ (80010a8 <receive_password_number+0x1a8>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b03      	cmp	r3, #3
 8000fee:	d813      	bhi.n	8001018 <receive_password_number+0x118>
			entered_password[entered_index] = digit;
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80010a8 <receive_password_number+0x1a8>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	b2d9      	uxtb	r1, r3
 8000ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80010ac <receive_password_number+0x1ac>)
 8000ffc:	5499      	strb	r1, [r3, r2]
			led_7seg_set_digit(digit, entered_index, 0);
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80010a8 <receive_password_number+0x1a8>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2200      	movs	r2, #0
 8001004:	4619      	mov	r1, r3
 8001006:	6938      	ldr	r0, [r7, #16]
 8001008:	f002 f9b0 	bl	800336c <led_7seg_set_digit>
			entered_index++;
 800100c:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <receive_password_number+0x1a8>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	3301      	adds	r3, #1
 8001012:	b2da      	uxtb	r2, r3
 8001014:	4b24      	ldr	r3, [pc, #144]	@ (80010a8 <receive_password_number+0x1a8>)
 8001016:	701a      	strb	r2, [r3, #0]
		}
		processed = 1;
 8001018:	2301      	movs	r3, #1
 800101a:	75fb      	strb	r3, [r7, #23]
	}

	if (e[3] && !processed) { // DELETE
 800101c:	78fb      	ldrb	r3, [r7, #3]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d019      	beq.n	8001056 <receive_password_number+0x156>
 8001022:	7dfb      	ldrb	r3, [r7, #23]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d116      	bne.n	8001056 <receive_password_number+0x156>
		if (entered_index > 0) {
 8001028:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <receive_password_number+0x1a8>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d010      	beq.n	8001052 <receive_password_number+0x152>
			entered_index--;
 8001030:	4b1d      	ldr	r3, [pc, #116]	@ (80010a8 <receive_password_number+0x1a8>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	3b01      	subs	r3, #1
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <receive_password_number+0x1a8>)
 800103a:	701a      	strb	r2, [r3, #0]
			entered_password[entered_index] = 0;
 800103c:	4b1a      	ldr	r3, [pc, #104]	@ (80010a8 <receive_password_number+0x1a8>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	461a      	mov	r2, r3
 8001042:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <receive_password_number+0x1ac>)
 8001044:	2100      	movs	r1, #0
 8001046:	5499      	strb	r1, [r3, r2]
			led_7seg_clear_pos(entered_index);
 8001048:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <receive_password_number+0x1a8>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	4618      	mov	r0, r3
 800104e:	f002 f9c9 	bl	80033e4 <led_7seg_clear_pos>
		}
		processed = 1;
 8001052:	2301      	movs	r3, #1
 8001054:	75fb      	strb	r3, [r7, #23]
	}
	if (!processed && e[7]) { // DELETE_ALL
 8001056:	7dfb      	ldrb	r3, [r7, #23]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d106      	bne.n	800106a <receive_password_number+0x16a>
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d003      	beq.n	800106a <receive_password_number+0x16a>
		reset_inputs();
 8001062:	f7ff fb79 	bl	8000758 <reset_inputs>
		processed = 1;
 8001066:	2301      	movs	r3, #1
 8001068:	75fb      	strb	r3, [r7, #23]
	}

	if (processed) {
 800106a:	7dfb      	ldrb	r3, [r7, #23]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d004      	beq.n	800107a <receive_password_number+0x17a>
		setTimer(TIMER_15S, TIME_15S);
 8001070:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001074:	2002      	movs	r0, #2
 8001076:	f002 fab1 	bl	80035dc <setTimer>
	}

	// enough 4 character
	if (entered_index >= 4) {
 800107a:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <receive_password_number+0x1a8>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b03      	cmp	r3, #3
 8001080:	d905      	bls.n	800108e <receive_password_number+0x18e>
		init_process_and_control();
 8001082:	f7ff fc9d 	bl	80009c0 <init_process_and_control>
		electronic_lock_state = PROCESS_AND_CONTROL;
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <receive_password_number+0x1a0>)
 8001088:	2204      	movs	r2, #4
 800108a:	701a      	strb	r2, [r3, #0]
		return;
 800108c:	e005      	b.n	800109a <receive_password_number+0x19a>
	}

	setTimer(SYSTEM_TIMER, 100);
 800108e:	2164      	movs	r1, #100	@ 0x64
 8001090:	2000      	movs	r0, #0
 8001092:	f002 faa3 	bl	80035dc <setTimer>
 8001096:	e000      	b.n	800109a <receive_password_number+0x19a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001098:	bf00      	nop
}
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	2000006e 	.word	0x2000006e
 80010a4:	20000000 	.word	0x20000000
 80010a8:	2000006f 	.word	0x2000006f
 80010ac:	20000070 	.word	0x20000070

080010b0 <receive_password_character>:

void receive_password_character() {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_15S)) {
 80010b6:	2002      	movs	r0, #2
 80010b8:	f002 faac 	bl	8003614 <isTimerExpired>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d007      	beq.n	80010d2 <receive_password_character+0x22>
		reset_inputs();
 80010c2:	f7ff fb49 	bl	8000758 <reset_inputs>
		init_idle();
 80010c6:	f7ff fbc1 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 80010ca:	4b55      	ldr	r3, [pc, #340]	@ (8001220 <receive_password_character+0x170>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	701a      	strb	r2, [r3, #0]
		return;
 80010d0:	e0a3      	b.n	800121a <receive_password_character+0x16a>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80010d2:	2000      	movs	r0, #0
 80010d4:	f002 fa9e 	bl	8003614 <isTimerExpired>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f000 809c 	beq.w	8001218 <receive_password_character+0x168>

	uint8_t e[16];
	read_edges(e);
 80010e0:	463b      	mov	r3, r7
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fb58 	bl	8000798 <read_edges>

	// toggle back to number
	if (e[12]) {
 80010e8:	7b3b      	ldrb	r3, [r7, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d011      	beq.n	8001112 <receive_password_character+0x62>
		init_receive_password_number();
 80010ee:	f7ff fc03 	bl	80008f8 <init_receive_password_number>
		keyboard_state = KEYBOARD_NUMBER;
 80010f2:	4b4c      	ldr	r3, [pc, #304]	@ (8001224 <receive_password_character+0x174>)
 80010f4:	2214      	movs	r2, #20
 80010f6:	701a      	strb	r2, [r3, #0]
		electronic_lock_state = RECEIVE_PASSWORD_NUMBER;
 80010f8:	4b49      	ldr	r3, [pc, #292]	@ (8001220 <receive_password_character+0x170>)
 80010fa:	2202      	movs	r2, #2
 80010fc:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 80010fe:	2164      	movs	r1, #100	@ 0x64
 8001100:	2000      	movs	r0, #0
 8001102:	f002 fa6b 	bl	80035dc <setTimer>
		setTimer(TIMER_15S, TIME_15S);
 8001106:	f643 2198 	movw	r1, #15000	@ 0x3a98
 800110a:	2002      	movs	r0, #2
 800110c:	f002 fa66 	bl	80035dc <setTimer>
		return;
 8001110:	e083      	b.n	800121a <receive_password_character+0x16a>
	}

	uint8_t processed = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	75fb      	strb	r3, [r7, #23]
	int character = -1; // A-F
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	613b      	str	r3, [r7, #16]
	if (e[0] == 1) character = 10; // A
 800111c:	783b      	ldrb	r3, [r7, #0]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d102      	bne.n	8001128 <receive_password_character+0x78>
 8001122:	230a      	movs	r3, #10
 8001124:	613b      	str	r3, [r7, #16]
 8001126:	e01c      	b.n	8001162 <receive_password_character+0xb2>
	else if (e[1] == 1) character = 11; // B
 8001128:	787b      	ldrb	r3, [r7, #1]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d102      	bne.n	8001134 <receive_password_character+0x84>
 800112e:	230b      	movs	r3, #11
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	e016      	b.n	8001162 <receive_password_character+0xb2>
	else if (e[2] == 1) character = 12; // C
 8001134:	78bb      	ldrb	r3, [r7, #2]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d102      	bne.n	8001140 <receive_password_character+0x90>
 800113a:	230c      	movs	r3, #12
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	e010      	b.n	8001162 <receive_password_character+0xb2>
	else if (e[4] == 1) character = 13; // D
 8001140:	793b      	ldrb	r3, [r7, #4]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d102      	bne.n	800114c <receive_password_character+0x9c>
 8001146:	230d      	movs	r3, #13
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	e00a      	b.n	8001162 <receive_password_character+0xb2>
	else if (e[5] == 1) character = 14; // E
 800114c:	797b      	ldrb	r3, [r7, #5]
 800114e:	2b01      	cmp	r3, #1
 8001150:	d102      	bne.n	8001158 <receive_password_character+0xa8>
 8001152:	230e      	movs	r3, #14
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	e004      	b.n	8001162 <receive_password_character+0xb2>
	else if (e[6] == 1) character = 15; // F
 8001158:	79bb      	ldrb	r3, [r7, #6]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d101      	bne.n	8001162 <receive_password_character+0xb2>
 800115e:	230f      	movs	r3, #15
 8001160:	613b      	str	r3, [r7, #16]
	if (character >= 0) {
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	2b00      	cmp	r3, #0
 8001166:	db19      	blt.n	800119c <receive_password_character+0xec>
		if (entered_index < 4) {
 8001168:	4b2f      	ldr	r3, [pc, #188]	@ (8001228 <receive_password_character+0x178>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b03      	cmp	r3, #3
 800116e:	d813      	bhi.n	8001198 <receive_password_character+0xe8>
			entered_password[entered_index] = character;
 8001170:	4b2d      	ldr	r3, [pc, #180]	@ (8001228 <receive_password_character+0x178>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	461a      	mov	r2, r3
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	b2d9      	uxtb	r1, r3
 800117a:	4b2c      	ldr	r3, [pc, #176]	@ (800122c <receive_password_character+0x17c>)
 800117c:	5499      	strb	r1, [r3, r2]
			led_7seg_set_digit(character, entered_index, 0);
 800117e:	4b2a      	ldr	r3, [pc, #168]	@ (8001228 <receive_password_character+0x178>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2200      	movs	r2, #0
 8001184:	4619      	mov	r1, r3
 8001186:	6938      	ldr	r0, [r7, #16]
 8001188:	f002 f8f0 	bl	800336c <led_7seg_set_digit>
			entered_index++;
 800118c:	4b26      	ldr	r3, [pc, #152]	@ (8001228 <receive_password_character+0x178>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	3301      	adds	r3, #1
 8001192:	b2da      	uxtb	r2, r3
 8001194:	4b24      	ldr	r3, [pc, #144]	@ (8001228 <receive_password_character+0x178>)
 8001196:	701a      	strb	r2, [r3, #0]
		}
		processed = 1;
 8001198:	2301      	movs	r3, #1
 800119a:	75fb      	strb	r3, [r7, #23]
	}

	if (e[3] && processed) { // DELETE
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d019      	beq.n	80011d6 <receive_password_character+0x126>
 80011a2:	7dfb      	ldrb	r3, [r7, #23]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d016      	beq.n	80011d6 <receive_password_character+0x126>
		if (entered_index > 0) {
 80011a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001228 <receive_password_character+0x178>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d010      	beq.n	80011d2 <receive_password_character+0x122>
			entered_index--;
 80011b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001228 <receive_password_character+0x178>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001228 <receive_password_character+0x178>)
 80011ba:	701a      	strb	r2, [r3, #0]
			entered_password[entered_index] = 0;
 80011bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <receive_password_character+0x178>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <receive_password_character+0x17c>)
 80011c4:	2100      	movs	r1, #0
 80011c6:	5499      	strb	r1, [r3, r2]
			led_7seg_clear_pos(entered_index);
 80011c8:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <receive_password_character+0x178>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f002 f909 	bl	80033e4 <led_7seg_clear_pos>
		}
		processed = 1;
 80011d2:	2301      	movs	r3, #1
 80011d4:	75fb      	strb	r3, [r7, #23]
	}
	if (!processed && e[7]) { // DELETE_ALL
 80011d6:	7dfb      	ldrb	r3, [r7, #23]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d106      	bne.n	80011ea <receive_password_character+0x13a>
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <receive_password_character+0x13a>
		reset_inputs();
 80011e2:	f7ff fab9 	bl	8000758 <reset_inputs>
		processed = 1;
 80011e6:	2301      	movs	r3, #1
 80011e8:	75fb      	strb	r3, [r7, #23]
	}

	if (processed) {
 80011ea:	7dfb      	ldrb	r3, [r7, #23]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d004      	beq.n	80011fa <receive_password_character+0x14a>
		setTimer(TIMER_15S, TIME_15S);
 80011f0:	f643 2198 	movw	r1, #15000	@ 0x3a98
 80011f4:	2002      	movs	r0, #2
 80011f6:	f002 f9f1 	bl	80035dc <setTimer>
	}

	if (entered_index >= 4) {
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <receive_password_character+0x178>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b03      	cmp	r3, #3
 8001200:	d905      	bls.n	800120e <receive_password_character+0x15e>
		init_process_and_control();
 8001202:	f7ff fbdd 	bl	80009c0 <init_process_and_control>
		electronic_lock_state = PROCESS_AND_CONTROL;
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <receive_password_character+0x170>)
 8001208:	2204      	movs	r2, #4
 800120a:	701a      	strb	r2, [r3, #0]
		return;
 800120c:	e005      	b.n	800121a <receive_password_character+0x16a>
	}

	setTimer(SYSTEM_TIMER, 100);
 800120e:	2164      	movs	r1, #100	@ 0x64
 8001210:	2000      	movs	r0, #0
 8001212:	f002 f9e3 	bl	80035dc <setTimer>
 8001216:	e000      	b.n	800121a <receive_password_character+0x16a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001218:	bf00      	nop
}
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000006e 	.word	0x2000006e
 8001224:	20000000 	.word	0x20000000
 8001228:	2000006f 	.word	0x2000006f
 800122c:	20000070 	.word	0x20000070

08001230 <show_7SEGMENT>:
static uint8_t new_password_input[4] = {0};
static uint8_t confirm_password_input[4] = {0};
static uint8_t change_password_index = 0;
static uint8_t change_password_wrong_count = 0; // Count wrong old password attempts

void show_7SEGMENT(uint16_t seconds){
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	80fb      	strh	r3, [r7, #6]
	int d0 = seconds%10;
 800123a:	88fa      	ldrh	r2, [r7, #6]
 800123c:	4b36      	ldr	r3, [pc, #216]	@ (8001318 <show_7SEGMENT+0xe8>)
 800123e:	fba3 1302 	umull	r1, r3, r3, r2
 8001242:	08d9      	lsrs	r1, r3, #3
 8001244:	460b      	mov	r3, r1
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	440b      	add	r3, r1
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	b29b      	uxth	r3, r3
 8001250:	617b      	str	r3, [r7, #20]
	seconds /= 10;
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <show_7SEGMENT+0xe8>)
 8001256:	fba2 2303 	umull	r2, r3, r2, r3
 800125a:	08db      	lsrs	r3, r3, #3
 800125c:	80fb      	strh	r3, [r7, #6]
	int d1 = seconds%10;
 800125e:	88fa      	ldrh	r2, [r7, #6]
 8001260:	4b2d      	ldr	r3, [pc, #180]	@ (8001318 <show_7SEGMENT+0xe8>)
 8001262:	fba3 1302 	umull	r1, r3, r3, r2
 8001266:	08d9      	lsrs	r1, r3, #3
 8001268:	460b      	mov	r3, r1
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	b29b      	uxth	r3, r3
 8001274:	613b      	str	r3, [r7, #16]
	seconds /= 10;
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	4a27      	ldr	r2, [pc, #156]	@ (8001318 <show_7SEGMENT+0xe8>)
 800127a:	fba2 2303 	umull	r2, r3, r2, r3
 800127e:	08db      	lsrs	r3, r3, #3
 8001280:	80fb      	strh	r3, [r7, #6]
	int d2 = seconds%10;
 8001282:	88fa      	ldrh	r2, [r7, #6]
 8001284:	4b24      	ldr	r3, [pc, #144]	@ (8001318 <show_7SEGMENT+0xe8>)
 8001286:	fba3 1302 	umull	r1, r3, r3, r2
 800128a:	08d9      	lsrs	r1, r3, #3
 800128c:	460b      	mov	r3, r1
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	440b      	add	r3, r1
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	b29b      	uxth	r3, r3
 8001298:	60fb      	str	r3, [r7, #12]
	seconds /= 10;
 800129a:	88fb      	ldrh	r3, [r7, #6]
 800129c:	4a1e      	ldr	r2, [pc, #120]	@ (8001318 <show_7SEGMENT+0xe8>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	08db      	lsrs	r3, r3, #3
 80012a4:	80fb      	strh	r3, [r7, #6]
	int d3 = seconds;
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	60bb      	str	r3, [r7, #8]
	if(d3 > 0) led_7seg_set_digit(d3, 0, 0);
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	dd05      	ble.n	80012bc <show_7SEGMENT+0x8c>
 80012b0:	2200      	movs	r2, #0
 80012b2:	2100      	movs	r1, #0
 80012b4:	68b8      	ldr	r0, [r7, #8]
 80012b6:	f002 f859 	bl	800336c <led_7seg_set_digit>
 80012ba:	e002      	b.n	80012c2 <show_7SEGMENT+0x92>
	else led_7seg_clear_pos(0);
 80012bc:	2000      	movs	r0, #0
 80012be:	f002 f891 	bl	80033e4 <led_7seg_clear_pos>
	if(d3 > 0 || d2 > 0) led_7seg_set_digit(d2, 1, 0);
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	dc02      	bgt.n	80012ce <show_7SEGMENT+0x9e>
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	dd05      	ble.n	80012da <show_7SEGMENT+0xaa>
 80012ce:	2200      	movs	r2, #0
 80012d0:	2101      	movs	r1, #1
 80012d2:	68f8      	ldr	r0, [r7, #12]
 80012d4:	f002 f84a 	bl	800336c <led_7seg_set_digit>
 80012d8:	e002      	b.n	80012e0 <show_7SEGMENT+0xb0>
	else led_7seg_clear_pos(1);
 80012da:	2001      	movs	r0, #1
 80012dc:	f002 f882 	bl	80033e4 <led_7seg_clear_pos>
	if(d3>0 || d2>0 || d1>0) led_7seg_set_digit(d1, 2, 0);
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	dc05      	bgt.n	80012f2 <show_7SEGMENT+0xc2>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	dc02      	bgt.n	80012f2 <show_7SEGMENT+0xc2>
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	dd05      	ble.n	80012fe <show_7SEGMENT+0xce>
 80012f2:	2200      	movs	r2, #0
 80012f4:	2102      	movs	r1, #2
 80012f6:	6938      	ldr	r0, [r7, #16]
 80012f8:	f002 f838 	bl	800336c <led_7seg_set_digit>
 80012fc:	e002      	b.n	8001304 <show_7SEGMENT+0xd4>
	else led_7seg_clear_pos(2);
 80012fe:	2002      	movs	r0, #2
 8001300:	f002 f870 	bl	80033e4 <led_7seg_clear_pos>
	led_7seg_set_digit(d0, 3, 0);
 8001304:	2200      	movs	r2, #0
 8001306:	2103      	movs	r1, #3
 8001308:	6978      	ldr	r0, [r7, #20]
 800130a:	f002 f82f 	bl	800336c <led_7seg_set_digit>
}
 800130e:	bf00      	nop
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	cccccccd 	.word	0xcccccccd

0800131c <process_and_control>:

void process_and_control() {
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001322:	2000      	movs	r0, #0
 8001324:	f002 f976 	bl	8003614 <isTimerExpired>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d058      	beq.n	80013e0 <process_and_control+0xc4>
	
	if (check_password()) {
 800132e:	f7ff fa6b 	bl	8000808 <check_password>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d02f      	beq.n	8001398 <process_and_control+0x7c>
		// Password correct
		lcd_fill(0, 150, 240, 20, BLACK);
 8001338:	2300      	movs	r3, #0
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2314      	movs	r3, #20
 800133e:	22f0      	movs	r2, #240	@ 0xf0
 8001340:	2196      	movs	r1, #150	@ 0x96
 8001342:	2000      	movs	r0, #0
 8001344:	f001 fb50 	bl	80029e8 <lcd_fill>
		lcd_show_string_center(0, 150, "PASSWORD CORRECT", GREEN, BLACK, 16, 0);
 8001348:	2300      	movs	r3, #0
 800134a:	9302      	str	r3, [sp, #8]
 800134c:	2310      	movs	r3, #16
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	2300      	movs	r3, #0
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001358:	4a23      	ldr	r2, [pc, #140]	@ (80013e8 <process_and_control+0xcc>)
 800135a:	2196      	movs	r1, #150	@ 0x96
 800135c:	2000      	movs	r0, #0
 800135e:	f001 ff39 	bl	80031d4 <lcd_show_string_center>
		wrong_counter = 0;
 8001362:	4b22      	ldr	r3, [pc, #136]	@ (80013ec <process_and_control+0xd0>)
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
		lock_level = 0;
 8001368:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <process_and_control+0xd4>)
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 1500);
 800136e:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8001372:	2000      	movs	r0, #0
 8001374:	f002 f932 	bl	80035dc <setTimer>
		electronic_lock_state = UNLOCK_DOOR;
 8001378:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <process_and_control+0xd8>)
 800137a:	2205      	movs	r2, #5
 800137c:	701a      	strb	r2, [r3, #0]
		init_unlock_door();
 800137e:	f7ff fb51 	bl	8000a24 <init_unlock_door>
		setTimer(TIMER_10S, TIME_10S);
 8001382:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001386:	2004      	movs	r0, #4
 8001388:	f002 f928 	bl	80035dc <setTimer>
		setTimer(TIMER_30S, TIME_30S);
 800138c:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001390:	2003      	movs	r0, #3
 8001392:	f002 f923 	bl	80035dc <setTimer>
 8001396:	e024      	b.n	80013e2 <process_and_control+0xc6>
	} else {
		lcd_fill(0, 150, 240, 20, BLACK);
 8001398:	2300      	movs	r3, #0
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	2314      	movs	r3, #20
 800139e:	22f0      	movs	r2, #240	@ 0xf0
 80013a0:	2196      	movs	r1, #150	@ 0x96
 80013a2:	2000      	movs	r0, #0
 80013a4:	f001 fb20 	bl	80029e8 <lcd_fill>
		lcd_show_string_center(0, 150, "PASSWORD INCORRECT", RED, BLACK, 16, 0);
 80013a8:	2300      	movs	r3, #0
 80013aa:	9302      	str	r3, [sp, #8]
 80013ac:	2310      	movs	r3, #16
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	2300      	movs	r3, #0
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013b8:	4a0f      	ldr	r2, [pc, #60]	@ (80013f8 <process_and_control+0xdc>)
 80013ba:	2196      	movs	r1, #150	@ 0x96
 80013bc:	2000      	movs	r0, #0
 80013be:	f001 ff09 	bl	80031d4 <lcd_show_string_center>
		wrong_counter++;
 80013c2:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <process_and_control+0xd0>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	3301      	adds	r3, #1
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <process_and_control+0xd0>)
 80013cc:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 1500); // Wait 1.5s before returning to IDLE
 80013ce:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80013d2:	2000      	movs	r0, #0
 80013d4:	f002 f902 	bl	80035dc <setTimer>
		electronic_lock_state = PASSWORD_INCORRECT;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <process_and_control+0xd8>)
 80013da:	220a      	movs	r2, #10
 80013dc:	701a      	strb	r2, [r3, #0]
 80013de:	e000      	b.n	80013e2 <process_and_control+0xc6>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80013e0:	bf00      	nop
	}
}
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	08006b80 	.word	0x08006b80
 80013ec:	20000084 	.word	0x20000084
 80013f0:	20000085 	.word	0x20000085
 80013f4:	2000006e 	.word	0x2000006e
 80013f8:	08006b94 	.word	0x08006b94

080013fc <password_incorrect>:

void password_incorrect() {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
	// Wait 1.5s then return to IDLE or reset change password form
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001402:	2000      	movs	r0, #0
 8001404:	f002 f906 	bl	8003614 <isTimerExpired>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d05b      	beq.n	80014c6 <password_incorrect+0xca>
	
	// Check if coming from change password with too many wrong attempts
	if (change_password_wrong_count >= 3) {
 800140e:	4b30      	ldr	r3, [pc, #192]	@ (80014d0 <password_incorrect+0xd4>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b02      	cmp	r3, #2
 8001414:	d91f      	bls.n	8001456 <password_incorrect+0x5a>
		// Go to IDLE first, then trigger lockout
		reset_inputs();
 8001416:	f7ff f99f 	bl	8000758 <reset_inputs>
		init_idle();
 800141a:	f7ff fa17 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 800141e:	4b2d      	ldr	r3, [pc, #180]	@ (80014d4 <password_incorrect+0xd8>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
		
		// Prepare lockout parameters
		uint32_t duration_ms = 60000;
 8001424:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8001428:	603b      	str	r3, [r7, #0]
		duration_ms <<= lock_level;
 800142a:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <password_incorrect+0xdc>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	461a      	mov	r2, r3
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	4093      	lsls	r3, r2
 8001434:	603b      	str	r3, [r7, #0]
		init_lockout(duration_ms);
 8001436:	6838      	ldr	r0, [r7, #0]
 8001438:	f000 f852 	bl	80014e0 <init_lockout>
		electronic_lock_state = LOCK_OUT;
 800143c:	4b25      	ldr	r3, [pc, #148]	@ (80014d4 <password_incorrect+0xd8>)
 800143e:	220d      	movs	r2, #13
 8001440:	701a      	strb	r2, [r3, #0]
		lock_level++;
 8001442:	4b25      	ldr	r3, [pc, #148]	@ (80014d8 <password_incorrect+0xdc>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	3301      	adds	r3, #1
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4b23      	ldr	r3, [pc, #140]	@ (80014d8 <password_incorrect+0xdc>)
 800144c:	701a      	strb	r2, [r3, #0]
		change_password_wrong_count = 0; // Reset for next time
 800144e:	4b20      	ldr	r3, [pc, #128]	@ (80014d0 <password_incorrect+0xd4>)
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
		return;
 8001454:	e038      	b.n	80014c8 <password_incorrect+0xcc>
	}
	
	// Check if this was from change password (wrong_counter not incremented)
	if (change_password_wrong_count > 0 && change_password_wrong_count < 3) {
 8001456:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <password_incorrect+0xd4>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d00d      	beq.n	800147a <password_incorrect+0x7e>
 800145e:	4b1c      	ldr	r3, [pc, #112]	@ (80014d0 <password_incorrect+0xd4>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d809      	bhi.n	800147a <password_incorrect+0x7e>
		// Reset change password form and stay in change password state
		reset_change_password_form();
 8001466:	f000 fa9d 	bl	80019a4 <reset_change_password_form>
		electronic_lock_state = CHANGE_PASSWORD_NUMBER;
 800146a:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <password_incorrect+0xd8>)
 800146c:	220b      	movs	r2, #11
 800146e:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001470:	2164      	movs	r1, #100	@ 0x64
 8001472:	2000      	movs	r0, #0
 8001474:	f002 f8b2 	bl	80035dc <setTimer>
		return;
 8001478:	e026      	b.n	80014c8 <password_incorrect+0xcc>
	}
	
	// Normal password incorrect flow
	if(wrong_counter >= 3){
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <password_incorrect+0xe0>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b02      	cmp	r3, #2
 8001480:	d915      	bls.n	80014ae <password_incorrect+0xb2>
		uint32_t duration_ms = 60000;
 8001482:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8001486:	607b      	str	r3, [r7, #4]
		duration_ms <<= lock_level;
 8001488:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <password_incorrect+0xdc>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	461a      	mov	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4093      	lsls	r3, r2
 8001492:	607b      	str	r3, [r7, #4]
		init_lockout(duration_ms);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 f823 	bl	80014e0 <init_lockout>
		electronic_lock_state = LOCK_OUT;
 800149a:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <password_incorrect+0xd8>)
 800149c:	220d      	movs	r2, #13
 800149e:	701a      	strb	r2, [r3, #0]
		lock_level++;
 80014a0:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <password_incorrect+0xdc>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	3301      	adds	r3, #1
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <password_incorrect+0xdc>)
 80014aa:	701a      	strb	r2, [r3, #0]
		return;
 80014ac:	e00c      	b.n	80014c8 <password_incorrect+0xcc>
	}
	
	reset_inputs();
 80014ae:	f7ff f953 	bl	8000758 <reset_inputs>
	init_idle();
 80014b2:	f7ff f9cb 	bl	800084c <init_idle>
	electronic_lock_state = IDLE;
 80014b6:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <password_incorrect+0xd8>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 100);
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	2000      	movs	r0, #0
 80014c0:	f002 f88c 	bl	80035dc <setTimer>
 80014c4:	e000      	b.n	80014c8 <password_incorrect+0xcc>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80014c6:	bf00      	nop
}
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	2000009d 	.word	0x2000009d
 80014d4:	2000006e 	.word	0x2000006e
 80014d8:	20000085 	.word	0x20000085
 80014dc:	20000084 	.word	0x20000084

080014e0 <init_lockout>:

void init_lockout(uint32_t ms){
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b088      	sub	sp, #32
 80014e4:	af04      	add	r7, sp, #16
 80014e6:	6078      	str	r0, [r7, #4]
	lockout_remaining_ms = ms;
 80014e8:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <init_lockout+0x90>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6013      	str	r3, [r2, #0]
	uint16_t seconds = (lockout_remaining_ms + 999) / 1000;
 80014ee:	4b20      	ldr	r3, [pc, #128]	@ (8001570 <init_lockout+0x90>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80014f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001574 <init_lockout+0x94>)
 80014f8:	fba2 2303 	umull	r2, r3, r2, r3
 80014fc:	099b      	lsrs	r3, r3, #6
 80014fe:	81fb      	strh	r3, [r7, #14]
	show_7SEGMENT(seconds);
 8001500:	89fb      	ldrh	r3, [r7, #14]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fe94 	bl	8001230 <show_7SEGMENT>
	lcd_fill(0, 0, 240, 20, BLACK);
 8001508:	2300      	movs	r3, #0
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	2314      	movs	r3, #20
 800150e:	22f0      	movs	r2, #240	@ 0xf0
 8001510:	2100      	movs	r1, #0
 8001512:	2000      	movs	r0, #0
 8001514:	f001 fa68 	bl	80029e8 <lcd_fill>
    lcd_fill(0, 150, 240, 170, BLACK);
 8001518:	2300      	movs	r3, #0
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	23aa      	movs	r3, #170	@ 0xaa
 800151e:	22f0      	movs	r2, #240	@ 0xf0
 8001520:	2196      	movs	r1, #150	@ 0x96
 8001522:	2000      	movs	r0, #0
 8001524:	f001 fa60 	bl	80029e8 <lcd_fill>
    lcd_show_string_center(0, 0,  "LOCKED", RED, BLACK, 16, 0);
 8001528:	2300      	movs	r3, #0
 800152a:	9302      	str	r3, [sp, #8]
 800152c:	2310      	movs	r3, #16
 800152e:	9301      	str	r3, [sp, #4]
 8001530:	2300      	movs	r3, #0
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001538:	4a0f      	ldr	r2, [pc, #60]	@ (8001578 <init_lockout+0x98>)
 800153a:	2100      	movs	r1, #0
 800153c:	2000      	movs	r0, #0
 800153e:	f001 fe49 	bl	80031d4 <lcd_show_string_center>
    lcd_show_string_center(0, 150, "TRY AGAIN LATER", YELLOW, BLACK, 16, 0);
 8001542:	2300      	movs	r3, #0
 8001544:	9302      	str	r3, [sp, #8]
 8001546:	2310      	movs	r3, #16
 8001548:	9301      	str	r3, [sp, #4]
 800154a:	2300      	movs	r3, #0
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <init_lockout+0x9c>)
 8001554:	2196      	movs	r1, #150	@ 0x96
 8001556:	2000      	movs	r0, #0
 8001558:	f001 fe3c 	bl	80031d4 <lcd_show_string_center>
    setTimer(SYSTEM_TIMER, 1000);
 800155c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001560:	2000      	movs	r0, #0
 8001562:	f002 f83b 	bl	80035dc <setTimer>
}
 8001566:	bf00      	nop
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000088 	.word	0x20000088
 8001574:	10624dd3 	.word	0x10624dd3
 8001578:	08006ba8 	.word	0x08006ba8
 800157c:	08006bb0 	.word	0x08006bb0

08001580 <lockout>:

void lockout(){
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
	if(!isTimerExpired(SYSTEM_TIMER)) return;
 8001586:	2000      	movs	r0, #0
 8001588:	f002 f844 	bl	8003614 <isTimerExpired>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d02c      	beq.n	80015ec <lockout+0x6c>
	if(lockout_remaining_ms >= 1000){
 8001592:	4b18      	ldr	r3, [pc, #96]	@ (80015f4 <lockout+0x74>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800159a:	d318      	bcc.n	80015ce <lockout+0x4e>
		lockout_remaining_ms -= 1000;
 800159c:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <lockout+0x74>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80015a4:	4a13      	ldr	r2, [pc, #76]	@ (80015f4 <lockout+0x74>)
 80015a6:	6013      	str	r3, [r2, #0]
		uint16_t seconds = (lockout_remaining_ms + 999) / 1000;
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <lockout+0x74>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80015b0:	4a11      	ldr	r2, [pc, #68]	@ (80015f8 <lockout+0x78>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	099b      	lsrs	r3, r3, #6
 80015b8:	80fb      	strh	r3, [r7, #6]
		show_7SEGMENT(seconds);
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff fe37 	bl	8001230 <show_7SEGMENT>
		setTimer(SYSTEM_TIMER, 1000);
 80015c2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80015c6:	2000      	movs	r0, #0
 80015c8:	f002 f808 	bl	80035dc <setTimer>
 80015cc:	e00f      	b.n	80015ee <lockout+0x6e>
	}
	else{
		lockout_remaining_ms = 0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <lockout+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
		reset_inputs();
 80015d4:	f7ff f8c0 	bl	8000758 <reset_inputs>
		init_idle();
 80015d8:	f7ff f938 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 80015dc:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <lockout+0x7c>)
 80015de:	2201      	movs	r2, #1
 80015e0:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 80015e2:	2164      	movs	r1, #100	@ 0x64
 80015e4:	2000      	movs	r0, #0
 80015e6:	f001 fff9 	bl	80035dc <setTimer>
 80015ea:	e000      	b.n	80015ee <lockout+0x6e>
	if(!isTimerExpired(SYSTEM_TIMER)) return;
 80015ec:	bf00      	nop
	}
}
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000088 	.word	0x20000088
 80015f8:	10624dd3 	.word	0x10624dd3
 80015fc:	2000006e 	.word	0x2000006e

08001600 <unlock_door>:

void unlock_door() {
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001606:	2000      	movs	r0, #0
 8001608:	f002 f804 	bl	8003614 <isTimerExpired>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d02b      	beq.n	800166a <unlock_door+0x6a>
	
	uint8_t e[16];
	read_edges(e);
 8001612:	463b      	mov	r3, r7
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff f8bf 	bl	8000798 <read_edges>
	
	// Check if user pressed OPEN_DOOR button
	if (e[15]) {
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00e      	beq.n	800163e <unlock_door+0x3e>
		// User pressed open door button
		init_door_open();
 8001620:	f7ff fa3a 	bl	8000a98 <init_door_open>
		electronic_lock_state = DOOR_OPEN;
 8001624:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <unlock_door+0x74>)
 8001626:	2206      	movs	r2, #6
 8001628:	701a      	strb	r2, [r3, #0]
		setTimer(TIMER_30S, TIME_30S); // Reset 30s timer for door closing
 800162a:	f247 5130 	movw	r1, #30000	@ 0x7530
 800162e:	2003      	movs	r0, #3
 8001630:	f001 ffd4 	bl	80035dc <setTimer>
		setTimer(SYSTEM_TIMER, 100);
 8001634:	2164      	movs	r1, #100	@ 0x64
 8001636:	2000      	movs	r0, #0
 8001638:	f001 ffd0 	bl	80035dc <setTimer>
		return;
 800163c:	e016      	b.n	800166c <unlock_door+0x6c>
	}
	
	// Check if 10s expired without pressing open door button
	if (isTimerExpired(TIMER_10S)) {
 800163e:	2004      	movs	r0, #4
 8001640:	f001 ffe8 	bl	8003614 <isTimerExpired>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00a      	beq.n	8001660 <unlock_door+0x60>
		// Lock door again and return to IDLE
		init_lock_door();
 800164a:	f7ff faf3 	bl	8000c34 <init_lock_door>
		electronic_lock_state = LOCK_DOOR;
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <unlock_door+0x74>)
 8001650:	2209      	movs	r2, #9
 8001652:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 2000); // Stay in LOCK_DOOR for 2s
 8001654:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001658:	2000      	movs	r0, #0
 800165a:	f001 ffbf 	bl	80035dc <setTimer>
		return;
 800165e:	e005      	b.n	800166c <unlock_door+0x6c>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 8001660:	2164      	movs	r1, #100	@ 0x64
 8001662:	2000      	movs	r0, #0
 8001664:	f001 ffba 	bl	80035dc <setTimer>
 8001668:	e000      	b.n	800166c <unlock_door+0x6c>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800166a:	bf00      	nop
}
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	2000006e 	.word	0x2000006e

08001678 <door_open>:

void door_open() {
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800167e:	2000      	movs	r0, #0
 8001680:	f001 ffc8 	bl	8003614 <isTimerExpired>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d025      	beq.n	80016d6 <door_open+0x5e>
	
	uint8_t e[16];
	read_edges(e);
 800168a:	463b      	mov	r3, r7
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff f883 	bl	8000798 <read_edges>
	
	if (e[15]) {
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d009      	beq.n	80016ac <door_open+0x34>
		// User closed door
		init_door_close();
 8001698:	f7ff fa40 	bl	8000b1c <init_door_close>
		electronic_lock_state = DOOR_CLOSE;
 800169c:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <door_open+0x68>)
 800169e:	2207      	movs	r2, #7
 80016a0:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100); // Poll for button[11] press
 80016a2:	2164      	movs	r1, #100	@ 0x64
 80016a4:	2000      	movs	r0, #0
 80016a6:	f001 ff99 	bl	80035dc <setTimer>
		return;
 80016aa:	e015      	b.n	80016d8 <door_open+0x60>
	}
	
	// Check if 30s expired without closing door
	if (isTimerExpired(TIMER_30S)) {
 80016ac:	2003      	movs	r0, #3
 80016ae:	f001 ffb1 	bl	8003614 <isTimerExpired>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d009      	beq.n	80016cc <door_open+0x54>
		// Alert: door not closed in time
		init_alert();
 80016b8:	f7ff fa72 	bl	8000ba0 <init_alert>
		electronic_lock_state = ALERT;
 80016bc:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <door_open+0x68>)
 80016be:	2208      	movs	r2, #8
 80016c0:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 80016c2:	2164      	movs	r1, #100	@ 0x64
 80016c4:	2000      	movs	r0, #0
 80016c6:	f001 ff89 	bl	80035dc <setTimer>
		return;
 80016ca:	e005      	b.n	80016d8 <door_open+0x60>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 80016cc:	2164      	movs	r1, #100	@ 0x64
 80016ce:	2000      	movs	r0, #0
 80016d0:	f001 ff84 	bl	80035dc <setTimer>
 80016d4:	e000      	b.n	80016d8 <door_open+0x60>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80016d6:	bf00      	nop
}
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2000006e 	.word	0x2000006e

080016e4 <door_close>:

void door_close() {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80016ea:	2000      	movs	r0, #0
 80016ec:	f001 ff92 	bl	8003614 <isTimerExpired>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d016      	beq.n	8001724 <door_close+0x40>
	
	uint8_t e[16];
	read_edges(e);
 80016f6:	463b      	mov	r3, r7
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff f84d 	bl	8000798 <read_edges>
	
	// Wait for user to press button[11] to lock the door
	if (e[11]) {
 80016fe:	7afb      	ldrb	r3, [r7, #11]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00a      	beq.n	800171a <door_close+0x36>
		init_lock_door();
 8001704:	f7ff fa96 	bl	8000c34 <init_lock_door>
		electronic_lock_state = LOCK_DOOR;
 8001708:	4b08      	ldr	r3, [pc, #32]	@ (800172c <door_close+0x48>)
 800170a:	2209      	movs	r2, #9
 800170c:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 2000);
 800170e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001712:	2000      	movs	r0, #0
 8001714:	f001 ff62 	bl	80035dc <setTimer>
		return;
 8001718:	e005      	b.n	8001726 <door_close+0x42>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 800171a:	2164      	movs	r1, #100	@ 0x64
 800171c:	2000      	movs	r0, #0
 800171e:	f001 ff5d 	bl	80035dc <setTimer>
 8001722:	e000      	b.n	8001726 <door_close+0x42>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001724:	bf00      	nop
}
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	2000006e 	.word	0x2000006e

08001730 <alert>:

void alert() {
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001736:	2000      	movs	r0, #0
 8001738:	f001 ff6c 	bl	8003614 <isTimerExpired>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d02e      	beq.n	80017a0 <alert+0x70>
	
	uint8_t e[16];
	read_edges(e);
 8001742:	463b      	mov	r3, r7
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff f827 	bl	8000798 <read_edges>
	if(isTimerExpired(4)){
 800174a:	2004      	movs	r0, #4
 800174c:	f001 ff62 	bl	8003614 <isTimerExpired>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d008      	beq.n	8001768 <alert+0x38>
		HAL_GPIO_TogglePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin);
 8001756:	2120      	movs	r1, #32
 8001758:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <alert+0x78>)
 800175a:	f002 fd88 	bl	800426e <HAL_GPIO_TogglePin>
		setTimer(4, 500);
 800175e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001762:	2004      	movs	r0, #4
 8001764:	f001 ff3a 	bl	80035dc <setTimer>
	}
	buzzer_SetVolume(50);
 8001768:	2032      	movs	r0, #50	@ 0x32
 800176a:	f7fe ff7b 	bl	8000664 <buzzer_SetVolume>
	// Wait for user to close door
	if (e[15]) {
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d010      	beq.n	8001796 <alert+0x66>
		// User closed door
		buzzer_Stop();
 8001774:	f7fe ff8c 	bl	8000690 <buzzer_Stop>
		init_door_close();
 8001778:	f7ff f9d0 	bl	8000b1c <init_door_close>
		electronic_lock_state = DOOR_CLOSE;
 800177c:	4b0b      	ldr	r3, [pc, #44]	@ (80017ac <alert+0x7c>)
 800177e:	2207      	movs	r2, #7
 8001780:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100); // Poll for button[11] press
 8001782:	2164      	movs	r1, #100	@ 0x64
 8001784:	2000      	movs	r0, #0
 8001786:	f001 ff29 	bl	80035dc <setTimer>
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	2120      	movs	r1, #32
 800178e:	4806      	ldr	r0, [pc, #24]	@ (80017a8 <alert+0x78>)
 8001790:	f002 fd54 	bl	800423c <HAL_GPIO_WritePin>
		return;
 8001794:	e005      	b.n	80017a2 <alert+0x72>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 8001796:	2164      	movs	r1, #100	@ 0x64
 8001798:	2000      	movs	r0, #0
 800179a:	f001 ff1f 	bl	80035dc <setTimer>
 800179e:	e000      	b.n	80017a2 <alert+0x72>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80017a0:	bf00      	nop
}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40021000 	.word	0x40021000
 80017ac:	2000006e 	.word	0x2000006e

080017b0 <lock_door>:

void lock_door() {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80017b4:	2000      	movs	r0, #0
 80017b6:	f001 ff2d 	bl	8003614 <isTimerExpired>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d00b      	beq.n	80017d8 <lock_door+0x28>
	
	reset_inputs();
 80017c0:	f7fe ffca 	bl	8000758 <reset_inputs>
	init_idle();
 80017c4:	f7ff f842 	bl	800084c <init_idle>
	electronic_lock_state = IDLE;
 80017c8:	4b04      	ldr	r3, [pc, #16]	@ (80017dc <lock_door+0x2c>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 100);
 80017ce:	2164      	movs	r1, #100	@ 0x64
 80017d0:	2000      	movs	r0, #0
 80017d2:	f001 ff03 	bl	80035dc <setTimer>
 80017d6:	e000      	b.n	80017da <lock_door+0x2a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80017d8:	bf00      	nop
}
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	2000006e 	.word	0x2000006e

080017e0 <get_digit_from_edges>:

static int get_digit_from_edges(uint8_t e[16]){
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
    if (e[0]) return 1;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <get_digit_from_edges+0x14>
 80017f0:	2301      	movs	r3, #1
 80017f2:	e040      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[1]) return 2;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3301      	adds	r3, #1
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <get_digit_from_edges+0x22>
 80017fe:	2302      	movs	r3, #2
 8001800:	e039      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[2]) return 3;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3302      	adds	r3, #2
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <get_digit_from_edges+0x30>
 800180c:	2303      	movs	r3, #3
 800180e:	e032      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[4]) return 4;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3304      	adds	r3, #4
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <get_digit_from_edges+0x3e>
 800181a:	2304      	movs	r3, #4
 800181c:	e02b      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[5]) return 5;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3305      	adds	r3, #5
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <get_digit_from_edges+0x4c>
 8001828:	2305      	movs	r3, #5
 800182a:	e024      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[6]) return 6;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3306      	adds	r3, #6
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <get_digit_from_edges+0x5a>
 8001836:	2306      	movs	r3, #6
 8001838:	e01d      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[8]) return 7;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3308      	adds	r3, #8
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <get_digit_from_edges+0x68>
 8001844:	2307      	movs	r3, #7
 8001846:	e016      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[9]) return 8;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3309      	adds	r3, #9
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <get_digit_from_edges+0x76>
 8001852:	2308      	movs	r3, #8
 8001854:	e00f      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[10]) return 9;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	330a      	adds	r3, #10
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <get_digit_from_edges+0x84>
 8001860:	2309      	movs	r3, #9
 8001862:	e008      	b.n	8001876 <get_digit_from_edges+0x96>
    if (e[13]) return 0;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	330d      	adds	r3, #13
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <get_digit_from_edges+0x92>
 800186e:	2300      	movs	r3, #0
 8001870:	e001      	b.n	8001876 <get_digit_from_edges+0x96>
    return -1;
 8001872:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <super_init_change_password_number>:
void update_password_character() {

}

// Called when first entering change password from IDLE - resets everything including counter
void super_init_change_password_number() {
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 800188a:	2300      	movs	r3, #0
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	2314      	movs	r3, #20
 8001890:	22f0      	movs	r2, #240	@ 0xf0
 8001892:	2100      	movs	r1, #0
 8001894:	2000      	movs	r0, #0
 8001896:	f001 f8a7 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", LIGHTBLUE, BLACK, 16, 0);
 800189a:	2300      	movs	r3, #0
 800189c:	9302      	str	r3, [sp, #8]
 800189e:	2310      	movs	r3, #16
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	2300      	movs	r3, #0
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80018aa:	4a32      	ldr	r2, [pc, #200]	@ (8001974 <super_init_change_password_number+0xf0>)
 80018ac:	2100      	movs	r1, #0
 80018ae:	2000      	movs	r0, #0
 80018b0:	f001 fc90 	bl	80031d4 <lcd_show_string_center>
	lcd_fill(0, 20, 240, 172, BLACK);
 80018b4:	2300      	movs	r3, #0
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	23ac      	movs	r3, #172	@ 0xac
 80018ba:	22f0      	movs	r2, #240	@ 0xf0
 80018bc:	2114      	movs	r1, #20
 80018be:	2000      	movs	r0, #0
 80018c0:	f001 f892 	bl	80029e8 <lcd_fill>
	
	lcd_show_string(20, 50, "OLD PASSWORD:", LIGHTBLUE, BLACK, 16, 0);
 80018c4:	2300      	movs	r3, #0
 80018c6:	9302      	str	r3, [sp, #8]
 80018c8:	2310      	movs	r3, #16
 80018ca:	9301      	str	r3, [sp, #4]
 80018cc:	2300      	movs	r3, #0
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80018d4:	4a28      	ldr	r2, [pc, #160]	@ (8001978 <super_init_change_password_number+0xf4>)
 80018d6:	2132      	movs	r1, #50	@ 0x32
 80018d8:	2014      	movs	r0, #20
 80018da:	f001 fc17 	bl	800310c <lcd_show_string>
	lcd_show_string(20, 80, "NEW PASSWORD:", LIGHTBLUE, BLACK, 16, 0);
 80018de:	2300      	movs	r3, #0
 80018e0:	9302      	str	r3, [sp, #8]
 80018e2:	2310      	movs	r3, #16
 80018e4:	9301      	str	r3, [sp, #4]
 80018e6:	2300      	movs	r3, #0
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80018ee:	4a23      	ldr	r2, [pc, #140]	@ (800197c <super_init_change_password_number+0xf8>)
 80018f0:	2150      	movs	r1, #80	@ 0x50
 80018f2:	2014      	movs	r0, #20
 80018f4:	f001 fc0a 	bl	800310c <lcd_show_string>
	lcd_show_string(20, 110, "CONFIRM:", LIGHTBLUE, BLACK, 16, 0);
 80018f8:	2300      	movs	r3, #0
 80018fa:	9302      	str	r3, [sp, #8]
 80018fc:	2310      	movs	r3, #16
 80018fe:	9301      	str	r3, [sp, #4]
 8001900:	2300      	movs	r3, #0
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001908:	4a1d      	ldr	r2, [pc, #116]	@ (8001980 <super_init_change_password_number+0xfc>)
 800190a:	216e      	movs	r1, #110	@ 0x6e
 800190c:	2014      	movs	r0, #20
 800190e:	f001 fbfd 	bl	800310c <lcd_show_string>
	
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8001912:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <super_init_change_password_number+0x100>)
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2394      	movs	r3, #148	@ 0x94
 8001918:	22f0      	movs	r2, #240	@ 0xf0
 800191a:	21ac      	movs	r1, #172	@ 0xac
 800191c:	2000      	movs	r0, #0
 800191e:	f001 fa1b 	bl	8002d58 <lcd_show_picture>
	
	// Reset variables
	change_stage = 0;
 8001922:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <super_init_change_password_number+0x104>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
	change_password_index = 0;
 8001928:	4b18      	ldr	r3, [pc, #96]	@ (800198c <super_init_change_password_number+0x108>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
	change_password_wrong_count = 0; // Reset wrong count when first entering change password
 800192e:	4b18      	ldr	r3, [pc, #96]	@ (8001990 <super_init_change_password_number+0x10c>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001934:	2300      	movs	r3, #0
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	e011      	b.n	800195e <super_init_change_password_number+0xda>
		old_password_input[i] = 0;
 800193a:	4a16      	ldr	r2, [pc, #88]	@ (8001994 <super_init_change_password_number+0x110>)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4413      	add	r3, r2
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
		new_password_input[i] = 0;
 8001944:	4a14      	ldr	r2, [pc, #80]	@ (8001998 <super_init_change_password_number+0x114>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
		confirm_password_input[i] = 0;
 800194e:	4a13      	ldr	r2, [pc, #76]	@ (800199c <super_init_change_password_number+0x118>)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3301      	adds	r3, #1
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b03      	cmp	r3, #3
 8001962:	ddea      	ble.n	800193a <super_init_change_password_number+0xb6>
	}
	
	keyboard_state = KEYBOARD_NUMBER;
 8001964:	4b0e      	ldr	r3, [pc, #56]	@ (80019a0 <super_init_change_password_number+0x11c>)
 8001966:	2214      	movs	r2, #20
 8001968:	701a      	strb	r2, [r3, #0]
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	08006bc0 	.word	0x08006bc0
 8001978:	08006bd0 	.word	0x08006bd0
 800197c:	08006be0 	.word	0x08006be0
 8001980:	08006bf0 	.word	0x08006bf0
 8001984:	08009bd0 	.word	0x08009bd0
 8001988:	2000008c 	.word	0x2000008c
 800198c:	2000009c 	.word	0x2000009c
 8001990:	2000009d 	.word	0x2000009d
 8001994:	20000090 	.word	0x20000090
 8001998:	20000094 	.word	0x20000094
 800199c:	20000098 	.word	0x20000098
 80019a0:	20000000 	.word	0x20000000

080019a4 <reset_change_password_form>:

// Called when resetting form after wrong password - does NOT reset counter
void reset_change_password_form() {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 80019aa:	2300      	movs	r3, #0
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2314      	movs	r3, #20
 80019b0:	22f0      	movs	r2, #240	@ 0xf0
 80019b2:	2100      	movs	r1, #0
 80019b4:	2000      	movs	r0, #0
 80019b6:	f001 f817 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", LIGHTBLUE, BLACK, 16, 0);
 80019ba:	2300      	movs	r3, #0
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	2310      	movs	r3, #16
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	2300      	movs	r3, #0
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80019ca:	4a30      	ldr	r2, [pc, #192]	@ (8001a8c <reset_change_password_form+0xe8>)
 80019cc:	2100      	movs	r1, #0
 80019ce:	2000      	movs	r0, #0
 80019d0:	f001 fc00 	bl	80031d4 <lcd_show_string_center>
	lcd_fill(0, 20, 240, 172, BLACK);
 80019d4:	2300      	movs	r3, #0
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	23ac      	movs	r3, #172	@ 0xac
 80019da:	22f0      	movs	r2, #240	@ 0xf0
 80019dc:	2114      	movs	r1, #20
 80019de:	2000      	movs	r0, #0
 80019e0:	f001 f802 	bl	80029e8 <lcd_fill>
	
	lcd_show_string(20, 50, "OLD PASSWORD:", LIGHTBLUE, BLACK, 16, 0);
 80019e4:	2300      	movs	r3, #0
 80019e6:	9302      	str	r3, [sp, #8]
 80019e8:	2310      	movs	r3, #16
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	2300      	movs	r3, #0
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80019f4:	4a26      	ldr	r2, [pc, #152]	@ (8001a90 <reset_change_password_form+0xec>)
 80019f6:	2132      	movs	r1, #50	@ 0x32
 80019f8:	2014      	movs	r0, #20
 80019fa:	f001 fb87 	bl	800310c <lcd_show_string>
	lcd_show_string(20, 80, "NEW PASSWORD:", LIGHTBLUE, BLACK, 16, 0);
 80019fe:	2300      	movs	r3, #0
 8001a00:	9302      	str	r3, [sp, #8]
 8001a02:	2310      	movs	r3, #16
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2300      	movs	r3, #0
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001a0e:	4a21      	ldr	r2, [pc, #132]	@ (8001a94 <reset_change_password_form+0xf0>)
 8001a10:	2150      	movs	r1, #80	@ 0x50
 8001a12:	2014      	movs	r0, #20
 8001a14:	f001 fb7a 	bl	800310c <lcd_show_string>
	lcd_show_string(20, 110, "CONFIRM:", LIGHTBLUE, BLACK, 16, 0);
 8001a18:	2300      	movs	r3, #0
 8001a1a:	9302      	str	r3, [sp, #8]
 8001a1c:	2310      	movs	r3, #16
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	2300      	movs	r3, #0
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001a28:	4a1b      	ldr	r2, [pc, #108]	@ (8001a98 <reset_change_password_form+0xf4>)
 8001a2a:	216e      	movs	r1, #110	@ 0x6e
 8001a2c:	2014      	movs	r0, #20
 8001a2e:	f001 fb6d 	bl	800310c <lcd_show_string>
	
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8001a32:	4b1a      	ldr	r3, [pc, #104]	@ (8001a9c <reset_change_password_form+0xf8>)
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	2394      	movs	r3, #148	@ 0x94
 8001a38:	22f0      	movs	r2, #240	@ 0xf0
 8001a3a:	21ac      	movs	r1, #172	@ 0xac
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f001 f98b 	bl	8002d58 <lcd_show_picture>
	
	// Reset variables but keep change_password_wrong_count
	change_stage = 0;
 8001a42:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <reset_change_password_form+0xfc>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	701a      	strb	r2, [r3, #0]
	change_password_index = 0;
 8001a48:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <reset_change_password_form+0x100>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001a4e:	2300      	movs	r3, #0
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	e011      	b.n	8001a78 <reset_change_password_form+0xd4>
		old_password_input[i] = 0;
 8001a54:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <reset_change_password_form+0x104>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
		new_password_input[i] = 0;
 8001a5e:	4a13      	ldr	r2, [pc, #76]	@ (8001aac <reset_change_password_form+0x108>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4413      	add	r3, r2
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]
		confirm_password_input[i] = 0;
 8001a68:	4a11      	ldr	r2, [pc, #68]	@ (8001ab0 <reset_change_password_form+0x10c>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3301      	adds	r3, #1
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	ddea      	ble.n	8001a54 <reset_change_password_form+0xb0>
	}
	
	keyboard_state = KEYBOARD_NUMBER;
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <reset_change_password_form+0x110>)
 8001a80:	2214      	movs	r2, #20
 8001a82:	701a      	strb	r2, [r3, #0]
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	08006bc0 	.word	0x08006bc0
 8001a90:	08006bd0 	.word	0x08006bd0
 8001a94:	08006be0 	.word	0x08006be0
 8001a98:	08006bf0 	.word	0x08006bf0
 8001a9c:	08009bd0 	.word	0x08009bd0
 8001aa0:	2000008c 	.word	0x2000008c
 8001aa4:	2000009c 	.word	0x2000009c
 8001aa8:	20000090 	.word	0x20000090
 8001aac:	20000094 	.word	0x20000094
 8001ab0:	20000098 	.word	0x20000098
 8001ab4:	20000000 	.word	0x20000000

08001ab8 <init_change_password_number>:

void init_change_password_number() {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8001abe:	2300      	movs	r3, #0
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2314      	movs	r3, #20
 8001ac4:	22f0      	movs	r2, #240	@ 0xf0
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f000 ff8d 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", LIGHTBLUE, BLACK, 16, 0);
 8001ace:	2300      	movs	r3, #0
 8001ad0:	9302      	str	r3, [sp, #8]
 8001ad2:	2310      	movs	r3, #16
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001ade:	4a09      	ldr	r2, [pc, #36]	@ (8001b04 <init_change_password_number+0x4c>)
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f001 fb76 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8001ae8:	4b07      	ldr	r3, [pc, #28]	@ (8001b08 <init_change_password_number+0x50>)
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	2394      	movs	r3, #148	@ 0x94
 8001aee:	22f0      	movs	r2, #240	@ 0xf0
 8001af0:	21ac      	movs	r1, #172	@ 0xac
 8001af2:	2000      	movs	r0, #0
 8001af4:	f001 f930 	bl	8002d58 <lcd_show_picture>


	keyboard_state = KEYBOARD_NUMBER;
 8001af8:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <init_change_password_number+0x54>)
 8001afa:	2214      	movs	r2, #20
 8001afc:	701a      	strb	r2, [r3, #0]
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	08006bc0 	.word	0x08006bc0
 8001b08:	08009bd0 	.word	0x08009bd0
 8001b0c:	20000000 	.word	0x20000000

08001b10 <init_change_password_character>:

void init_change_password_character() {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8001b16:	2300      	movs	r3, #0
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	2314      	movs	r3, #20
 8001b1c:	22f0      	movs	r2, #240	@ 0xf0
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 ff61 	bl	80029e8 <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", LIGHTBLUE, BLACK, 16, 0);
 8001b26:	2300      	movs	r3, #0
 8001b28:	9302      	str	r3, [sp, #8]
 8001b2a:	2310      	movs	r3, #16
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001b36:	4a09      	ldr	r2, [pc, #36]	@ (8001b5c <init_change_password_character+0x4c>)
 8001b38:	2100      	movs	r1, #0
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f001 fb4a 	bl	80031d4 <lcd_show_string_center>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 8001b40:	4b07      	ldr	r3, [pc, #28]	@ (8001b60 <init_change_password_character+0x50>)
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2394      	movs	r3, #148	@ 0x94
 8001b46:	22f0      	movs	r2, #240	@ 0xf0
 8001b48:	21ac      	movs	r1, #172	@ 0xac
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f001 f904 	bl	8002d58 <lcd_show_picture>
	
	keyboard_state = KEYBOARD_CHARACTER;
 8001b50:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <init_change_password_character+0x54>)
 8001b52:	2215      	movs	r2, #21
 8001b54:	701a      	strb	r2, [r3, #0]
}
 8001b56:	bf00      	nop
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	08006bc0 	.word	0x08006bc0
 8001b60:	0801f4d0 	.word	0x0801f4d0
 8001b64:	20000000 	.word	0x20000000

08001b68 <change_password_number>:

void change_password_number() {
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b093      	sub	sp, #76	@ 0x4c
 8001b6c:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f001 fd50 	bl	8003614 <isTimerExpired>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f000 8232 	beq.w	8001fe0 <change_password_number+0x478>
	
	uint8_t e[16];
	read_edges(e);
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7fe fe0a 	bl	8000798 <read_edges>
	
	// Return to IDLE if button[14] pressed
	if (e[14]) {
 8001b84:	7bbb      	ldrb	r3, [r7, #14]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00b      	beq.n	8001ba2 <change_password_number+0x3a>
		reset_inputs();
 8001b8a:	f7fe fde5 	bl	8000758 <reset_inputs>
		init_idle();
 8001b8e:	f7fe fe5d 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8001b92:	4b8e      	ldr	r3, [pc, #568]	@ (8001dcc <change_password_number+0x264>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001b98:	2164      	movs	r1, #100	@ 0x64
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f001 fd1e 	bl	80035dc <setTimer>
		return;
 8001ba0:	e21f      	b.n	8001fe2 <change_password_number+0x47a>
	}
	
	// Toggle to character mode
	if (e[12]) {
 8001ba2:	7b3b      	ldrb	r3, [r7, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d009      	beq.n	8001bbc <change_password_number+0x54>
		init_change_password_character();
 8001ba8:	f7ff ffb2 	bl	8001b10 <init_change_password_character>
		electronic_lock_state = CHANGE_PASSWORD_CHARACTER;
 8001bac:	4b87      	ldr	r3, [pc, #540]	@ (8001dcc <change_password_number+0x264>)
 8001bae:	220c      	movs	r2, #12
 8001bb0:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001bb2:	2164      	movs	r1, #100	@ 0x64
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	f001 fd11 	bl	80035dc <setTimer>
		return;
 8001bba:	e212      	b.n	8001fe2 <change_password_number+0x47a>
	}
	
	// DELETE one character
	if (e[3]) {
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d056      	beq.n	8001c70 <change_password_number+0x108>
		if (change_password_index > 0) {
 8001bc2:	4b83      	ldr	r3, [pc, #524]	@ (8001dd0 <change_password_number+0x268>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d04d      	beq.n	8001c66 <change_password_number+0xfe>
			change_password_index--;
 8001bca:	4b81      	ldr	r3, [pc, #516]	@ (8001dd0 <change_password_number+0x268>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	4b7f      	ldr	r3, [pc, #508]	@ (8001dd0 <change_password_number+0x268>)
 8001bd4:	701a      	strb	r2, [r3, #0]
			// Clear the last character by drawing white rectangle
			uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 8001bd6:	4b7f      	ldr	r3, [pc, #508]	@ (8001dd4 <change_password_number+0x26c>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d007      	beq.n	8001bee <change_password_number+0x86>
 8001bde:	4b7d      	ldr	r3, [pc, #500]	@ (8001dd4 <change_password_number+0x26c>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <change_password_number+0x82>
 8001be6:	2350      	movs	r3, #80	@ 0x50
 8001be8:	e002      	b.n	8001bf0 <change_password_number+0x88>
 8001bea:	236e      	movs	r3, #110	@ 0x6e
 8001bec:	e000      	b.n	8001bf0 <change_password_number+0x88>
 8001bee:	2332      	movs	r3, #50	@ 0x32
 8001bf0:	823b      	strh	r3, [r7, #16]
			lcd_fill(140 + change_password_index * 20, y_pos, 140 + change_password_index * 20 + 16, y_pos + 16, BLACK);
 8001bf2:	4b77      	ldr	r3, [pc, #476]	@ (8001dd0 <change_password_number+0x268>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	0092      	lsls	r2, r2, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	338c      	adds	r3, #140	@ 0x8c
 8001c02:	b298      	uxth	r0, r3
 8001c04:	4b72      	ldr	r3, [pc, #456]	@ (8001dd0 <change_password_number+0x268>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	0092      	lsls	r2, r2, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	339c      	adds	r3, #156	@ 0x9c
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	8a3b      	ldrh	r3, [r7, #16]
 8001c18:	3310      	adds	r3, #16
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	8a39      	ldrh	r1, [r7, #16]
 8001c1e:	2400      	movs	r4, #0
 8001c20:	9400      	str	r4, [sp, #0]
 8001c22:	f000 fee1 	bl	80029e8 <lcd_fill>

			// Clear from array
			if (change_stage == 0) {
 8001c26:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd4 <change_password_number+0x26c>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d106      	bne.n	8001c3c <change_password_number+0xd4>
				old_password_input[change_password_index] = 0;
 8001c2e:	4b68      	ldr	r3, [pc, #416]	@ (8001dd0 <change_password_number+0x268>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b68      	ldr	r3, [pc, #416]	@ (8001dd8 <change_password_number+0x270>)
 8001c36:	2100      	movs	r1, #0
 8001c38:	5499      	strb	r1, [r3, r2]
 8001c3a:	e014      	b.n	8001c66 <change_password_number+0xfe>
			} else if (change_stage == 1) {
 8001c3c:	4b65      	ldr	r3, [pc, #404]	@ (8001dd4 <change_password_number+0x26c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d106      	bne.n	8001c52 <change_password_number+0xea>
				new_password_input[change_password_index] = 0;
 8001c44:	4b62      	ldr	r3, [pc, #392]	@ (8001dd0 <change_password_number+0x268>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b64      	ldr	r3, [pc, #400]	@ (8001ddc <change_password_number+0x274>)
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	5499      	strb	r1, [r3, r2]
 8001c50:	e009      	b.n	8001c66 <change_password_number+0xfe>
			} else if (change_stage == 2) {
 8001c52:	4b60      	ldr	r3, [pc, #384]	@ (8001dd4 <change_password_number+0x26c>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d105      	bne.n	8001c66 <change_password_number+0xfe>
				confirm_password_input[change_password_index] = 0;
 8001c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001dd0 <change_password_number+0x268>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	4b5f      	ldr	r3, [pc, #380]	@ (8001de0 <change_password_number+0x278>)
 8001c62:	2100      	movs	r1, #0
 8001c64:	5499      	strb	r1, [r3, r2]
			}
		}
		setTimer(SYSTEM_TIMER, 100);
 8001c66:	2164      	movs	r1, #100	@ 0x64
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f001 fcb7 	bl	80035dc <setTimer>
		return;
 8001c6e:	e1b8      	b.n	8001fe2 <change_password_number+0x47a>
	}
	
	// DELETE ALL characters
	if (e[7]) {
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d057      	beq.n	8001d26 <change_password_number+0x1be>
		// Clear all characters in current stage
		uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 8001c76:	4b57      	ldr	r3, [pc, #348]	@ (8001dd4 <change_password_number+0x26c>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d007      	beq.n	8001c8e <change_password_number+0x126>
 8001c7e:	4b55      	ldr	r3, [pc, #340]	@ (8001dd4 <change_password_number+0x26c>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <change_password_number+0x122>
 8001c86:	2350      	movs	r3, #80	@ 0x50
 8001c88:	e002      	b.n	8001c90 <change_password_number+0x128>
 8001c8a:	236e      	movs	r3, #110	@ 0x6e
 8001c8c:	e000      	b.n	8001c90 <change_password_number+0x128>
 8001c8e:	2332      	movs	r3, #50	@ 0x32
 8001c90:	827b      	strh	r3, [r7, #18]
		lcd_fill(140, y_pos, 240, y_pos + 20, BLACK);
 8001c92:	8a7b      	ldrh	r3, [r7, #18]
 8001c94:	3314      	adds	r3, #20
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	8a79      	ldrh	r1, [r7, #18]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	9200      	str	r2, [sp, #0]
 8001c9e:	22f0      	movs	r2, #240	@ 0xf0
 8001ca0:	208c      	movs	r0, #140	@ 0x8c
 8001ca2:	f000 fea1 	bl	80029e8 <lcd_fill>
		
		// Clear from array and reset index
		change_password_index = 0;
 8001ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd0 <change_password_number+0x268>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]
		if (change_stage == 0) {
 8001cac:	4b49      	ldr	r3, [pc, #292]	@ (8001dd4 <change_password_number+0x26c>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10e      	bne.n	8001cd2 <change_password_number+0x16a>
			for (int i = 0; i < 4; i++) old_password_input[i] = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cb8:	e007      	b.n	8001cca <change_password_number+0x162>
 8001cba:	4a47      	ldr	r2, [pc, #284]	@ (8001dd8 <change_password_number+0x270>)
 8001cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cbe:	4413      	add	r3, r2
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	701a      	strb	r2, [r3, #0]
 8001cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ccc:	2b03      	cmp	r3, #3
 8001cce:	ddf4      	ble.n	8001cba <change_password_number+0x152>
 8001cd0:	e024      	b.n	8001d1c <change_password_number+0x1b4>
		} else if (change_stage == 1) {
 8001cd2:	4b40      	ldr	r3, [pc, #256]	@ (8001dd4 <change_password_number+0x26c>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d10e      	bne.n	8001cf8 <change_password_number+0x190>
			for (int i = 0; i < 4; i++) new_password_input[i] = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	633b      	str	r3, [r7, #48]	@ 0x30
 8001cde:	e007      	b.n	8001cf0 <change_password_number+0x188>
 8001ce0:	4a3e      	ldr	r2, [pc, #248]	@ (8001ddc <change_password_number+0x274>)
 8001ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce4:	4413      	add	r3, r2
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
 8001cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cec:	3301      	adds	r3, #1
 8001cee:	633b      	str	r3, [r7, #48]	@ 0x30
 8001cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	ddf4      	ble.n	8001ce0 <change_password_number+0x178>
 8001cf6:	e011      	b.n	8001d1c <change_password_number+0x1b4>
		} else if (change_stage == 2) {
 8001cf8:	4b36      	ldr	r3, [pc, #216]	@ (8001dd4 <change_password_number+0x26c>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d10d      	bne.n	8001d1c <change_password_number+0x1b4>
			for (int i = 0; i < 4; i++) confirm_password_input[i] = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d04:	e007      	b.n	8001d16 <change_password_number+0x1ae>
 8001d06:	4a36      	ldr	r2, [pc, #216]	@ (8001de0 <change_password_number+0x278>)
 8001d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d0a:	4413      	add	r3, r2
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]
 8001d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d12:	3301      	adds	r3, #1
 8001d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d18:	2b03      	cmp	r3, #3
 8001d1a:	ddf4      	ble.n	8001d06 <change_password_number+0x19e>
		}
		setTimer(SYSTEM_TIMER, 100);
 8001d1c:	2164      	movs	r1, #100	@ 0x64
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f001 fc5c 	bl	80035dc <setTimer>
		return;
 8001d24:	e15d      	b.n	8001fe2 <change_password_number+0x47a>
	}
	
	// Get digit input
	int digit = get_digit_from_edges(e);
 8001d26:	463b      	mov	r3, r7
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fd59 	bl	80017e0 <get_digit_from_edges>
 8001d2e:	6178      	str	r0, [r7, #20]
	
	if (digit >= 0 && change_password_index < 4) {
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f2c0 814f 	blt.w	8001fd6 <change_password_number+0x46e>
 8001d38:	4b25      	ldr	r3, [pc, #148]	@ (8001dd0 <change_password_number+0x268>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b03      	cmp	r3, #3
 8001d3e:	f200 814a 	bhi.w	8001fd6 <change_password_number+0x46e>
		if (change_stage == 0) {
 8001d42:	4b24      	ldr	r3, [pc, #144]	@ (8001dd4 <change_password_number+0x26c>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d11d      	bne.n	8001d86 <change_password_number+0x21e>
			old_password_input[change_password_index] = (uint8_t)digit;
 8001d4a:	4b21      	ldr	r3, [pc, #132]	@ (8001dd0 <change_password_number+0x268>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	b2d9      	uxtb	r1, r3
 8001d54:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <change_password_number+0x270>)
 8001d56:	5499      	strb	r1, [r3, r2]
			lcd_show_int_num(140 + change_password_index * 20, 50, digit, 1, LIGHTBLUE, BLACK, 16);
 8001d58:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd0 <change_password_number+0x268>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	0092      	lsls	r2, r2, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	338c      	adds	r3, #140	@ 0x8c
 8001d68:	b298      	uxth	r0, r3
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	2310      	movs	r3, #16
 8001d70:	9302      	str	r3, [sp, #8]
 8001d72:	2300      	movs	r3, #0
 8001d74:	9301      	str	r3, [sp, #4]
 8001d76:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001d7a:	9300      	str	r3, [sp, #0]
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	2132      	movs	r1, #50	@ 0x32
 8001d80:	f000 ff6c 	bl	8002c5c <lcd_show_int_num>
 8001d84:	e04f      	b.n	8001e26 <change_password_number+0x2be>
		} else if (change_stage == 1) {
 8001d86:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <change_password_number+0x26c>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d12a      	bne.n	8001de4 <change_password_number+0x27c>
			new_password_input[change_password_index] = (uint8_t)digit;
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <change_password_number+0x268>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	b2d9      	uxtb	r1, r3
 8001d98:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <change_password_number+0x274>)
 8001d9a:	5499      	strb	r1, [r3, r2]
			lcd_show_int_num(140 + change_password_index * 20, 80, digit, 1, LIGHTBLUE, BLACK, 16);
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <change_password_number+0x268>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	0092      	lsls	r2, r2, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	338c      	adds	r3, #140	@ 0x8c
 8001dac:	b298      	uxth	r0, r3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	2310      	movs	r3, #16
 8001db4:	9302      	str	r3, [sp, #8]
 8001db6:	2300      	movs	r3, #0
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	2150      	movs	r1, #80	@ 0x50
 8001dc4:	f000 ff4a 	bl	8002c5c <lcd_show_int_num>
 8001dc8:	e02d      	b.n	8001e26 <change_password_number+0x2be>
 8001dca:	bf00      	nop
 8001dcc:	2000006e 	.word	0x2000006e
 8001dd0:	2000009c 	.word	0x2000009c
 8001dd4:	2000008c 	.word	0x2000008c
 8001dd8:	20000090 	.word	0x20000090
 8001ddc:	20000094 	.word	0x20000094
 8001de0:	20000098 	.word	0x20000098
		} else if (change_stage == 2) {
 8001de4:	4b80      	ldr	r3, [pc, #512]	@ (8001fe8 <change_password_number+0x480>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d11c      	bne.n	8001e26 <change_password_number+0x2be>
			confirm_password_input[change_password_index] = (uint8_t)digit;
 8001dec:	4b7f      	ldr	r3, [pc, #508]	@ (8001fec <change_password_number+0x484>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	b2d9      	uxtb	r1, r3
 8001df6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ff0 <change_password_number+0x488>)
 8001df8:	5499      	strb	r1, [r3, r2]
			lcd_show_int_num(140 + change_password_index * 20, 110, digit, 1, LIGHTBLUE, BLACK, 16);
 8001dfa:	4b7c      	ldr	r3, [pc, #496]	@ (8001fec <change_password_number+0x484>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	0092      	lsls	r2, r2, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	338c      	adds	r3, #140	@ 0x8c
 8001e0a:	b298      	uxth	r0, r3
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	2310      	movs	r3, #16
 8001e12:	9302      	str	r3, [sp, #8]
 8001e14:	2300      	movs	r3, #0
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8001e1c:	9300      	str	r3, [sp, #0]
 8001e1e:	2301      	movs	r3, #1
 8001e20:	216e      	movs	r1, #110	@ 0x6e
 8001e22:	f000 ff1b 	bl	8002c5c <lcd_show_int_num>
		}
		
		change_password_index++;
 8001e26:	4b71      	ldr	r3, [pc, #452]	@ (8001fec <change_password_number+0x484>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8001fec <change_password_number+0x484>)
 8001e30:	701a      	strb	r2, [r3, #0]
		
		if (change_password_index >= 4) {
 8001e32:	4b6e      	ldr	r3, [pc, #440]	@ (8001fec <change_password_number+0x484>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	f240 80cd 	bls.w	8001fd6 <change_password_number+0x46e>
			change_password_index = 0;
 8001e3c:	4b6b      	ldr	r3, [pc, #428]	@ (8001fec <change_password_number+0x484>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
			change_stage++;
 8001e42:	4b69      	ldr	r3, [pc, #420]	@ (8001fe8 <change_password_number+0x480>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	3301      	adds	r3, #1
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	4b67      	ldr	r3, [pc, #412]	@ (8001fe8 <change_password_number+0x480>)
 8001e4c:	701a      	strb	r2, [r3, #0]
			
			if (change_stage >= 3) {
 8001e4e:	4b66      	ldr	r3, [pc, #408]	@ (8001fe8 <change_password_number+0x480>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	f240 80bf 	bls.w	8001fd6 <change_password_number+0x46e>
				// Verify old password
				uint8_t old_correct = 1;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				for (int i = 0; i < 4; i++) {
 8001e5e:	2300      	movs	r3, #0
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e62:	e010      	b.n	8001e86 <change_password_number+0x31e>
					if (old_password_input[i] != correct_password[i]) {
 8001e64:	4a63      	ldr	r2, [pc, #396]	@ (8001ff4 <change_password_number+0x48c>)
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	4413      	add	r3, r2
 8001e6a:	781a      	ldrb	r2, [r3, #0]
 8001e6c:	4962      	ldr	r1, [pc, #392]	@ (8001ff8 <change_password_number+0x490>)
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	440b      	add	r3, r1
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d003      	beq.n	8001e80 <change_password_number+0x318>
						old_correct = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
						break;
 8001e7e:	e005      	b.n	8001e8c <change_password_number+0x324>
				for (int i = 0; i < 4; i++) {
 8001e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e82:	3301      	adds	r3, #1
 8001e84:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e88:	2b03      	cmp	r3, #3
 8001e8a:	ddeb      	ble.n	8001e64 <change_password_number+0x2fc>
					}
				}
				
				// Verify new password matches confirm
				uint8_t new_matches = 1;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				for (int i = 0; i < 4; i++) {
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	e010      	b.n	8001eba <change_password_number+0x352>
					if (new_password_input[i] != confirm_password_input[i]) {
 8001e98:	4a58      	ldr	r2, [pc, #352]	@ (8001ffc <change_password_number+0x494>)
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	781a      	ldrb	r2, [r3, #0]
 8001ea0:	4953      	ldr	r1, [pc, #332]	@ (8001ff0 <change_password_number+0x488>)
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	440b      	add	r3, r1
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d003      	beq.n	8001eb4 <change_password_number+0x34c>
						new_matches = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
						break;
 8001eb2:	e005      	b.n	8001ec0 <change_password_number+0x358>
				for (int i = 0; i < 4; i++) {
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	ddeb      	ble.n	8001e98 <change_password_number+0x330>
					}
				}
				
				if (old_correct && new_matches) {
 8001ec0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d036      	beq.n	8001f36 <change_password_number+0x3ce>
 8001ec8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d032      	beq.n	8001f36 <change_password_number+0x3ce>
					// Save new password - SUCCESS
					for (int i = 0; i < 4; i++) {
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61bb      	str	r3, [r7, #24]
 8001ed4:	e00b      	b.n	8001eee <change_password_number+0x386>
						correct_password[i] = new_password_input[i];
 8001ed6:	4a49      	ldr	r2, [pc, #292]	@ (8001ffc <change_password_number+0x494>)
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	4413      	add	r3, r2
 8001edc:	7819      	ldrb	r1, [r3, #0]
 8001ede:	4a46      	ldr	r2, [pc, #280]	@ (8001ff8 <change_password_number+0x490>)
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	460a      	mov	r2, r1
 8001ee6:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 4; i++) {
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	3301      	adds	r3, #1
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	ddf0      	ble.n	8001ed6 <change_password_number+0x36e>
					}
					lcd_fill(0, 140, 240, 20, BLACK);
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	2314      	movs	r3, #20
 8001efa:	22f0      	movs	r2, #240	@ 0xf0
 8001efc:	218c      	movs	r1, #140	@ 0x8c
 8001efe:	2000      	movs	r0, #0
 8001f00:	f000 fd72 	bl	80029e8 <lcd_fill>
					lcd_show_string_center(0, 140, "PASSWORD CHANGED!", GREEN, BLACK, 16, 0);
 8001f04:	2300      	movs	r3, #0
 8001f06:	9302      	str	r3, [sp, #8]
 8001f08:	2310      	movs	r3, #16
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001f14:	4a3a      	ldr	r2, [pc, #232]	@ (8002000 <change_password_number+0x498>)
 8001f16:	218c      	movs	r1, #140	@ 0x8c
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f001 f95b 	bl	80031d4 <lcd_show_string_center>
					change_password_wrong_count = 0; // Reset counter on success
 8001f1e:	4b39      	ldr	r3, [pc, #228]	@ (8002004 <change_password_number+0x49c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
					setTimer(SYSTEM_TIMER, 2000);
 8001f24:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f001 fb57 	bl	80035dc <setTimer>
					electronic_lock_state = LOCK_DOOR;
 8001f2e:	4b36      	ldr	r3, [pc, #216]	@ (8002008 <change_password_number+0x4a0>)
 8001f30:	2209      	movs	r2, #9
 8001f32:	701a      	strb	r2, [r3, #0]
					// Reset change password form and try again
					setTimer(SYSTEM_TIMER, 1500);
					electronic_lock_state = PASSWORD_INCORRECT; // Reset change password
				}
				
				return;
 8001f34:	e055      	b.n	8001fe2 <change_password_number+0x47a>
					lcd_fill(0, 140, 240, 20, BLACK);
 8001f36:	2300      	movs	r3, #0
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	2314      	movs	r3, #20
 8001f3c:	22f0      	movs	r2, #240	@ 0xf0
 8001f3e:	218c      	movs	r1, #140	@ 0x8c
 8001f40:	2000      	movs	r0, #0
 8001f42:	f000 fd51 	bl	80029e8 <lcd_fill>
					if (!old_correct) {
 8001f46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d12d      	bne.n	8001faa <change_password_number+0x442>
						change_password_wrong_count++; // Increase wrong counter
 8001f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002004 <change_password_number+0x49c>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	3301      	adds	r3, #1
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4b2b      	ldr	r3, [pc, #172]	@ (8002004 <change_password_number+0x49c>)
 8001f58:	701a      	strb	r2, [r3, #0]
						if (change_password_wrong_count >= 3) {
 8001f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002004 <change_password_number+0x49c>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d915      	bls.n	8001f8e <change_password_number+0x426>
							lcd_show_string_center(0, 140, "TOO MANY ATTEMPTS!", RED, BLACK, 16, 0);
 8001f62:	2300      	movs	r3, #0
 8001f64:	9302      	str	r3, [sp, #8]
 8001f66:	2310      	movs	r3, #16
 8001f68:	9301      	str	r3, [sp, #4]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001f72:	4a26      	ldr	r2, [pc, #152]	@ (800200c <change_password_number+0x4a4>)
 8001f74:	218c      	movs	r1, #140	@ 0x8c
 8001f76:	2000      	movs	r0, #0
 8001f78:	f001 f92c 	bl	80031d4 <lcd_show_string_center>
							setTimer(SYSTEM_TIMER, 1500);
 8001f7c:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8001f80:	2000      	movs	r0, #0
 8001f82:	f001 fb2b 	bl	80035dc <setTimer>
							electronic_lock_state = PASSWORD_INCORRECT; // Trigger lockout
 8001f86:	4b20      	ldr	r3, [pc, #128]	@ (8002008 <change_password_number+0x4a0>)
 8001f88:	220a      	movs	r2, #10
 8001f8a:	701a      	strb	r2, [r3, #0]
							return;
 8001f8c:	e029      	b.n	8001fe2 <change_password_number+0x47a>
							lcd_show_string_center(0, 140, "OLD PASSWORD WRONG!", RED, BLACK, 16, 0);
 8001f8e:	2300      	movs	r3, #0
 8001f90:	9302      	str	r3, [sp, #8]
 8001f92:	2310      	movs	r3, #16
 8001f94:	9301      	str	r3, [sp, #4]
 8001f96:	2300      	movs	r3, #0
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001f9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002010 <change_password_number+0x4a8>)
 8001fa0:	218c      	movs	r1, #140	@ 0x8c
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f001 f916 	bl	80031d4 <lcd_show_string_center>
 8001fa8:	e00c      	b.n	8001fc4 <change_password_number+0x45c>
						lcd_show_string_center(0, 140, "PASSWORDS DON'T MATCH!", RED, BLACK, 16, 0);
 8001faa:	2300      	movs	r3, #0
 8001fac:	9302      	str	r3, [sp, #8]
 8001fae:	2310      	movs	r3, #16
 8001fb0:	9301      	str	r3, [sp, #4]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fba:	4a16      	ldr	r2, [pc, #88]	@ (8002014 <change_password_number+0x4ac>)
 8001fbc:	218c      	movs	r1, #140	@ 0x8c
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f001 f908 	bl	80031d4 <lcd_show_string_center>
					setTimer(SYSTEM_TIMER, 1500);
 8001fc4:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f001 fb07 	bl	80035dc <setTimer>
					electronic_lock_state = PASSWORD_INCORRECT; // Reset change password
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <change_password_number+0x4a0>)
 8001fd0:	220a      	movs	r2, #10
 8001fd2:	701a      	strb	r2, [r3, #0]
				return;
 8001fd4:	e005      	b.n	8001fe2 <change_password_number+0x47a>
			}
		}
	}
	
	setTimer(SYSTEM_TIMER, 100);
 8001fd6:	2164      	movs	r1, #100	@ 0x64
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f001 faff 	bl	80035dc <setTimer>
 8001fde:	e000      	b.n	8001fe2 <change_password_number+0x47a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001fe0:	bf00      	nop
}
 8001fe2:	373c      	adds	r7, #60	@ 0x3c
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd90      	pop	{r4, r7, pc}
 8001fe8:	2000008c 	.word	0x2000008c
 8001fec:	2000009c 	.word	0x2000009c
 8001ff0:	20000098 	.word	0x20000098
 8001ff4:	20000090 	.word	0x20000090
 8001ff8:	20000004 	.word	0x20000004
 8001ffc:	20000094 	.word	0x20000094
 8002000:	08006bfc 	.word	0x08006bfc
 8002004:	2000009d 	.word	0x2000009d
 8002008:	2000006e 	.word	0x2000006e
 800200c:	08006c10 	.word	0x08006c10
 8002010:	08006c24 	.word	0x08006c24
 8002014:	08006c38 	.word	0x08006c38

08002018 <change_password_character>:

void change_password_character() {
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b095      	sub	sp, #84	@ 0x54
 800201c:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800201e:	2000      	movs	r0, #0
 8002020:	f001 faf8 	bl	8003614 <isTimerExpired>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 8254 	beq.w	80024d4 <change_password_character+0x4bc>
	
	uint8_t e[16];
	read_edges(e);
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	4618      	mov	r0, r3
 8002030:	f7fe fbb2 	bl	8000798 <read_edges>
	
	if (e[14]) {
 8002034:	7cbb      	ldrb	r3, [r7, #18]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00b      	beq.n	8002052 <change_password_character+0x3a>
		reset_inputs();
 800203a:	f7fe fb8d 	bl	8000758 <reset_inputs>
		init_idle();
 800203e:	f7fe fc05 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8002042:	4b8f      	ldr	r3, [pc, #572]	@ (8002280 <change_password_character+0x268>)
 8002044:	2201      	movs	r2, #1
 8002046:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8002048:	2164      	movs	r1, #100	@ 0x64
 800204a:	2000      	movs	r0, #0
 800204c:	f001 fac6 	bl	80035dc <setTimer>
		return;
 8002050:	e241      	b.n	80024d6 <change_password_character+0x4be>
	}
	
	// Toggle back to number mode
	if (e[12]) {
 8002052:	7c3b      	ldrb	r3, [r7, #16]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d009      	beq.n	800206c <change_password_character+0x54>
		init_change_password_number();
 8002058:	f7ff fd2e 	bl	8001ab8 <init_change_password_number>
		electronic_lock_state = CHANGE_PASSWORD_NUMBER;
 800205c:	4b88      	ldr	r3, [pc, #544]	@ (8002280 <change_password_character+0x268>)
 800205e:	220b      	movs	r2, #11
 8002060:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8002062:	2164      	movs	r1, #100	@ 0x64
 8002064:	2000      	movs	r0, #0
 8002066:	f001 fab9 	bl	80035dc <setTimer>
		return;
 800206a:	e234      	b.n	80024d6 <change_password_character+0x4be>
	}
	
	// DELETE one character
	if (e[3]) {
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d056      	beq.n	8002120 <change_password_character+0x108>
		if (change_password_index > 0) {
 8002072:	4b84      	ldr	r3, [pc, #528]	@ (8002284 <change_password_character+0x26c>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d04d      	beq.n	8002116 <change_password_character+0xfe>
			change_password_index--;
 800207a:	4b82      	ldr	r3, [pc, #520]	@ (8002284 <change_password_character+0x26c>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	3b01      	subs	r3, #1
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b80      	ldr	r3, [pc, #512]	@ (8002284 <change_password_character+0x26c>)
 8002084:	701a      	strb	r2, [r3, #0]
			// Clear the last character
			uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 8002086:	4b80      	ldr	r3, [pc, #512]	@ (8002288 <change_password_character+0x270>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d007      	beq.n	800209e <change_password_character+0x86>
 800208e:	4b7e      	ldr	r3, [pc, #504]	@ (8002288 <change_password_character+0x270>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d101      	bne.n	800209a <change_password_character+0x82>
 8002096:	2350      	movs	r3, #80	@ 0x50
 8002098:	e002      	b.n	80020a0 <change_password_character+0x88>
 800209a:	236e      	movs	r3, #110	@ 0x6e
 800209c:	e000      	b.n	80020a0 <change_password_character+0x88>
 800209e:	2332      	movs	r3, #50	@ 0x32
 80020a0:	82fb      	strh	r3, [r7, #22]
			lcd_fill(140 + change_password_index * 20, y_pos, 140 + change_password_index * 20 + 16, y_pos + 16, BLACK);
 80020a2:	4b78      	ldr	r3, [pc, #480]	@ (8002284 <change_password_character+0x26c>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	461a      	mov	r2, r3
 80020a8:	0092      	lsls	r2, r2, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	338c      	adds	r3, #140	@ 0x8c
 80020b2:	b298      	uxth	r0, r3
 80020b4:	4b73      	ldr	r3, [pc, #460]	@ (8002284 <change_password_character+0x26c>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	0092      	lsls	r2, r2, #2
 80020bc:	4413      	add	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	339c      	adds	r3, #156	@ 0x9c
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	8afb      	ldrh	r3, [r7, #22]
 80020c8:	3310      	adds	r3, #16
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	8af9      	ldrh	r1, [r7, #22]
 80020ce:	2400      	movs	r4, #0
 80020d0:	9400      	str	r4, [sp, #0]
 80020d2:	f000 fc89 	bl	80029e8 <lcd_fill>

			// Clear from array
			if (change_stage == 0) {
 80020d6:	4b6c      	ldr	r3, [pc, #432]	@ (8002288 <change_password_character+0x270>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d106      	bne.n	80020ec <change_password_character+0xd4>
				old_password_input[change_password_index] = 0;
 80020de:	4b69      	ldr	r3, [pc, #420]	@ (8002284 <change_password_character+0x26c>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	4b69      	ldr	r3, [pc, #420]	@ (800228c <change_password_character+0x274>)
 80020e6:	2100      	movs	r1, #0
 80020e8:	5499      	strb	r1, [r3, r2]
 80020ea:	e014      	b.n	8002116 <change_password_character+0xfe>
			} else if (change_stage == 1) {
 80020ec:	4b66      	ldr	r3, [pc, #408]	@ (8002288 <change_password_character+0x270>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d106      	bne.n	8002102 <change_password_character+0xea>
				new_password_input[change_password_index] = 0;
 80020f4:	4b63      	ldr	r3, [pc, #396]	@ (8002284 <change_password_character+0x26c>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b65      	ldr	r3, [pc, #404]	@ (8002290 <change_password_character+0x278>)
 80020fc:	2100      	movs	r1, #0
 80020fe:	5499      	strb	r1, [r3, r2]
 8002100:	e009      	b.n	8002116 <change_password_character+0xfe>
			} else if (change_stage == 2) {
 8002102:	4b61      	ldr	r3, [pc, #388]	@ (8002288 <change_password_character+0x270>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d105      	bne.n	8002116 <change_password_character+0xfe>
				confirm_password_input[change_password_index] = 0;
 800210a:	4b5e      	ldr	r3, [pc, #376]	@ (8002284 <change_password_character+0x26c>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	4b60      	ldr	r3, [pc, #384]	@ (8002294 <change_password_character+0x27c>)
 8002112:	2100      	movs	r1, #0
 8002114:	5499      	strb	r1, [r3, r2]
			}
		}
		setTimer(SYSTEM_TIMER, 100);
 8002116:	2164      	movs	r1, #100	@ 0x64
 8002118:	2000      	movs	r0, #0
 800211a:	f001 fa5f 	bl	80035dc <setTimer>
		return;
 800211e:	e1da      	b.n	80024d6 <change_password_character+0x4be>
	}
	
	// DELETE ALL characters
	if (e[7]) {
 8002120:	7afb      	ldrb	r3, [r7, #11]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d057      	beq.n	80021d6 <change_password_character+0x1be>
		// Clear all characters in current stage
		uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 8002126:	4b58      	ldr	r3, [pc, #352]	@ (8002288 <change_password_character+0x270>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d007      	beq.n	800213e <change_password_character+0x126>
 800212e:	4b56      	ldr	r3, [pc, #344]	@ (8002288 <change_password_character+0x270>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d101      	bne.n	800213a <change_password_character+0x122>
 8002136:	2350      	movs	r3, #80	@ 0x50
 8002138:	e002      	b.n	8002140 <change_password_character+0x128>
 800213a:	236e      	movs	r3, #110	@ 0x6e
 800213c:	e000      	b.n	8002140 <change_password_character+0x128>
 800213e:	2332      	movs	r3, #50	@ 0x32
 8002140:	833b      	strh	r3, [r7, #24]
		lcd_fill(140, y_pos, 240, y_pos + 20, BLACK);
 8002142:	8b3b      	ldrh	r3, [r7, #24]
 8002144:	3314      	adds	r3, #20
 8002146:	b29b      	uxth	r3, r3
 8002148:	8b39      	ldrh	r1, [r7, #24]
 800214a:	2200      	movs	r2, #0
 800214c:	9200      	str	r2, [sp, #0]
 800214e:	22f0      	movs	r2, #240	@ 0xf0
 8002150:	208c      	movs	r0, #140	@ 0x8c
 8002152:	f000 fc49 	bl	80029e8 <lcd_fill>

		// Clear from array and reset index
		change_password_index = 0;
 8002156:	4b4b      	ldr	r3, [pc, #300]	@ (8002284 <change_password_character+0x26c>)
 8002158:	2200      	movs	r2, #0
 800215a:	701a      	strb	r2, [r3, #0]
		if (change_stage == 0) {
 800215c:	4b4a      	ldr	r3, [pc, #296]	@ (8002288 <change_password_character+0x270>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10e      	bne.n	8002182 <change_password_character+0x16a>
			for (int i = 0; i < 4; i++) old_password_input[i] = 0;
 8002164:	2300      	movs	r3, #0
 8002166:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002168:	e007      	b.n	800217a <change_password_character+0x162>
 800216a:	4a48      	ldr	r2, [pc, #288]	@ (800228c <change_password_character+0x274>)
 800216c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800216e:	4413      	add	r3, r2
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
 8002174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002176:	3301      	adds	r3, #1
 8002178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800217a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800217c:	2b03      	cmp	r3, #3
 800217e:	ddf4      	ble.n	800216a <change_password_character+0x152>
 8002180:	e024      	b.n	80021cc <change_password_character+0x1b4>
		} else if (change_stage == 1) {
 8002182:	4b41      	ldr	r3, [pc, #260]	@ (8002288 <change_password_character+0x270>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d10e      	bne.n	80021a8 <change_password_character+0x190>
			for (int i = 0; i < 4; i++) new_password_input[i] = 0;
 800218a:	2300      	movs	r3, #0
 800218c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800218e:	e007      	b.n	80021a0 <change_password_character+0x188>
 8002190:	4a3f      	ldr	r2, [pc, #252]	@ (8002290 <change_password_character+0x278>)
 8002192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002194:	4413      	add	r3, r2
 8002196:	2200      	movs	r2, #0
 8002198:	701a      	strb	r2, [r3, #0]
 800219a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800219c:	3301      	adds	r3, #1
 800219e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80021a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021a2:	2b03      	cmp	r3, #3
 80021a4:	ddf4      	ble.n	8002190 <change_password_character+0x178>
 80021a6:	e011      	b.n	80021cc <change_password_character+0x1b4>
		} else if (change_stage == 2) {
 80021a8:	4b37      	ldr	r3, [pc, #220]	@ (8002288 <change_password_character+0x270>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d10d      	bne.n	80021cc <change_password_character+0x1b4>
			for (int i = 0; i < 4; i++) confirm_password_input[i] = 0;
 80021b0:	2300      	movs	r3, #0
 80021b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80021b4:	e007      	b.n	80021c6 <change_password_character+0x1ae>
 80021b6:	4a37      	ldr	r2, [pc, #220]	@ (8002294 <change_password_character+0x27c>)
 80021b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ba:	4413      	add	r3, r2
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
 80021c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c2:	3301      	adds	r3, #1
 80021c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80021c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	ddf4      	ble.n	80021b6 <change_password_character+0x19e>
		}
		setTimer(SYSTEM_TIMER, 100);
 80021cc:	2164      	movs	r1, #100	@ 0x64
 80021ce:	2000      	movs	r0, #0
 80021d0:	f001 fa04 	bl	80035dc <setTimer>
		return;
 80021d4:	e17f      	b.n	80024d6 <change_password_character+0x4be>
	}
	
	// Get character input (A-F)
	int character = -1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	633b      	str	r3, [r7, #48]	@ 0x30
	if (e[0]) character = 10; // A
 80021dc:	793b      	ldrb	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d002      	beq.n	80021e8 <change_password_character+0x1d0>
 80021e2:	230a      	movs	r3, #10
 80021e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80021e6:	e01c      	b.n	8002222 <change_password_character+0x20a>
	else if (e[1]) character = 11; // B
 80021e8:	797b      	ldrb	r3, [r7, #5]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <change_password_character+0x1dc>
 80021ee:	230b      	movs	r3, #11
 80021f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80021f2:	e016      	b.n	8002222 <change_password_character+0x20a>
	else if (e[2]) character = 12; // C
 80021f4:	79bb      	ldrb	r3, [r7, #6]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d002      	beq.n	8002200 <change_password_character+0x1e8>
 80021fa:	230c      	movs	r3, #12
 80021fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80021fe:	e010      	b.n	8002222 <change_password_character+0x20a>
	else if (e[4]) character = 13; // D
 8002200:	7a3b      	ldrb	r3, [r7, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <change_password_character+0x1f4>
 8002206:	230d      	movs	r3, #13
 8002208:	633b      	str	r3, [r7, #48]	@ 0x30
 800220a:	e00a      	b.n	8002222 <change_password_character+0x20a>
	else if (e[5]) character = 14; // E
 800220c:	7a7b      	ldrb	r3, [r7, #9]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d002      	beq.n	8002218 <change_password_character+0x200>
 8002212:	230e      	movs	r3, #14
 8002214:	633b      	str	r3, [r7, #48]	@ 0x30
 8002216:	e004      	b.n	8002222 <change_password_character+0x20a>
	else if (e[6]) character = 15; // F
 8002218:	7abb      	ldrb	r3, [r7, #10]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <change_password_character+0x20a>
 800221e:	230f      	movs	r3, #15
 8002220:	633b      	str	r3, [r7, #48]	@ 0x30
	
	if (character >= 0 && change_password_index < 4) {
 8002222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002224:	2b00      	cmp	r3, #0
 8002226:	f2c0 8150 	blt.w	80024ca <change_password_character+0x4b2>
 800222a:	4b16      	ldr	r3, [pc, #88]	@ (8002284 <change_password_character+0x26c>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b03      	cmp	r3, #3
 8002230:	f200 814b 	bhi.w	80024ca <change_password_character+0x4b2>
		char display_char = 'A' + (character - 10);
 8002234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002236:	b2db      	uxtb	r3, r3
 8002238:	3337      	adds	r3, #55	@ 0x37
 800223a:	76fb      	strb	r3, [r7, #27]
		
		if (change_stage == 0) {
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <change_password_character+0x270>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d129      	bne.n	8002298 <change_password_character+0x280>
			old_password_input[change_password_index] = (uint8_t)character;
 8002244:	4b0f      	ldr	r3, [pc, #60]	@ (8002284 <change_password_character+0x26c>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	461a      	mov	r2, r3
 800224a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800224c:	b2d9      	uxtb	r1, r3
 800224e:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <change_password_character+0x274>)
 8002250:	5499      	strb	r1, [r3, r2]
			lcd_show_char(140 + change_password_index * 20, 50, display_char, LIGHTBLUE, BLACK, 16, 0);
 8002252:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <change_password_character+0x26c>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	0092      	lsls	r2, r2, #2
 800225a:	4413      	add	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	b29b      	uxth	r3, r3
 8002260:	338c      	adds	r3, #140	@ 0x8c
 8002262:	b298      	uxth	r0, r3
 8002264:	7efa      	ldrb	r2, [r7, #27]
 8002266:	2300      	movs	r3, #0
 8002268:	9302      	str	r3, [sp, #8]
 800226a:	2310      	movs	r3, #16
 800226c:	9301      	str	r3, [sp, #4]
 800226e:	2300      	movs	r3, #0
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002276:	2132      	movs	r1, #50	@ 0x32
 8002278:	f000 fc04 	bl	8002a84 <lcd_show_char>
 800227c:	e04d      	b.n	800231a <change_password_character+0x302>
 800227e:	bf00      	nop
 8002280:	2000006e 	.word	0x2000006e
 8002284:	2000009c 	.word	0x2000009c
 8002288:	2000008c 	.word	0x2000008c
 800228c:	20000090 	.word	0x20000090
 8002290:	20000094 	.word	0x20000094
 8002294:	20000098 	.word	0x20000098
		} else if (change_stage == 1) {
 8002298:	4b90      	ldr	r3, [pc, #576]	@ (80024dc <change_password_character+0x4c4>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b01      	cmp	r3, #1
 800229e:	d11c      	bne.n	80022da <change_password_character+0x2c2>
			new_password_input[change_password_index] = (uint8_t)character;
 80022a0:	4b8f      	ldr	r3, [pc, #572]	@ (80024e0 <change_password_character+0x4c8>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	461a      	mov	r2, r3
 80022a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a8:	b2d9      	uxtb	r1, r3
 80022aa:	4b8e      	ldr	r3, [pc, #568]	@ (80024e4 <change_password_character+0x4cc>)
 80022ac:	5499      	strb	r1, [r3, r2]
			lcd_show_char(140 + change_password_index * 20, 80, display_char, LIGHTBLUE, BLACK, 16, 0);
 80022ae:	4b8c      	ldr	r3, [pc, #560]	@ (80024e0 <change_password_character+0x4c8>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	461a      	mov	r2, r3
 80022b4:	0092      	lsls	r2, r2, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	338c      	adds	r3, #140	@ 0x8c
 80022be:	b298      	uxth	r0, r3
 80022c0:	7efa      	ldrb	r2, [r7, #27]
 80022c2:	2300      	movs	r3, #0
 80022c4:	9302      	str	r3, [sp, #8]
 80022c6:	2310      	movs	r3, #16
 80022c8:	9301      	str	r3, [sp, #4]
 80022ca:	2300      	movs	r3, #0
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80022d2:	2150      	movs	r1, #80	@ 0x50
 80022d4:	f000 fbd6 	bl	8002a84 <lcd_show_char>
 80022d8:	e01f      	b.n	800231a <change_password_character+0x302>
		} else if (change_stage == 2) {
 80022da:	4b80      	ldr	r3, [pc, #512]	@ (80024dc <change_password_character+0x4c4>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d11b      	bne.n	800231a <change_password_character+0x302>
			confirm_password_input[change_password_index] = (uint8_t)character;
 80022e2:	4b7f      	ldr	r3, [pc, #508]	@ (80024e0 <change_password_character+0x4c8>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	461a      	mov	r2, r3
 80022e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ea:	b2d9      	uxtb	r1, r3
 80022ec:	4b7e      	ldr	r3, [pc, #504]	@ (80024e8 <change_password_character+0x4d0>)
 80022ee:	5499      	strb	r1, [r3, r2]
			lcd_show_char(140 + change_password_index * 20, 110, display_char, LIGHTBLUE, BLACK, 16, 0);
 80022f0:	4b7b      	ldr	r3, [pc, #492]	@ (80024e0 <change_password_character+0x4c8>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	0092      	lsls	r2, r2, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	338c      	adds	r3, #140	@ 0x8c
 8002300:	b298      	uxth	r0, r3
 8002302:	7efa      	ldrb	r2, [r7, #27]
 8002304:	2300      	movs	r3, #0
 8002306:	9302      	str	r3, [sp, #8]
 8002308:	2310      	movs	r3, #16
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	2300      	movs	r3, #0
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8002314:	216e      	movs	r1, #110	@ 0x6e
 8002316:	f000 fbb5 	bl	8002a84 <lcd_show_char>
		}
		
		change_password_index++;
 800231a:	4b71      	ldr	r3, [pc, #452]	@ (80024e0 <change_password_character+0x4c8>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4b6f      	ldr	r3, [pc, #444]	@ (80024e0 <change_password_character+0x4c8>)
 8002324:	701a      	strb	r2, [r3, #0]
		
		if (change_password_index >= 4) {
 8002326:	4b6e      	ldr	r3, [pc, #440]	@ (80024e0 <change_password_character+0x4c8>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b03      	cmp	r3, #3
 800232c:	f240 80cd 	bls.w	80024ca <change_password_character+0x4b2>
			change_password_index = 0;
 8002330:	4b6b      	ldr	r3, [pc, #428]	@ (80024e0 <change_password_character+0x4c8>)
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
			change_stage++;
 8002336:	4b69      	ldr	r3, [pc, #420]	@ (80024dc <change_password_character+0x4c4>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	3301      	adds	r3, #1
 800233c:	b2da      	uxtb	r2, r3
 800233e:	4b67      	ldr	r3, [pc, #412]	@ (80024dc <change_password_character+0x4c4>)
 8002340:	701a      	strb	r2, [r3, #0]
			
			if (change_stage >= 3) {
 8002342:	4b66      	ldr	r3, [pc, #408]	@ (80024dc <change_password_character+0x4c4>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	2b02      	cmp	r3, #2
 8002348:	f240 80bf 	bls.w	80024ca <change_password_character+0x4b2>
				// Verify old password
				uint8_t old_correct = 1;
 800234c:	2301      	movs	r3, #1
 800234e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				for (int i = 0; i < 4; i++) {
 8002352:	2300      	movs	r3, #0
 8002354:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002356:	e010      	b.n	800237a <change_password_character+0x362>
					if (old_password_input[i] != correct_password[i]) {
 8002358:	4a64      	ldr	r2, [pc, #400]	@ (80024ec <change_password_character+0x4d4>)
 800235a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235c:	4413      	add	r3, r2
 800235e:	781a      	ldrb	r2, [r3, #0]
 8002360:	4963      	ldr	r1, [pc, #396]	@ (80024f0 <change_password_character+0x4d8>)
 8002362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002364:	440b      	add	r3, r1
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	429a      	cmp	r2, r3
 800236a:	d003      	beq.n	8002374 <change_password_character+0x35c>
						old_correct = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						break;
 8002372:	e005      	b.n	8002380 <change_password_character+0x368>
				for (int i = 0; i < 4; i++) {
 8002374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002376:	3301      	adds	r3, #1
 8002378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800237a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237c:	2b03      	cmp	r3, #3
 800237e:	ddeb      	ble.n	8002358 <change_password_character+0x340>
					}
				}
				
				// Verify new password matches confirm
				uint8_t new_matches = 1;
 8002380:	2301      	movs	r3, #1
 8002382:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				for (int i = 0; i < 4; i++) {
 8002386:	2300      	movs	r3, #0
 8002388:	623b      	str	r3, [r7, #32]
 800238a:	e010      	b.n	80023ae <change_password_character+0x396>
					if (new_password_input[i] != confirm_password_input[i]) {
 800238c:	4a55      	ldr	r2, [pc, #340]	@ (80024e4 <change_password_character+0x4cc>)
 800238e:	6a3b      	ldr	r3, [r7, #32]
 8002390:	4413      	add	r3, r2
 8002392:	781a      	ldrb	r2, [r3, #0]
 8002394:	4954      	ldr	r1, [pc, #336]	@ (80024e8 <change_password_character+0x4d0>)
 8002396:	6a3b      	ldr	r3, [r7, #32]
 8002398:	440b      	add	r3, r1
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d003      	beq.n	80023a8 <change_password_character+0x390>
						new_matches = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						break;
 80023a6:	e005      	b.n	80023b4 <change_password_character+0x39c>
				for (int i = 0; i < 4; i++) {
 80023a8:	6a3b      	ldr	r3, [r7, #32]
 80023aa:	3301      	adds	r3, #1
 80023ac:	623b      	str	r3, [r7, #32]
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	2b03      	cmp	r3, #3
 80023b2:	ddeb      	ble.n	800238c <change_password_character+0x374>
					}
				}
				
				if (old_correct && new_matches) {
 80023b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d036      	beq.n	800242a <change_password_character+0x412>
 80023bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d032      	beq.n	800242a <change_password_character+0x412>
					// Save new password - SUCCESS
					for (int i = 0; i < 4; i++) {
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
 80023c8:	e00b      	b.n	80023e2 <change_password_character+0x3ca>
						correct_password[i] = new_password_input[i];
 80023ca:	4a46      	ldr	r2, [pc, #280]	@ (80024e4 <change_password_character+0x4cc>)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	4413      	add	r3, r2
 80023d0:	7819      	ldrb	r1, [r3, #0]
 80023d2:	4a47      	ldr	r2, [pc, #284]	@ (80024f0 <change_password_character+0x4d8>)
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	4413      	add	r3, r2
 80023d8:	460a      	mov	r2, r1
 80023da:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 4; i++) {
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	3301      	adds	r3, #1
 80023e0:	61fb      	str	r3, [r7, #28]
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	ddf0      	ble.n	80023ca <change_password_character+0x3b2>
					}
					lcd_fill(0, 140, 240, 20, BLACK);
 80023e8:	2300      	movs	r3, #0
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	2314      	movs	r3, #20
 80023ee:	22f0      	movs	r2, #240	@ 0xf0
 80023f0:	218c      	movs	r1, #140	@ 0x8c
 80023f2:	2000      	movs	r0, #0
 80023f4:	f000 faf8 	bl	80029e8 <lcd_fill>
					lcd_show_string_center(0, 140, "PASSWORD CHANGED!", GREEN, BLACK, 16, 0);
 80023f8:	2300      	movs	r3, #0
 80023fa:	9302      	str	r3, [sp, #8]
 80023fc:	2310      	movs	r3, #16
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	2300      	movs	r3, #0
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002408:	4a3a      	ldr	r2, [pc, #232]	@ (80024f4 <change_password_character+0x4dc>)
 800240a:	218c      	movs	r1, #140	@ 0x8c
 800240c:	2000      	movs	r0, #0
 800240e:	f000 fee1 	bl	80031d4 <lcd_show_string_center>
					change_password_wrong_count = 0; // Reset counter on success
 8002412:	4b39      	ldr	r3, [pc, #228]	@ (80024f8 <change_password_character+0x4e0>)
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
					setTimer(SYSTEM_TIMER, 2000);
 8002418:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800241c:	2000      	movs	r0, #0
 800241e:	f001 f8dd 	bl	80035dc <setTimer>
					electronic_lock_state = LOCK_DOOR;
 8002422:	4b36      	ldr	r3, [pc, #216]	@ (80024fc <change_password_character+0x4e4>)
 8002424:	2209      	movs	r2, #9
 8002426:	701a      	strb	r2, [r3, #0]
					// Reset change password form and try again
					setTimer(SYSTEM_TIMER, 1500);
					electronic_lock_state = PASSWORD_INCORRECT;
				}
				
				return;
 8002428:	e055      	b.n	80024d6 <change_password_character+0x4be>
					lcd_fill(0, 140, 240, 20, BLACK);
 800242a:	2300      	movs	r3, #0
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2314      	movs	r3, #20
 8002430:	22f0      	movs	r2, #240	@ 0xf0
 8002432:	218c      	movs	r1, #140	@ 0x8c
 8002434:	2000      	movs	r0, #0
 8002436:	f000 fad7 	bl	80029e8 <lcd_fill>
					if (!old_correct) {
 800243a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800243e:	2b00      	cmp	r3, #0
 8002440:	d12d      	bne.n	800249e <change_password_character+0x486>
						change_password_wrong_count++; // Increment wrong counter
 8002442:	4b2d      	ldr	r3, [pc, #180]	@ (80024f8 <change_password_character+0x4e0>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	3301      	adds	r3, #1
 8002448:	b2da      	uxtb	r2, r3
 800244a:	4b2b      	ldr	r3, [pc, #172]	@ (80024f8 <change_password_character+0x4e0>)
 800244c:	701a      	strb	r2, [r3, #0]
						if (change_password_wrong_count >= 3) {
 800244e:	4b2a      	ldr	r3, [pc, #168]	@ (80024f8 <change_password_character+0x4e0>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b02      	cmp	r3, #2
 8002454:	d915      	bls.n	8002482 <change_password_character+0x46a>
							lcd_show_string_center(0, 140, "TOO MANY ATTEMPTS!", RED, BLACK, 16, 0);
 8002456:	2300      	movs	r3, #0
 8002458:	9302      	str	r3, [sp, #8]
 800245a:	2310      	movs	r3, #16
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	2300      	movs	r3, #0
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002466:	4a26      	ldr	r2, [pc, #152]	@ (8002500 <change_password_character+0x4e8>)
 8002468:	218c      	movs	r1, #140	@ 0x8c
 800246a:	2000      	movs	r0, #0
 800246c:	f000 feb2 	bl	80031d4 <lcd_show_string_center>
							setTimer(SYSTEM_TIMER, 1500);
 8002470:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8002474:	2000      	movs	r0, #0
 8002476:	f001 f8b1 	bl	80035dc <setTimer>
							electronic_lock_state = PASSWORD_INCORRECT; // Trigger lockout
 800247a:	4b20      	ldr	r3, [pc, #128]	@ (80024fc <change_password_character+0x4e4>)
 800247c:	220a      	movs	r2, #10
 800247e:	701a      	strb	r2, [r3, #0]
							return;
 8002480:	e029      	b.n	80024d6 <change_password_character+0x4be>
							lcd_show_string_center(0, 140, "OLD PASSWORD WRONG!", RED, BLACK, 16, 0);
 8002482:	2300      	movs	r3, #0
 8002484:	9302      	str	r3, [sp, #8]
 8002486:	2310      	movs	r3, #16
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	2300      	movs	r3, #0
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002492:	4a1c      	ldr	r2, [pc, #112]	@ (8002504 <change_password_character+0x4ec>)
 8002494:	218c      	movs	r1, #140	@ 0x8c
 8002496:	2000      	movs	r0, #0
 8002498:	f000 fe9c 	bl	80031d4 <lcd_show_string_center>
 800249c:	e00c      	b.n	80024b8 <change_password_character+0x4a0>
						lcd_show_string_center(0, 140, "PASSWORDS DON'T MATCH!", RED, BLACK, 16, 0);
 800249e:	2300      	movs	r3, #0
 80024a0:	9302      	str	r3, [sp, #8]
 80024a2:	2310      	movs	r3, #16
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	2300      	movs	r3, #0
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80024ae:	4a16      	ldr	r2, [pc, #88]	@ (8002508 <change_password_character+0x4f0>)
 80024b0:	218c      	movs	r1, #140	@ 0x8c
 80024b2:	2000      	movs	r0, #0
 80024b4:	f000 fe8e 	bl	80031d4 <lcd_show_string_center>
					setTimer(SYSTEM_TIMER, 1500);
 80024b8:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80024bc:	2000      	movs	r0, #0
 80024be:	f001 f88d 	bl	80035dc <setTimer>
					electronic_lock_state = PASSWORD_INCORRECT;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	@ (80024fc <change_password_character+0x4e4>)
 80024c4:	220a      	movs	r2, #10
 80024c6:	701a      	strb	r2, [r3, #0]
				return;
 80024c8:	e005      	b.n	80024d6 <change_password_character+0x4be>
			}
		}
	}
	
	setTimer(SYSTEM_TIMER, 100);
 80024ca:	2164      	movs	r1, #100	@ 0x64
 80024cc:	2000      	movs	r0, #0
 80024ce:	f001 f885 	bl	80035dc <setTimer>
 80024d2:	e000      	b.n	80024d6 <change_password_character+0x4be>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80024d4:	bf00      	nop
}
 80024d6:	3744      	adds	r7, #68	@ 0x44
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd90      	pop	{r4, r7, pc}
 80024dc:	2000008c 	.word	0x2000008c
 80024e0:	2000009c 	.word	0x2000009c
 80024e4:	20000094 	.word	0x20000094
 80024e8:	20000098 	.word	0x20000098
 80024ec:	20000090 	.word	0x20000090
 80024f0:	20000004 	.word	0x20000004
 80024f4:	08006bfc 	.word	0x08006bfc
 80024f8:	2000009d 	.word	0x2000009d
 80024fc:	2000006e 	.word	0x2000006e
 8002500:	08006c10 	.word	0x08006c10
 8002504:	08006c24 	.word	0x08006c24
 8002508:	08006c38 	.word	0x08006c38

0800250c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08e      	sub	sp, #56	@ 0x38
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002512:	f107 031c 	add.w	r3, r7, #28
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	605a      	str	r2, [r3, #4]
 800251c:	609a      	str	r2, [r3, #8]
 800251e:	60da      	str	r2, [r3, #12]
 8002520:	611a      	str	r2, [r3, #16]
 8002522:	615a      	str	r2, [r3, #20]
 8002524:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8002526:	463b      	mov	r3, r7
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
 8002534:	615a      	str	r2, [r3, #20]
 8002536:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002538:	4b2f      	ldr	r3, [pc, #188]	@ (80025f8 <MX_FSMC_Init+0xec>)
 800253a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800253e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002540:	4b2d      	ldr	r3, [pc, #180]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002542:	4a2e      	ldr	r2, [pc, #184]	@ (80025fc <MX_FSMC_Init+0xf0>)
 8002544:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002546:	4b2c      	ldr	r3, [pc, #176]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800254c:	4b2a      	ldr	r3, [pc, #168]	@ (80025f8 <MX_FSMC_Init+0xec>)
 800254e:	2200      	movs	r2, #0
 8002550:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8002552:	4b29      	ldr	r3, [pc, #164]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002558:	4b27      	ldr	r3, [pc, #156]	@ (80025f8 <MX_FSMC_Init+0xec>)
 800255a:	2210      	movs	r2, #16
 800255c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800255e:	4b26      	ldr	r3, [pc, #152]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002564:	4b24      	ldr	r3, [pc, #144]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002566:	2200      	movs	r2, #0
 8002568:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800256a:	4b23      	ldr	r3, [pc, #140]	@ (80025f8 <MX_FSMC_Init+0xec>)
 800256c:	2200      	movs	r2, #0
 800256e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002570:	4b21      	ldr	r3, [pc, #132]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002572:	2200      	movs	r2, #0
 8002574:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002576:	4b20      	ldr	r3, [pc, #128]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002578:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800257c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800257e:	4b1e      	ldr	r3, [pc, #120]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002580:	2200      	movs	r2, #0
 8002582:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8002584:	4b1c      	ldr	r3, [pc, #112]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002586:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800258a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800258c:	4b1a      	ldr	r3, [pc, #104]	@ (80025f8 <MX_FSMC_Init+0xec>)
 800258e:	2200      	movs	r2, #0
 8002590:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002592:	4b19      	ldr	r3, [pc, #100]	@ (80025f8 <MX_FSMC_Init+0xec>)
 8002594:	2200      	movs	r2, #0
 8002596:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8002598:	4b17      	ldr	r3, [pc, #92]	@ (80025f8 <MX_FSMC_Init+0xec>)
 800259a:	2200      	movs	r2, #0
 800259c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800259e:	230f      	movs	r3, #15
 80025a0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80025a2:	230f      	movs	r3, #15
 80025a4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80025a6:	233c      	movs	r3, #60	@ 0x3c
 80025a8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80025ae:	2310      	movs	r3, #16
 80025b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80025b2:	2311      	movs	r3, #17
 80025b4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80025b6:	2300      	movs	r3, #0
 80025b8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 80025ba:	2309      	movs	r3, #9
 80025bc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80025be:	230f      	movs	r3, #15
 80025c0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 80025c2:	2308      	movs	r3, #8
 80025c4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80025ca:	2310      	movs	r3, #16
 80025cc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80025ce:	2311      	movs	r3, #17
 80025d0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80025d2:	2300      	movs	r3, #0
 80025d4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80025d6:	463a      	mov	r2, r7
 80025d8:	f107 031c 	add.w	r3, r7, #28
 80025dc:	4619      	mov	r1, r3
 80025de:	4806      	ldr	r0, [pc, #24]	@ (80025f8 <MX_FSMC_Init+0xec>)
 80025e0:	f003 f896 	bl	8005710 <HAL_SRAM_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80025ea:	f000 ffdc 	bl	80035a6 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80025ee:	bf00      	nop
 80025f0:	3738      	adds	r7, #56	@ 0x38
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	200000a0 	.word	0x200000a0
 80025fc:	a0000104 	.word	0xa0000104

08002600 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002606:	1d3b      	adds	r3, r7, #4
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8002614:	4b1c      	ldr	r3, [pc, #112]	@ (8002688 <HAL_FSMC_MspInit+0x88>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d131      	bne.n	8002680 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800261c:	4b1a      	ldr	r3, [pc, #104]	@ (8002688 <HAL_FSMC_MspInit+0x88>)
 800261e:	2201      	movs	r2, #1
 8002620:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	603b      	str	r3, [r7, #0]
 8002626:	4b19      	ldr	r3, [pc, #100]	@ (800268c <HAL_FSMC_MspInit+0x8c>)
 8002628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800262a:	4a18      	ldr	r2, [pc, #96]	@ (800268c <HAL_FSMC_MspInit+0x8c>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	6393      	str	r3, [r2, #56]	@ 0x38
 8002632:	4b16      	ldr	r3, [pc, #88]	@ (800268c <HAL_FSMC_MspInit+0x8c>)
 8002634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	603b      	str	r3, [r7, #0]
 800263c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800263e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8002642:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	2300      	movs	r3, #0
 800264a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264c:	2303      	movs	r3, #3
 800264e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002650:	230c      	movs	r3, #12
 8002652:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002654:	1d3b      	adds	r3, r7, #4
 8002656:	4619      	mov	r1, r3
 8002658:	480d      	ldr	r0, [pc, #52]	@ (8002690 <HAL_FSMC_MspInit+0x90>)
 800265a:	f001 fc53 	bl	8003f04 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800265e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8002662:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002664:	2302      	movs	r3, #2
 8002666:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	2300      	movs	r3, #0
 800266a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266c:	2303      	movs	r3, #3
 800266e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002670:	230c      	movs	r3, #12
 8002672:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	4619      	mov	r1, r3
 8002678:	4806      	ldr	r0, [pc, #24]	@ (8002694 <HAL_FSMC_MspInit+0x94>)
 800267a:	f001 fc43 	bl	8003f04 <HAL_GPIO_Init>
 800267e:	e000      	b.n	8002682 <HAL_FSMC_MspInit+0x82>
    return;
 8002680:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	200000f0 	.word	0x200000f0
 800268c:	40023800 	.word	0x40023800
 8002690:	40021000 	.word	0x40021000
 8002694:	40020c00 	.word	0x40020c00

08002698 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80026a0:	f7ff ffae 	bl	8002600 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b08e      	sub	sp, #56	@ 0x38
 80026b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	609a      	str	r2, [r3, #8]
 80026be:	60da      	str	r2, [r3, #12]
 80026c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	623b      	str	r3, [r7, #32]
 80026c6:	4b6a      	ldr	r3, [pc, #424]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	4a69      	ldr	r2, [pc, #420]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 80026cc:	f043 0310 	orr.w	r3, r3, #16
 80026d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026d2:	4b67      	ldr	r3, [pc, #412]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f003 0310 	and.w	r3, r3, #16
 80026da:	623b      	str	r3, [r7, #32]
 80026dc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
 80026e2:	4b63      	ldr	r3, [pc, #396]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	4a62      	ldr	r2, [pc, #392]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 80026e8:	f043 0304 	orr.w	r3, r3, #4
 80026ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ee:	4b60      	ldr	r3, [pc, #384]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	61bb      	str	r3, [r7, #24]
 80026fe:	4b5c      	ldr	r3, [pc, #368]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	4a5b      	ldr	r2, [pc, #364]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002704:	f043 0320 	orr.w	r3, r3, #32
 8002708:	6313      	str	r3, [r2, #48]	@ 0x30
 800270a:	4b59      	ldr	r3, [pc, #356]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	f003 0320 	and.w	r3, r3, #32
 8002712:	61bb      	str	r3, [r7, #24]
 8002714:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	4b55      	ldr	r3, [pc, #340]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a54      	ldr	r2, [pc, #336]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b52      	ldr	r3, [pc, #328]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	4b4e      	ldr	r3, [pc, #312]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	4a4d      	ldr	r2, [pc, #308]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 800273c:	f043 0308 	orr.w	r3, r3, #8
 8002740:	6313      	str	r3, [r2, #48]	@ 0x30
 8002742:	4b4b      	ldr	r3, [pc, #300]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	4b47      	ldr	r3, [pc, #284]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	4a46      	ldr	r2, [pc, #280]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800275c:	6313      	str	r3, [r2, #48]	@ 0x30
 800275e:	4b44      	ldr	r3, [pc, #272]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	4b40      	ldr	r3, [pc, #256]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a3f      	ldr	r2, [pc, #252]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b3d      	ldr	r3, [pc, #244]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	607b      	str	r3, [r7, #4]
 800278a:	4b39      	ldr	r3, [pc, #228]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	4a38      	ldr	r2, [pc, #224]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002790:	f043 0302 	orr.w	r3, r3, #2
 8002794:	6313      	str	r3, [r2, #48]	@ 0x30
 8002796:	4b36      	ldr	r3, [pc, #216]	@ (8002870 <MX_GPIO_Init+0x1c4>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	607b      	str	r3, [r7, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2170      	movs	r1, #112	@ 0x70
 80027a6:	4833      	ldr	r0, [pc, #204]	@ (8002874 <MX_GPIO_Init+0x1c8>)
 80027a8:	f001 fd48 	bl	800423c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80027ac:	2200      	movs	r2, #0
 80027ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027b2:	4831      	ldr	r0, [pc, #196]	@ (8002878 <MX_GPIO_Init+0x1cc>)
 80027b4:	f001 fd42 	bl	800423c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80027b8:	2200      	movs	r2, #0
 80027ba:	2140      	movs	r1, #64	@ 0x40
 80027bc:	482f      	ldr	r0, [pc, #188]	@ (800287c <MX_GPIO_Init+0x1d0>)
 80027be:	f001 fd3d 	bl	800423c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80027c2:	2200      	movs	r2, #0
 80027c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027c8:	482d      	ldr	r0, [pc, #180]	@ (8002880 <MX_GPIO_Init+0x1d4>)
 80027ca:	f001 fd37 	bl	800423c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80027ce:	2200      	movs	r2, #0
 80027d0:	2108      	movs	r1, #8
 80027d2:	482c      	ldr	r0, [pc, #176]	@ (8002884 <MX_GPIO_Init+0x1d8>)
 80027d4:	f001 fd32 	bl	800423c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80027d8:	2370      	movs	r3, #112	@ 0x70
 80027da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027dc:	2301      	movs	r3, #1
 80027de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e4:	2300      	movs	r3, #0
 80027e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027ec:	4619      	mov	r1, r3
 80027ee:	4821      	ldr	r0, [pc, #132]	@ (8002874 <MX_GPIO_Init+0x1c8>)
 80027f0:	f001 fb88 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80027f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fa:	2301      	movs	r3, #1
 80027fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002802:	2300      	movs	r3, #0
 8002804:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8002806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800280a:	4619      	mov	r1, r3
 800280c:	481a      	ldr	r0, [pc, #104]	@ (8002878 <MX_GPIO_Init+0x1cc>)
 800280e:	f001 fb79 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8002812:	2340      	movs	r3, #64	@ 0x40
 8002814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002816:	2301      	movs	r3, #1
 8002818:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281a:	2300      	movs	r3, #0
 800281c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281e:	2300      	movs	r3, #0
 8002820:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8002822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002826:	4619      	mov	r1, r3
 8002828:	4814      	ldr	r0, [pc, #80]	@ (800287c <MX_GPIO_Init+0x1d0>)
 800282a:	f001 fb6b 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800282e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002832:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002834:	2301      	movs	r3, #1
 8002836:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283c:	2300      	movs	r3, #0
 800283e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8002840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002844:	4619      	mov	r1, r3
 8002846:	480e      	ldr	r0, [pc, #56]	@ (8002880 <MX_GPIO_Init+0x1d4>)
 8002848:	f001 fb5c 	bl	8003f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800284c:	2308      	movs	r3, #8
 800284e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002850:	2301      	movs	r3, #1
 8002852:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002854:	2300      	movs	r3, #0
 8002856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002858:	2300      	movs	r3, #0
 800285a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800285c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002860:	4619      	mov	r1, r3
 8002862:	4808      	ldr	r0, [pc, #32]	@ (8002884 <MX_GPIO_Init+0x1d8>)
 8002864:	f001 fb4e 	bl	8003f04 <HAL_GPIO_Init>

}
 8002868:	bf00      	nop
 800286a:	3738      	adds	r7, #56	@ 0x38
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40023800 	.word	0x40023800
 8002874:	40021000 	.word	0x40021000
 8002878:	40020800 	.word	0x40020800
 800287c:	40021800 	.word	0x40021800
 8002880:	40020000 	.word	0x40020000
 8002884:	40020c00 	.word	0x40020c00

08002888 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8002892:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <LCD_WR_REG+0x1c>)
 8002894:	88fb      	ldrh	r3, [r7, #6]
 8002896:	8013      	strh	r3, [r2, #0]
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	600ffffe 	.word	0x600ffffe

080028a8 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 80028b2:	4a04      	ldr	r2, [pc, #16]	@ (80028c4 <LCD_WR_DATA+0x1c>)
 80028b4:	88fb      	ldrh	r3, [r7, #6]
 80028b6:	8053      	strh	r3, [r2, #2]
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	600ffffe 	.word	0x600ffffe

080028c8 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80028ce:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <LCD_RD_DATA+0x20>)
 80028d0:	885b      	ldrh	r3, [r3, #2]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	80fb      	strh	r3, [r7, #6]
	return ram;
 80028d6:	88fb      	ldrh	r3, [r7, #6]
 80028d8:	b29b      	uxth	r3, r3
}
 80028da:	4618      	mov	r0, r3
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	600ffffe 	.word	0x600ffffe

080028ec <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80028ec:	b590      	push	{r4, r7, lr}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4604      	mov	r4, r0
 80028f4:	4608      	mov	r0, r1
 80028f6:	4611      	mov	r1, r2
 80028f8:	461a      	mov	r2, r3
 80028fa:	4623      	mov	r3, r4
 80028fc:	80fb      	strh	r3, [r7, #6]
 80028fe:	4603      	mov	r3, r0
 8002900:	80bb      	strh	r3, [r7, #4]
 8002902:	460b      	mov	r3, r1
 8002904:	807b      	strh	r3, [r7, #2]
 8002906:	4613      	mov	r3, r2
 8002908:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 800290a:	202a      	movs	r0, #42	@ 0x2a
 800290c:	f7ff ffbc 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8002910:	88fb      	ldrh	r3, [r7, #6]
 8002912:	0a1b      	lsrs	r3, r3, #8
 8002914:	b29b      	uxth	r3, r3
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff ffc6 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 800291c:	88fb      	ldrh	r3, [r7, #6]
 800291e:	b2db      	uxtb	r3, r3
 8002920:	b29b      	uxth	r3, r3
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff ffc0 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8002928:	887b      	ldrh	r3, [r7, #2]
 800292a:	0a1b      	lsrs	r3, r3, #8
 800292c:	b29b      	uxth	r3, r3
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ffba 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8002934:	887b      	ldrh	r3, [r7, #2]
 8002936:	b2db      	uxtb	r3, r3
 8002938:	b29b      	uxth	r3, r3
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff ffb4 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8002940:	202b      	movs	r0, #43	@ 0x2b
 8002942:	f7ff ffa1 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8002946:	88bb      	ldrh	r3, [r7, #4]
 8002948:	0a1b      	lsrs	r3, r3, #8
 800294a:	b29b      	uxth	r3, r3
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ffab 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8002952:	88bb      	ldrh	r3, [r7, #4]
 8002954:	b2db      	uxtb	r3, r3
 8002956:	b29b      	uxth	r3, r3
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ffa5 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 800295e:	883b      	ldrh	r3, [r7, #0]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	b29b      	uxth	r3, r3
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff ff9f 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 800296a:	883b      	ldrh	r3, [r7, #0]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	b29b      	uxth	r3, r3
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ff99 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8002976:	202c      	movs	r0, #44	@ 0x2c
 8002978:	f7ff ff86 	bl	8002888 <LCD_WR_REG>
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	bd90      	pop	{r4, r7, pc}

08002984 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 800298e:	4b15      	ldr	r3, [pc, #84]	@ (80029e4 <lcd_clear+0x60>)
 8002990:	881b      	ldrh	r3, [r3, #0]
 8002992:	3b01      	subs	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	4b13      	ldr	r3, [pc, #76]	@ (80029e4 <lcd_clear+0x60>)
 8002998:	885b      	ldrh	r3, [r3, #2]
 800299a:	3b01      	subs	r3, #1
 800299c:	b29b      	uxth	r3, r3
 800299e:	2100      	movs	r1, #0
 80029a0:	2000      	movs	r0, #0
 80029a2:	f7ff ffa3 	bl	80028ec <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 80029a6:	2300      	movs	r3, #0
 80029a8:	81fb      	strh	r3, [r7, #14]
 80029aa:	e011      	b.n	80029d0 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 80029ac:	2300      	movs	r3, #0
 80029ae:	81bb      	strh	r3, [r7, #12]
 80029b0:	e006      	b.n	80029c0 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 80029b2:	88fb      	ldrh	r3, [r7, #6]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff77 	bl	80028a8 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 80029ba:	89bb      	ldrh	r3, [r7, #12]
 80029bc:	3301      	adds	r3, #1
 80029be:	81bb      	strh	r3, [r7, #12]
 80029c0:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <lcd_clear+0x60>)
 80029c2:	885b      	ldrh	r3, [r3, #2]
 80029c4:	89ba      	ldrh	r2, [r7, #12]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d3f3      	bcc.n	80029b2 <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80029ca:	89fb      	ldrh	r3, [r7, #14]
 80029cc:	3301      	adds	r3, #1
 80029ce:	81fb      	strh	r3, [r7, #14]
 80029d0:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <lcd_clear+0x60>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	89fa      	ldrh	r2, [r7, #14]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d3e8      	bcc.n	80029ac <lcd_clear+0x28>
		}
	}
}
 80029da:	bf00      	nop
 80029dc:	bf00      	nop
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	200000f4 	.word	0x200000f4

080029e8 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 80029e8:	b590      	push	{r4, r7, lr}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4604      	mov	r4, r0
 80029f0:	4608      	mov	r0, r1
 80029f2:	4611      	mov	r1, r2
 80029f4:	461a      	mov	r2, r3
 80029f6:	4623      	mov	r3, r4
 80029f8:	80fb      	strh	r3, [r7, #6]
 80029fa:	4603      	mov	r3, r0
 80029fc:	80bb      	strh	r3, [r7, #4]
 80029fe:	460b      	mov	r3, r1
 8002a00:	807b      	strh	r3, [r7, #2]
 8002a02:	4613      	mov	r3, r2
 8002a04:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8002a06:	887b      	ldrh	r3, [r7, #2]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	883b      	ldrh	r3, [r7, #0]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	88b9      	ldrh	r1, [r7, #4]
 8002a14:	88f8      	ldrh	r0, [r7, #6]
 8002a16:	f7ff ff69 	bl	80028ec <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8002a1a:	88bb      	ldrh	r3, [r7, #4]
 8002a1c:	81fb      	strh	r3, [r7, #14]
 8002a1e:	e010      	b.n	8002a42 <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8002a20:	88fb      	ldrh	r3, [r7, #6]
 8002a22:	81bb      	strh	r3, [r7, #12]
 8002a24:	e006      	b.n	8002a34 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8002a26:	8c3b      	ldrh	r3, [r7, #32]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff ff3d 	bl	80028a8 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8002a2e:	89bb      	ldrh	r3, [r7, #12]
 8002a30:	3301      	adds	r3, #1
 8002a32:	81bb      	strh	r3, [r7, #12]
 8002a34:	89ba      	ldrh	r2, [r7, #12]
 8002a36:	887b      	ldrh	r3, [r7, #2]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d3f4      	bcc.n	8002a26 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8002a3c:	89fb      	ldrh	r3, [r7, #14]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	81fb      	strh	r3, [r7, #14]
 8002a42:	89fa      	ldrh	r2, [r7, #14]
 8002a44:	883b      	ldrh	r3, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d3ea      	bcc.n	8002a20 <lcd_fill+0x38>
		}
	}
}
 8002a4a:	bf00      	nop
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd90      	pop	{r4, r7, pc}

08002a54 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	80fb      	strh	r3, [r7, #6]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	80bb      	strh	r3, [r7, #4]
 8002a62:	4613      	mov	r3, r2
 8002a64:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8002a66:	88bb      	ldrh	r3, [r7, #4]
 8002a68:	88fa      	ldrh	r2, [r7, #6]
 8002a6a:	88b9      	ldrh	r1, [r7, #4]
 8002a6c:	88f8      	ldrh	r0, [r7, #6]
 8002a6e:	f7ff ff3d 	bl	80028ec <lcd_set_address>
	LCD_WR_DATA(color);
 8002a72:	887b      	ldrh	r3, [r7, #2]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ff17 	bl	80028a8 <LCD_WR_DATA>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	b087      	sub	sp, #28
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	4608      	mov	r0, r1
 8002a8e:	4611      	mov	r1, r2
 8002a90:	461a      	mov	r2, r3
 8002a92:	4623      	mov	r3, r4
 8002a94:	80fb      	strh	r3, [r7, #6]
 8002a96:	4603      	mov	r3, r0
 8002a98:	80bb      	strh	r3, [r7, #4]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	70fb      	strb	r3, [r7, #3]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8002aaa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002aae:	085b      	lsrs	r3, r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
 8002ab4:	08db      	lsrs	r3, r3, #3
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	461a      	mov	r2, r3
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	bf14      	ite	ne
 8002ac6:	2301      	movne	r3, #1
 8002ac8:	2300      	moveq	r3, #0
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	4413      	add	r3, r2
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	fb12 f303 	smulbb	r3, r2, r3
 8002ada:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8002adc:	78fb      	ldrb	r3, [r7, #3]
 8002ade:	3b20      	subs	r3, #32
 8002ae0:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	88fb      	ldrh	r3, [r7, #6]
 8002ae8:	4413      	add	r3, r2
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	3b01      	subs	r3, #1
 8002aee:	b29c      	uxth	r4, r3
 8002af0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	88bb      	ldrh	r3, [r7, #4]
 8002af8:	4413      	add	r3, r2
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	88b9      	ldrh	r1, [r7, #4]
 8002b02:	88f8      	ldrh	r0, [r7, #6]
 8002b04:	4622      	mov	r2, r4
 8002b06:	f7ff fef1 	bl	80028ec <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	827b      	strh	r3, [r7, #18]
 8002b0e:	e07a      	b.n	8002c06 <lcd_show_char+0x182>
		if (sizey == 12)
 8002b10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b14:	2b0c      	cmp	r3, #12
 8002b16:	d028      	beq.n	8002b6a <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8002b18:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b1c:	2b10      	cmp	r3, #16
 8002b1e:	d108      	bne.n	8002b32 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	8a7b      	ldrh	r3, [r7, #18]
 8002b24:	493c      	ldr	r1, [pc, #240]	@ (8002c18 <lcd_show_char+0x194>)
 8002b26:	0112      	lsls	r2, r2, #4
 8002b28:	440a      	add	r2, r1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	75fb      	strb	r3, [r7, #23]
 8002b30:	e01b      	b.n	8002b6a <lcd_show_char+0xe6>
		else if (sizey == 24)
 8002b32:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b36:	2b18      	cmp	r3, #24
 8002b38:	d10b      	bne.n	8002b52 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8002b3a:	78fa      	ldrb	r2, [r7, #3]
 8002b3c:	8a79      	ldrh	r1, [r7, #18]
 8002b3e:	4837      	ldr	r0, [pc, #220]	@ (8002c1c <lcd_show_char+0x198>)
 8002b40:	4613      	mov	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	4403      	add	r3, r0
 8002b4a:	440b      	add	r3, r1
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	75fb      	strb	r3, [r7, #23]
 8002b50:	e00b      	b.n	8002b6a <lcd_show_char+0xe6>
		else if (sizey == 32)
 8002b52:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b56:	2b20      	cmp	r3, #32
 8002b58:	d15a      	bne.n	8002c10 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	8a7b      	ldrh	r3, [r7, #18]
 8002b5e:	4930      	ldr	r1, [pc, #192]	@ (8002c20 <lcd_show_char+0x19c>)
 8002b60:	0192      	lsls	r2, r2, #6
 8002b62:	440a      	add	r2, r1
 8002b64:	4413      	add	r3, r2
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	75bb      	strb	r3, [r7, #22]
 8002b6e:	e044      	b.n	8002bfa <lcd_show_char+0x176>
			if (!mode) {
 8002b70:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d120      	bne.n	8002bba <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8002b78:	7dfa      	ldrb	r2, [r7, #23]
 8002b7a:	7dbb      	ldrb	r3, [r7, #22]
 8002b7c:	fa42 f303 	asr.w	r3, r2, r3
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d004      	beq.n	8002b92 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8002b88:	883b      	ldrh	r3, [r7, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fe8c 	bl	80028a8 <LCD_WR_DATA>
 8002b90:	e003      	b.n	8002b9a <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8002b92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fe87 	bl	80028a8 <LCD_WR_DATA>
				m++;
 8002b9a:	7d7b      	ldrb	r3, [r7, #21]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8002ba0:	7d7b      	ldrb	r3, [r7, #21]
 8002ba2:	7bfa      	ldrb	r2, [r7, #15]
 8002ba4:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ba8:	fb01 f202 	mul.w	r2, r1, r2
 8002bac:	1a9b      	subs	r3, r3, r2
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d11f      	bne.n	8002bf4 <lcd_show_char+0x170>
					m = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	757b      	strb	r3, [r7, #21]
					break;
 8002bb8:	e022      	b.n	8002c00 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8002bba:	7dfa      	ldrb	r2, [r7, #23]
 8002bbc:	7dbb      	ldrb	r3, [r7, #22]
 8002bbe:	fa42 f303 	asr.w	r3, r2, r3
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d005      	beq.n	8002bd6 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8002bca:	883a      	ldrh	r2, [r7, #0]
 8002bcc:	88b9      	ldrh	r1, [r7, #4]
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff3f 	bl	8002a54 <lcd_draw_point>
				x++;
 8002bd6:	88fb      	ldrh	r3, [r7, #6]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8002bdc:	88fa      	ldrh	r2, [r7, #6]
 8002bde:	8a3b      	ldrh	r3, [r7, #16]
 8002be0:	1ad2      	subs	r2, r2, r3
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d105      	bne.n	8002bf4 <lcd_show_char+0x170>
					x = x0;
 8002be8:	8a3b      	ldrh	r3, [r7, #16]
 8002bea:	80fb      	strh	r3, [r7, #6]
					y++;
 8002bec:	88bb      	ldrh	r3, [r7, #4]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	80bb      	strh	r3, [r7, #4]
					break;
 8002bf2:	e005      	b.n	8002c00 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8002bf4:	7dbb      	ldrb	r3, [r7, #22]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	75bb      	strb	r3, [r7, #22]
 8002bfa:	7dbb      	ldrb	r3, [r7, #22]
 8002bfc:	2b07      	cmp	r3, #7
 8002bfe:	d9b7      	bls.n	8002b70 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8002c00:	8a7b      	ldrh	r3, [r7, #18]
 8002c02:	3301      	adds	r3, #1
 8002c04:	827b      	strh	r3, [r7, #18]
 8002c06:	8a7a      	ldrh	r2, [r7, #18]
 8002c08:	89bb      	ldrh	r3, [r7, #12]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d380      	bcc.n	8002b10 <lcd_show_char+0x8c>
 8002c0e:	e000      	b.n	8002c12 <lcd_show_char+0x18e>
			return;
 8002c10:	bf00      	nop
				}
			}
		}
	}
}
 8002c12:	371c      	adds	r7, #28
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd90      	pop	{r4, r7, pc}
 8002c18:	08006c50 	.word	0x08006c50
 8002c1c:	08007240 	.word	0x08007240
 8002c20:	08008410 	.word	0x08008410

08002c24 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	460a      	mov	r2, r1
 8002c2e:	71fb      	strb	r3, [r7, #7]
 8002c30:	4613      	mov	r3, r2
 8002c32:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8002c34:	2301      	movs	r3, #1
 8002c36:	60fb      	str	r3, [r7, #12]
	while (n--)
 8002c38:	e004      	b.n	8002c44 <mypow+0x20>
		result *= m;
 8002c3a:	79fa      	ldrb	r2, [r7, #7]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	fb02 f303 	mul.w	r3, r2, r3
 8002c42:	60fb      	str	r3, [r7, #12]
	while (n--)
 8002c44:	79bb      	ldrb	r3, [r7, #6]
 8002c46:	1e5a      	subs	r2, r3, #1
 8002c48:	71ba      	strb	r2, [r7, #6]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1f5      	bne.n	8002c3a <mypow+0x16>
	return result;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8002c5c:	b590      	push	{r4, r7, lr}
 8002c5e:	b089      	sub	sp, #36	@ 0x24
 8002c60:	af04      	add	r7, sp, #16
 8002c62:	4604      	mov	r4, r0
 8002c64:	4608      	mov	r0, r1
 8002c66:	4611      	mov	r1, r2
 8002c68:	461a      	mov	r2, r3
 8002c6a:	4623      	mov	r3, r4
 8002c6c:	80fb      	strh	r3, [r7, #6]
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80bb      	strh	r3, [r7, #4]
 8002c72:	460b      	mov	r3, r1
 8002c74:	807b      	strh	r3, [r7, #2]
 8002c76:	4613      	mov	r3, r2
 8002c78:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8002c7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002c82:	085b      	lsrs	r3, r3, #1
 8002c84:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8002c86:	2300      	movs	r3, #0
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	e059      	b.n	8002d40 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8002c8c:	887c      	ldrh	r4, [r7, #2]
 8002c8e:	787a      	ldrb	r2, [r7, #1]
 8002c90:	7bfb      	ldrb	r3, [r7, #15]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	200a      	movs	r0, #10
 8002c9e:	f7ff ffc1 	bl	8002c24 <mypow>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	fbb4 f1f3 	udiv	r1, r4, r3
 8002ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d54 <lcd_show_int_num+0xf8>)
 8002caa:	fba3 2301 	umull	r2, r3, r3, r1
 8002cae:	08da      	lsrs	r2, r3, #3
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	1aca      	subs	r2, r1, r3
 8002cba:	4613      	mov	r3, r2
 8002cbc:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8002cbe:	7bbb      	ldrb	r3, [r7, #14]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d121      	bne.n	8002d08 <lcd_show_int_num+0xac>
 8002cc4:	7bfa      	ldrb	r2, [r7, #15]
 8002cc6:	787b      	ldrb	r3, [r7, #1]
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	da1c      	bge.n	8002d08 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8002cce:	7b3b      	ldrb	r3, [r7, #12]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d117      	bne.n	8002d04 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	7b7b      	ldrb	r3, [r7, #13]
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	fb12 f303 	smulbb	r3, r2, r3
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	b298      	uxth	r0, r3
 8002ce8:	8c3a      	ldrh	r2, [r7, #32]
 8002cea:	88b9      	ldrh	r1, [r7, #4]
 8002cec:	2300      	movs	r3, #0
 8002cee:	9302      	str	r3, [sp, #8]
 8002cf0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002cf4:	9301      	str	r3, [sp, #4]
 8002cf6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	f7ff fec1 	bl	8002a84 <lcd_show_char>
				continue;
 8002d02:	e01a      	b.n	8002d3a <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8002d04:	2301      	movs	r3, #1
 8002d06:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	7b7b      	ldrb	r3, [r7, #13]
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	fb12 f303 	smulbb	r3, r2, r3
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	88fb      	ldrh	r3, [r7, #6]
 8002d18:	4413      	add	r3, r2
 8002d1a:	b298      	uxth	r0, r3
 8002d1c:	7b3b      	ldrb	r3, [r7, #12]
 8002d1e:	3330      	adds	r3, #48	@ 0x30
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	8c3c      	ldrh	r4, [r7, #32]
 8002d24:	88b9      	ldrh	r1, [r7, #4]
 8002d26:	2300      	movs	r3, #0
 8002d28:	9302      	str	r3, [sp, #8]
 8002d2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	4623      	mov	r3, r4
 8002d36:	f7ff fea5 	bl	8002a84 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
 8002d40:	7bfa      	ldrb	r2, [r7, #15]
 8002d42:	787b      	ldrb	r3, [r7, #1]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d3a1      	bcc.n	8002c8c <lcd_show_int_num+0x30>
	}
}
 8002d48:	bf00      	nop
 8002d4a:	bf00      	nop
 8002d4c:	3714      	adds	r7, #20
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd90      	pop	{r4, r7, pc}
 8002d52:	bf00      	nop
 8002d54:	cccccccd 	.word	0xcccccccd

08002d58 <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 8002d58:	b590      	push	{r4, r7, lr}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4604      	mov	r4, r0
 8002d60:	4608      	mov	r0, r1
 8002d62:	4611      	mov	r1, r2
 8002d64:	461a      	mov	r2, r3
 8002d66:	4623      	mov	r3, r4
 8002d68:	80fb      	strh	r3, [r7, #6]
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	80bb      	strh	r3, [r7, #4]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	807b      	strh	r3, [r7, #2]
 8002d72:	4613      	mov	r3, r2
 8002d74:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 8002d7a:	88fa      	ldrh	r2, [r7, #6]
 8002d7c:	887b      	ldrh	r3, [r7, #2]
 8002d7e:	4413      	add	r3, r2
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b29c      	uxth	r4, r3
 8002d86:	88ba      	ldrh	r2, [r7, #4]
 8002d88:	883b      	ldrh	r3, [r7, #0]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	88b9      	ldrh	r1, [r7, #4]
 8002d94:	88f8      	ldrh	r0, [r7, #6]
 8002d96:	4622      	mov	r2, r4
 8002d98:	f7ff fda8 	bl	80028ec <lcd_set_address>
	for (i = 0; i < length; i++) {
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	82fb      	strh	r3, [r7, #22]
 8002da0:	e028      	b.n	8002df4 <lcd_show_picture+0x9c>
		for (j = 0; j < width; j++) {
 8002da2:	2300      	movs	r3, #0
 8002da4:	82bb      	strh	r3, [r7, #20]
 8002da6:	e01e      	b.n	8002de6 <lcd_show_picture+0x8e>
			picH = pic[k * 2];
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dae:	4413      	add	r3, r2
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	3301      	adds	r3, #1
 8002dba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dbc:	4413      	add	r3, r2
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
 8002dc4:	b21b      	sxth	r3, r3
 8002dc6:	021b      	lsls	r3, r3, #8
 8002dc8:	b21a      	sxth	r2, r3
 8002dca:	7bbb      	ldrb	r3, [r7, #14]
 8002dcc:	b21b      	sxth	r3, r3
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	b21b      	sxth	r3, r3
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff fd67 	bl	80028a8 <LCD_WR_DATA>
			k++;
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 8002de0:	8abb      	ldrh	r3, [r7, #20]
 8002de2:	3301      	adds	r3, #1
 8002de4:	82bb      	strh	r3, [r7, #20]
 8002de6:	8aba      	ldrh	r2, [r7, #20]
 8002de8:	883b      	ldrh	r3, [r7, #0]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d3dc      	bcc.n	8002da8 <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 8002dee:	8afb      	ldrh	r3, [r7, #22]
 8002df0:	3301      	adds	r3, #1
 8002df2:	82fb      	strh	r3, [r7, #22]
 8002df4:	8afa      	ldrh	r2, [r7, #22]
 8002df6:	887b      	ldrh	r3, [r7, #2]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d3d2      	bcc.n	8002da2 <lcd_show_picture+0x4a>
		}
	}
}
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	371c      	adds	r7, #28
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd90      	pop	{r4, r7, pc}
	...

08002e08 <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d007      	beq.n	8002e2e <lcd_set_direction+0x26>
		lcddev.width = 320;
 8002e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e20:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002e24:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8002e26:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e28:	22f0      	movs	r2, #240	@ 0xf0
 8002e2a:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8002e2c:	e006      	b.n	8002e3c <lcd_set_direction+0x34>
		lcddev.width = 240;
 8002e2e:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e30:	22f0      	movs	r2, #240	@ 0xf0
 8002e32:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8002e34:	4b04      	ldr	r3, [pc, #16]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e36:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002e3a:	805a      	strh	r2, [r3, #2]
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	200000f4 	.word	0x200000f4

08002e4c <lcd_init>:

void lcd_init(void) {
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002e50:	2200      	movs	r2, #0
 8002e52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e56:	48aa      	ldr	r0, [pc, #680]	@ (8003100 <lcd_init+0x2b4>)
 8002e58:	f001 f9f0 	bl	800423c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002e5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e60:	f000 ff1a 	bl	8003c98 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002e64:	2201      	movs	r2, #1
 8002e66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e6a:	48a5      	ldr	r0, [pc, #660]	@ (8003100 <lcd_init+0x2b4>)
 8002e6c:	f001 f9e6 	bl	800423c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002e70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e74:	f000 ff10 	bl	8003c98 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8002e78:	2000      	movs	r0, #0
 8002e7a:	f7ff ffc5 	bl	8002e08 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8002e7e:	20d3      	movs	r0, #211	@ 0xd3
 8002e80:	f7ff fd02 	bl	8002888 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8002e84:	f7ff fd20 	bl	80028c8 <LCD_RD_DATA>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	4b9d      	ldr	r3, [pc, #628]	@ (8003104 <lcd_init+0x2b8>)
 8002e8e:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002e90:	f7ff fd1a 	bl	80028c8 <LCD_RD_DATA>
 8002e94:	4603      	mov	r3, r0
 8002e96:	461a      	mov	r2, r3
 8002e98:	4b9a      	ldr	r3, [pc, #616]	@ (8003104 <lcd_init+0x2b8>)
 8002e9a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002e9c:	f7ff fd14 	bl	80028c8 <LCD_RD_DATA>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	4b97      	ldr	r3, [pc, #604]	@ (8003104 <lcd_init+0x2b8>)
 8002ea6:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8002ea8:	4b96      	ldr	r3, [pc, #600]	@ (8003104 <lcd_init+0x2b8>)
 8002eaa:	889b      	ldrh	r3, [r3, #4]
 8002eac:	021b      	lsls	r3, r3, #8
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	4b94      	ldr	r3, [pc, #592]	@ (8003104 <lcd_init+0x2b8>)
 8002eb2:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8002eb4:	f7ff fd08 	bl	80028c8 <LCD_RD_DATA>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	461a      	mov	r2, r3
 8002ebc:	4b91      	ldr	r3, [pc, #580]	@ (8003104 <lcd_init+0x2b8>)
 8002ebe:	889b      	ldrh	r3, [r3, #4]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	4b8f      	ldr	r3, [pc, #572]	@ (8003104 <lcd_init+0x2b8>)
 8002ec6:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002ec8:	20cf      	movs	r0, #207	@ 0xcf
 8002eca:	f7ff fcdd 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f7ff fcea 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002ed4:	20c1      	movs	r0, #193	@ 0xc1
 8002ed6:	f7ff fce7 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002eda:	2030      	movs	r0, #48	@ 0x30
 8002edc:	f7ff fce4 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002ee0:	20ed      	movs	r0, #237	@ 0xed
 8002ee2:	f7ff fcd1 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002ee6:	2064      	movs	r0, #100	@ 0x64
 8002ee8:	f7ff fcde 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002eec:	2003      	movs	r0, #3
 8002eee:	f7ff fcdb 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8002ef2:	2012      	movs	r0, #18
 8002ef4:	f7ff fcd8 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002ef8:	2081      	movs	r0, #129	@ 0x81
 8002efa:	f7ff fcd5 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002efe:	20e8      	movs	r0, #232	@ 0xe8
 8002f00:	f7ff fcc2 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002f04:	2085      	movs	r0, #133	@ 0x85
 8002f06:	f7ff fccf 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002f0a:	2010      	movs	r0, #16
 8002f0c:	f7ff fccc 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002f10:	207a      	movs	r0, #122	@ 0x7a
 8002f12:	f7ff fcc9 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002f16:	20cb      	movs	r0, #203	@ 0xcb
 8002f18:	f7ff fcb6 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002f1c:	2039      	movs	r0, #57	@ 0x39
 8002f1e:	f7ff fcc3 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002f22:	202c      	movs	r0, #44	@ 0x2c
 8002f24:	f7ff fcc0 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f7ff fcbd 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002f2e:	2034      	movs	r0, #52	@ 0x34
 8002f30:	f7ff fcba 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002f34:	2002      	movs	r0, #2
 8002f36:	f7ff fcb7 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002f3a:	20f7      	movs	r0, #247	@ 0xf7
 8002f3c:	f7ff fca4 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002f40:	2020      	movs	r0, #32
 8002f42:	f7ff fcb1 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002f46:	20ea      	movs	r0, #234	@ 0xea
 8002f48:	f7ff fc9e 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	f7ff fcab 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002f52:	2000      	movs	r0, #0
 8002f54:	f7ff fca8 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002f58:	20c0      	movs	r0, #192	@ 0xc0
 8002f5a:	f7ff fc95 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002f5e:	201b      	movs	r0, #27
 8002f60:	f7ff fca2 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002f64:	20c1      	movs	r0, #193	@ 0xc1
 8002f66:	f7ff fc8f 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002f6a:	2001      	movs	r0, #1
 8002f6c:	f7ff fc9c 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002f70:	20c5      	movs	r0, #197	@ 0xc5
 8002f72:	f7ff fc89 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002f76:	2030      	movs	r0, #48	@ 0x30
 8002f78:	f7ff fc96 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002f7c:	2030      	movs	r0, #48	@ 0x30
 8002f7e:	f7ff fc93 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002f82:	20c7      	movs	r0, #199	@ 0xc7
 8002f84:	f7ff fc80 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002f88:	20b7      	movs	r0, #183	@ 0xb7
 8002f8a:	f7ff fc8d 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002f8e:	2036      	movs	r0, #54	@ 0x36
 8002f90:	f7ff fc7a 	bl	8002888 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002f94:	2008      	movs	r0, #8
 8002f96:	f7ff fc87 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002f9a:	203a      	movs	r0, #58	@ 0x3a
 8002f9c:	f7ff fc74 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002fa0:	2055      	movs	r0, #85	@ 0x55
 8002fa2:	f7ff fc81 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002fa6:	20b1      	movs	r0, #177	@ 0xb1
 8002fa8:	f7ff fc6e 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002fac:	2000      	movs	r0, #0
 8002fae:	f7ff fc7b 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002fb2:	201a      	movs	r0, #26
 8002fb4:	f7ff fc78 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002fb8:	20b6      	movs	r0, #182	@ 0xb6
 8002fba:	f7ff fc65 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002fbe:	200a      	movs	r0, #10
 8002fc0:	f7ff fc72 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002fc4:	20a2      	movs	r0, #162	@ 0xa2
 8002fc6:	f7ff fc6f 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002fca:	20f2      	movs	r0, #242	@ 0xf2
 8002fcc:	f7ff fc5c 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f7ff fc69 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002fd6:	2026      	movs	r0, #38	@ 0x26
 8002fd8:	f7ff fc56 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002fdc:	2001      	movs	r0, #1
 8002fde:	f7ff fc63 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8002fe2:	20e0      	movs	r0, #224	@ 0xe0
 8002fe4:	f7ff fc50 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002fe8:	200f      	movs	r0, #15
 8002fea:	f7ff fc5d 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002fee:	202a      	movs	r0, #42	@ 0x2a
 8002ff0:	f7ff fc5a 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8002ff4:	2028      	movs	r0, #40	@ 0x28
 8002ff6:	f7ff fc57 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002ffa:	2008      	movs	r0, #8
 8002ffc:	f7ff fc54 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8003000:	200e      	movs	r0, #14
 8003002:	f7ff fc51 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8003006:	2008      	movs	r0, #8
 8003008:	f7ff fc4e 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 800300c:	2054      	movs	r0, #84	@ 0x54
 800300e:	f7ff fc4b 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8003012:	20a9      	movs	r0, #169	@ 0xa9
 8003014:	f7ff fc48 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8003018:	2043      	movs	r0, #67	@ 0x43
 800301a:	f7ff fc45 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800301e:	200a      	movs	r0, #10
 8003020:	f7ff fc42 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8003024:	200f      	movs	r0, #15
 8003026:	f7ff fc3f 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800302a:	2000      	movs	r0, #0
 800302c:	f7ff fc3c 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003030:	2000      	movs	r0, #0
 8003032:	f7ff fc39 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003036:	2000      	movs	r0, #0
 8003038:	f7ff fc36 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800303c:	2000      	movs	r0, #0
 800303e:	f7ff fc33 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8003042:	20e1      	movs	r0, #225	@ 0xe1
 8003044:	f7ff fc20 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003048:	2000      	movs	r0, #0
 800304a:	f7ff fc2d 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800304e:	2015      	movs	r0, #21
 8003050:	f7ff fc2a 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8003054:	2017      	movs	r0, #23
 8003056:	f7ff fc27 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800305a:	2007      	movs	r0, #7
 800305c:	f7ff fc24 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8003060:	2011      	movs	r0, #17
 8003062:	f7ff fc21 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8003066:	2006      	movs	r0, #6
 8003068:	f7ff fc1e 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800306c:	202b      	movs	r0, #43	@ 0x2b
 800306e:	f7ff fc1b 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8003072:	2056      	movs	r0, #86	@ 0x56
 8003074:	f7ff fc18 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8003078:	203c      	movs	r0, #60	@ 0x3c
 800307a:	f7ff fc15 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800307e:	2005      	movs	r0, #5
 8003080:	f7ff fc12 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8003084:	2010      	movs	r0, #16
 8003086:	f7ff fc0f 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800308a:	200f      	movs	r0, #15
 800308c:	f7ff fc0c 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8003090:	203f      	movs	r0, #63	@ 0x3f
 8003092:	f7ff fc09 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8003096:	203f      	movs	r0, #63	@ 0x3f
 8003098:	f7ff fc06 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800309c:	200f      	movs	r0, #15
 800309e:	f7ff fc03 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80030a2:	202b      	movs	r0, #43	@ 0x2b
 80030a4:	f7ff fbf0 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80030a8:	2000      	movs	r0, #0
 80030aa:	f7ff fbfd 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80030ae:	2000      	movs	r0, #0
 80030b0:	f7ff fbfa 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80030b4:	2001      	movs	r0, #1
 80030b6:	f7ff fbf7 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80030ba:	203f      	movs	r0, #63	@ 0x3f
 80030bc:	f7ff fbf4 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80030c0:	202a      	movs	r0, #42	@ 0x2a
 80030c2:	f7ff fbe1 	bl	8002888 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80030c6:	2000      	movs	r0, #0
 80030c8:	f7ff fbee 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80030cc:	2000      	movs	r0, #0
 80030ce:	f7ff fbeb 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80030d2:	2000      	movs	r0, #0
 80030d4:	f7ff fbe8 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80030d8:	20ef      	movs	r0, #239	@ 0xef
 80030da:	f7ff fbe5 	bl	80028a8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80030de:	2011      	movs	r0, #17
 80030e0:	f7ff fbd2 	bl	8002888 <LCD_WR_REG>
	HAL_Delay(120);
 80030e4:	2078      	movs	r0, #120	@ 0x78
 80030e6:	f000 fdd7 	bl	8003c98 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80030ea:	2029      	movs	r0, #41	@ 0x29
 80030ec:	f7ff fbcc 	bl	8002888 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80030f0:	2201      	movs	r2, #1
 80030f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030f6:	4804      	ldr	r0, [pc, #16]	@ (8003108 <lcd_init+0x2bc>)
 80030f8:	f001 f8a0 	bl	800423c <HAL_GPIO_WritePin>
}
 80030fc:	bf00      	nop
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40020800 	.word	0x40020800
 8003104:	200000f4 	.word	0x200000f4
 8003108:	40020000 	.word	0x40020000

0800310c <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 800310c:	b590      	push	{r4, r7, lr}
 800310e:	b08b      	sub	sp, #44	@ 0x2c
 8003110:	af04      	add	r7, sp, #16
 8003112:	60ba      	str	r2, [r7, #8]
 8003114:	461a      	mov	r2, r3
 8003116:	4603      	mov	r3, r0
 8003118:	81fb      	strh	r3, [r7, #14]
 800311a:	460b      	mov	r3, r1
 800311c:	81bb      	strh	r3, [r7, #12]
 800311e:	4613      	mov	r3, r2
 8003120:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8003122:	89fb      	ldrh	r3, [r7, #14]
 8003124:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800312a:	e048      	b.n	80031be <lcd_show_string+0xb2>
		if (!bHz) {
 800312c:	7dfb      	ldrb	r3, [r7, #23]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d145      	bne.n	80031be <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8003132:	89fa      	ldrh	r2, [r7, #14]
 8003134:	4b26      	ldr	r3, [pc, #152]	@ (80031d0 <lcd_show_string+0xc4>)
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	4619      	mov	r1, r3
 800313a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800313e:	085b      	lsrs	r3, r3, #1
 8003140:	b2db      	uxtb	r3, r3
 8003142:	1acb      	subs	r3, r1, r3
 8003144:	429a      	cmp	r2, r3
 8003146:	dc3f      	bgt.n	80031c8 <lcd_show_string+0xbc>
 8003148:	89ba      	ldrh	r2, [r7, #12]
 800314a:	4b21      	ldr	r3, [pc, #132]	@ (80031d0 <lcd_show_string+0xc4>)
 800314c:	885b      	ldrh	r3, [r3, #2]
 800314e:	4619      	mov	r1, r3
 8003150:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003154:	1acb      	subs	r3, r1, r3
 8003156:	429a      	cmp	r2, r3
 8003158:	dc36      	bgt.n	80031c8 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b80      	cmp	r3, #128	@ 0x80
 8003160:	d902      	bls.n	8003168 <lcd_show_string+0x5c>
				bHz = 1;
 8003162:	2301      	movs	r3, #1
 8003164:	75fb      	strb	r3, [r7, #23]
 8003166:	e02a      	b.n	80031be <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b0d      	cmp	r3, #13
 800316e:	d10b      	bne.n	8003188 <lcd_show_string+0x7c>
					y += sizey;
 8003170:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003174:	b29a      	uxth	r2, r3
 8003176:	89bb      	ldrh	r3, [r7, #12]
 8003178:	4413      	add	r3, r2
 800317a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 800317c:	8abb      	ldrh	r3, [r7, #20]
 800317e:	81fb      	strh	r3, [r7, #14]
					str++;
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	3301      	adds	r3, #1
 8003184:	60bb      	str	r3, [r7, #8]
 8003186:	e017      	b.n	80031b8 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	781a      	ldrb	r2, [r3, #0]
 800318c:	88fc      	ldrh	r4, [r7, #6]
 800318e:	89b9      	ldrh	r1, [r7, #12]
 8003190:	89f8      	ldrh	r0, [r7, #14]
 8003192:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003196:	9302      	str	r3, [sp, #8]
 8003198:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	4623      	mov	r3, r4
 80031a4:	f7ff fc6e 	bl	8002a84 <lcd_show_char>
					x += sizey / 2;
 80031a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031ac:	085b      	lsrs	r3, r3, #1
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	89fb      	ldrh	r3, [r7, #14]
 80031b4:	4413      	add	r3, r2
 80031b6:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	3301      	adds	r3, #1
 80031bc:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1b2      	bne.n	800312c <lcd_show_string+0x20>
 80031c6:	e000      	b.n	80031ca <lcd_show_string+0xbe>
				return;
 80031c8:	bf00      	nop
			}
		}
	}
}
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd90      	pop	{r4, r7, pc}
 80031d0:	200000f4 	.word	0x200000f4

080031d4 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08a      	sub	sp, #40	@ 0x28
 80031d8:	af04      	add	r7, sp, #16
 80031da:	60ba      	str	r2, [r7, #8]
 80031dc:	461a      	mov	r2, r3
 80031de:	4603      	mov	r3, r0
 80031e0:	81fb      	strh	r3, [r7, #14]
 80031e2:	460b      	mov	r3, r1
 80031e4:	81bb      	strh	r3, [r7, #12]
 80031e6:	4613      	mov	r3, r2
 80031e8:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 80031ea:	68b8      	ldr	r0, [r7, #8]
 80031ec:	f7fc ffec 	bl	80001c8 <strlen>
 80031f0:	4603      	mov	r3, r0
 80031f2:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 80031f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003234 <lcd_show_string_center+0x60>)
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	8afb      	ldrh	r3, [r7, #22]
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	0fda      	lsrs	r2, r3, #31
 8003202:	4413      	add	r3, r2
 8003204:	105b      	asrs	r3, r3, #1
 8003206:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8003208:	89fa      	ldrh	r2, [r7, #14]
 800320a:	8abb      	ldrh	r3, [r7, #20]
 800320c:	4413      	add	r3, r2
 800320e:	b298      	uxth	r0, r3
 8003210:	88fa      	ldrh	r2, [r7, #6]
 8003212:	89b9      	ldrh	r1, [r7, #12]
 8003214:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003218:	9302      	str	r3, [sp, #8]
 800321a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800321e:	9301      	str	r3, [sp, #4]
 8003220:	8c3b      	ldrh	r3, [r7, #32]
 8003222:	9300      	str	r3, [sp, #0]
 8003224:	4613      	mov	r3, r2
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	f7ff ff70 	bl	800310c <lcd_show_string>
}
 800322c:	bf00      	nop
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	200000f4 	.word	0x200000f4

08003238 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800323c:	2201      	movs	r2, #1
 800323e:	2140      	movs	r1, #64	@ 0x40
 8003240:	4802      	ldr	r0, [pc, #8]	@ (800324c <led_7seg_init+0x14>)
 8003242:	f000 fffb 	bl	800423c <HAL_GPIO_WritePin>
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40021800 	.word	0x40021800

08003250 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8003254:	4b40      	ldr	r3, [pc, #256]	@ (8003358 <led_7seg_display+0x108>)
 8003256:	881b      	ldrh	r3, [r3, #0]
 8003258:	b2db      	uxtb	r3, r3
 800325a:	b29a      	uxth	r2, r3
 800325c:	4b3e      	ldr	r3, [pc, #248]	@ (8003358 <led_7seg_display+0x108>)
 800325e:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8003260:	4b3e      	ldr	r3, [pc, #248]	@ (800335c <led_7seg_display+0x10c>)
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	4b3e      	ldr	r3, [pc, #248]	@ (8003360 <led_7seg_display+0x110>)
 8003268:	5c9b      	ldrb	r3, [r3, r2]
 800326a:	b21b      	sxth	r3, r3
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	b21a      	sxth	r2, r3
 8003270:	4b39      	ldr	r3, [pc, #228]	@ (8003358 <led_7seg_display+0x108>)
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	b21b      	sxth	r3, r3
 8003276:	4313      	orrs	r3, r2
 8003278:	b21b      	sxth	r3, r3
 800327a:	b29a      	uxth	r2, r3
 800327c:	4b36      	ldr	r3, [pc, #216]	@ (8003358 <led_7seg_display+0x108>)
 800327e:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8003280:	4b36      	ldr	r3, [pc, #216]	@ (800335c <led_7seg_display+0x10c>)
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	2b03      	cmp	r3, #3
 8003286:	d847      	bhi.n	8003318 <led_7seg_display+0xc8>
 8003288:	a201      	add	r2, pc, #4	@ (adr r2, 8003290 <led_7seg_display+0x40>)
 800328a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800328e:	bf00      	nop
 8003290:	080032a1 	.word	0x080032a1
 8003294:	080032bf 	.word	0x080032bf
 8003298:	080032dd 	.word	0x080032dd
 800329c:	080032fb 	.word	0x080032fb
	case 0:
		spi_buffer |= 0x00b0;
 80032a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003358 <led_7seg_display+0x108>)
 80032a2:	881b      	ldrh	r3, [r3, #0]
 80032a4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003358 <led_7seg_display+0x108>)
 80032ac:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 80032ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003358 <led_7seg_display+0x108>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	4b27      	ldr	r3, [pc, #156]	@ (8003358 <led_7seg_display+0x108>)
 80032ba:	801a      	strh	r2, [r3, #0]
		break;
 80032bc:	e02d      	b.n	800331a <led_7seg_display+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 80032be:	4b26      	ldr	r3, [pc, #152]	@ (8003358 <led_7seg_display+0x108>)
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	4b23      	ldr	r3, [pc, #140]	@ (8003358 <led_7seg_display+0x108>)
 80032ca:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 80032cc:	4b22      	ldr	r3, [pc, #136]	@ (8003358 <led_7seg_display+0x108>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	f023 0320 	bic.w	r3, r3, #32
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	4b20      	ldr	r3, [pc, #128]	@ (8003358 <led_7seg_display+0x108>)
 80032d8:	801a      	strh	r2, [r3, #0]
		break;
 80032da:	e01e      	b.n	800331a <led_7seg_display+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 80032dc:	4b1e      	ldr	r3, [pc, #120]	@ (8003358 <led_7seg_display+0x108>)
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003358 <led_7seg_display+0x108>)
 80032e8:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 80032ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003358 <led_7seg_display+0x108>)
 80032ec:	881b      	ldrh	r3, [r3, #0]
 80032ee:	f023 0310 	bic.w	r3, r3, #16
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	4b18      	ldr	r3, [pc, #96]	@ (8003358 <led_7seg_display+0x108>)
 80032f6:	801a      	strh	r2, [r3, #0]
		break;
 80032f8:	e00f      	b.n	800331a <led_7seg_display+0xca>
	case 3:
		spi_buffer |= 0x0070;
 80032fa:	4b17      	ldr	r3, [pc, #92]	@ (8003358 <led_7seg_display+0x108>)
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8003302:	b29a      	uxth	r2, r3
 8003304:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <led_7seg_display+0x108>)
 8003306:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8003308:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <led_7seg_display+0x108>)
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003310:	b29a      	uxth	r2, r3
 8003312:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <led_7seg_display+0x108>)
 8003314:	801a      	strh	r2, [r3, #0]
		break;
 8003316:	e000      	b.n	800331a <led_7seg_display+0xca>
	default:
		break;
 8003318:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 800331a:	4b10      	ldr	r3, [pc, #64]	@ (800335c <led_7seg_display+0x10c>)
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	3301      	adds	r3, #1
 8003320:	425a      	negs	r2, r3
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	f002 0203 	and.w	r2, r2, #3
 800332a:	bf58      	it	pl
 800332c:	4253      	negpl	r3, r2
 800332e:	b29a      	uxth	r2, r3
 8003330:	4b0a      	ldr	r3, [pc, #40]	@ (800335c <led_7seg_display+0x10c>)
 8003332:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8003334:	2200      	movs	r2, #0
 8003336:	2140      	movs	r1, #64	@ 0x40
 8003338:	480a      	ldr	r0, [pc, #40]	@ (8003364 <led_7seg_display+0x114>)
 800333a:	f000 ff7f 	bl	800423c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 800333e:	2301      	movs	r3, #1
 8003340:	2202      	movs	r2, #2
 8003342:	4905      	ldr	r1, [pc, #20]	@ (8003358 <led_7seg_display+0x108>)
 8003344:	4808      	ldr	r0, [pc, #32]	@ (8003368 <led_7seg_display+0x118>)
 8003346:	f001 fc9a 	bl	8004c7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800334a:	2201      	movs	r2, #1
 800334c:	2140      	movs	r1, #64	@ 0x40
 800334e:	4805      	ldr	r0, [pc, #20]	@ (8003364 <led_7seg_display+0x114>)
 8003350:	f000 ff74 	bl	800423c <HAL_GPIO_WritePin>
}
 8003354:	bf00      	nop
 8003356:	bd80      	pop	{r7, pc}
 8003358:	20000020 	.word	0x20000020
 800335c:	200000fa 	.word	0x200000fa
 8003360:	2000000c 	.word	0x2000000c
 8003364:	40021800 	.word	0x40021800
 8003368:	20000110 	.word	0x20000110

0800336c <led_7seg_set_digit>:
 * @param  	num	Number displayed
 * @param  	pos	The position displayed (index from 0)
 * @param  	show_dot Show dot in the led or not
 * @retval 	None
 */
void led_7seg_set_digit(int num, int position, uint8_t show_dot) {
 800336c:	b480      	push	{r7}
 800336e:	b087      	sub	sp, #28
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	4613      	mov	r3, r2
 8003378:	71fb      	strb	r3, [r7, #7]
	if (position < 0 || position > 3) return;
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	2b00      	cmp	r3, #0
 800337e:	db27      	blt.n	80033d0 <led_7seg_set_digit+0x64>
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	2b03      	cmp	r3, #3
 8003384:	dc24      	bgt.n	80033d0 <led_7seg_set_digit+0x64>
	if (num < 0) num = 0;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2b00      	cmp	r3, #0
 800338a:	da01      	bge.n	8003390 <led_7seg_set_digit+0x24>
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
	if (num > 15) num = num % 16; // wrap
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2b0f      	cmp	r3, #15
 8003394:	dd08      	ble.n	80033a8 <led_7seg_set_digit+0x3c>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	425a      	negs	r2, r3
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	f002 020f 	and.w	r2, r2, #15
 80033a2:	bf58      	it	pl
 80033a4:	4253      	negpl	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
	uint8_t seg = led_7seg_map_of_output[num];
 80033a8:	4a0c      	ldr	r2, [pc, #48]	@ (80033dc <led_7seg_set_digit+0x70>)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4413      	add	r3, r2
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	75fb      	strb	r3, [r7, #23]
	if (show_dot) {
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <led_7seg_set_digit+0x58>
		// assume dot is LSB cleared when active like previous code using '- show_dot'
		if (seg > 0) seg -= 1; // replicate prior behavior
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <led_7seg_set_digit+0x58>
 80033be:	7dfb      	ldrb	r3, [r7, #23]
 80033c0:	3b01      	subs	r3, #1
 80033c2:	75fb      	strb	r3, [r7, #23]
	}
	led_7seg[position] = seg;
 80033c4:	4a06      	ldr	r2, [pc, #24]	@ (80033e0 <led_7seg_set_digit+0x74>)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	4413      	add	r3, r2
 80033ca:	7dfa      	ldrb	r2, [r7, #23]
 80033cc:	701a      	strb	r2, [r3, #0]
 80033ce:	e000      	b.n	80033d2 <led_7seg_set_digit+0x66>
	if (position < 0 || position > 3) return;
 80033d0:	bf00      	nop
}
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	20000010 	.word	0x20000010
 80033e0:	2000000c 	.word	0x2000000c

080033e4 <led_7seg_clear_pos>:

void led_7seg_clear_pos(int position) {
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
	if (position < 0 || position > 3) return;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	db08      	blt.n	8003404 <led_7seg_clear_pos+0x20>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	dc05      	bgt.n	8003404 <led_7seg_clear_pos+0x20>
	// Set all segments off for this position (blank). Assuming 0xFF turns all segments off in this wiring.
	// If your wiring is active-low for segments, 0xFF will turn them off (no segment lit).
	// Adjust if necessary after visual test.
	led_7seg[position] = 0xFF;
 80033f8:	4a05      	ldr	r2, [pc, #20]	@ (8003410 <led_7seg_clear_pos+0x2c>)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4413      	add	r3, r2
 80033fe:	22ff      	movs	r2, #255	@ 0xff
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e000      	b.n	8003406 <led_7seg_clear_pos+0x22>
	if (position < 0 || position > 3) return;
 8003404:	bf00      	nop
}
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	2000000c 	.word	0x2000000c

08003414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003418:	f000 fbcc 	bl	8003bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800341c:	f000 f820 	bl	8003460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003420:	f7ff f944 	bl	80026ac <MX_GPIO_Init>
  MX_TIM2_Init();
 8003424:	f000 fa42 	bl	80038ac <MX_TIM2_Init>
  MX_SPI1_Init();
 8003428:	f000 f93a 	bl	80036a0 <MX_SPI1_Init>
  MX_FSMC_Init();
 800342c:	f7ff f86e 	bl	800250c <MX_FSMC_Init>
  MX_TIM4_Init();
 8003430:	f000 fa88 	bl	8003944 <MX_TIM4_Init>
  MX_TIM13_Init();
 8003434:	f000 fad4 	bl	80039e0 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 8003438:	f000 f87c 	bl	8003534 <init_system>

  setTimer(SYSTEM_TIMER, 1000);
 800343c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003440:	2000      	movs	r0, #0
 8003442:	f000 f8cb 	bl	80035dc <setTimer>
  setTimer(LED_7SEG, 1000);
 8003446:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800344a:	2001      	movs	r0, #1
 800344c:	f000 f8c6 	bl	80035dc <setTimer>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  button_scan();
 8003450:	f7fd f88e 	bl	8000570 <button_scan>
	  fsm_electronic_lock_run();
 8003454:	f7fd f926 	bl	80006a4 <fsm_electronic_lock_run>
	  led_7seg_display();
 8003458:	f7ff fefa 	bl	8003250 <led_7seg_display>
	  button_scan();
 800345c:	bf00      	nop
 800345e:	e7f7      	b.n	8003450 <main+0x3c>

08003460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b094      	sub	sp, #80	@ 0x50
 8003464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003466:	f107 0320 	add.w	r3, r7, #32
 800346a:	2230      	movs	r2, #48	@ 0x30
 800346c:	2100      	movs	r1, #0
 800346e:	4618      	mov	r0, r3
 8003470:	f003 fb00 	bl	8006a74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003474:	f107 030c 	add.w	r3, r7, #12
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003484:	2300      	movs	r3, #0
 8003486:	60bb      	str	r3, [r7, #8]
 8003488:	4b28      	ldr	r3, [pc, #160]	@ (800352c <SystemClock_Config+0xcc>)
 800348a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348c:	4a27      	ldr	r2, [pc, #156]	@ (800352c <SystemClock_Config+0xcc>)
 800348e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003492:	6413      	str	r3, [r2, #64]	@ 0x40
 8003494:	4b25      	ldr	r3, [pc, #148]	@ (800352c <SystemClock_Config+0xcc>)
 8003496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800349c:	60bb      	str	r3, [r7, #8]
 800349e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034a0:	2300      	movs	r3, #0
 80034a2:	607b      	str	r3, [r7, #4]
 80034a4:	4b22      	ldr	r3, [pc, #136]	@ (8003530 <SystemClock_Config+0xd0>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a21      	ldr	r2, [pc, #132]	@ (8003530 <SystemClock_Config+0xd0>)
 80034aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003530 <SystemClock_Config+0xd0>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034b8:	607b      	str	r3, [r7, #4]
 80034ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80034bc:	2301      	movs	r3, #1
 80034be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034c6:	2302      	movs	r3, #2
 80034c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80034d0:	2304      	movs	r3, #4
 80034d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80034d4:	23a8      	movs	r3, #168	@ 0xa8
 80034d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034d8:	2302      	movs	r3, #2
 80034da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034dc:	2304      	movs	r3, #4
 80034de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034e0:	f107 0320 	add.w	r3, r7, #32
 80034e4:	4618      	mov	r0, r3
 80034e6:	f000 fedd 	bl	80042a4 <HAL_RCC_OscConfig>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80034f0:	f000 f859 	bl	80035a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034f4:	230f      	movs	r3, #15
 80034f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034f8:	2302      	movs	r3, #2
 80034fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003500:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003504:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003506:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800350a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800350c:	f107 030c 	add.w	r3, r7, #12
 8003510:	2105      	movs	r1, #5
 8003512:	4618      	mov	r0, r3
 8003514:	f001 f93e 	bl	8004794 <HAL_RCC_ClockConfig>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800351e:	f000 f842 	bl	80035a6 <Error_Handler>
  }
}
 8003522:	bf00      	nop
 8003524:	3750      	adds	r7, #80	@ 0x50
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	40023800 	.word	0x40023800
 8003530:	40007000 	.word	0x40007000

08003534 <init_system>:

/* USER CODE BEGIN 4 */
void init_system() {
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
	timer_init();
 800353a:	f000 f83b 	bl	80035b4 <timer_init>
	button_init();
 800353e:	f7fd f80b 	bl	8000558 <button_init>
	lcd_init();
 8003542:	f7ff fc83 	bl	8002e4c <lcd_init>
	buzzer_init();
 8003546:	f7fd f87f 	bl	8000648 <buzzer_init>
	lcd_clear(WHITE);
 800354a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800354e:	f7ff fa19 	bl	8002984 <lcd_clear>
	led_7seg_init();
 8003552:	f7ff fe71 	bl	8003238 <led_7seg_init>
	for (int i = 0; i < 4; ++i) {
 8003556:	2300      	movs	r3, #0
 8003558:	607b      	str	r3, [r7, #4]
 800355a:	e00a      	b.n	8003572 <init_system+0x3e>
		entered_password[i] = 0;
 800355c:	4a09      	ldr	r2, [pc, #36]	@ (8003584 <init_system+0x50>)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4413      	add	r3, r2
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
		led_7seg_clear_pos(i);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7ff ff3c 	bl	80033e4 <led_7seg_clear_pos>
	for (int i = 0; i < 4; ++i) {
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3301      	adds	r3, #1
 8003570:	607b      	str	r3, [r7, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b03      	cmp	r3, #3
 8003576:	ddf1      	ble.n	800355c <init_system+0x28>
	}
}
 8003578:	bf00      	nop
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	20000070 	.word	0x20000070

08003588 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim) {
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003598:	d101      	bne.n	800359e <HAL_TIM_PeriodElapsedCallback+0x16>
		timerRun();
 800359a:	f000 f851 	bl	8003640 <timerRun>
	} else if (htim->Instance == TIM4) {
		//led_7seg_display();
	}

}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035a6:	b480      	push	{r7}
 80035a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035aa:	b672      	cpsid	i
}
 80035ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035ae:	bf00      	nop
 80035b0:	e7fd      	b.n	80035ae <Error_Handler+0x8>
	...

080035b4 <timer_init>:
#define MAX_TIMER 5

uint16_t timer_counter[MAX_TIMER];
uint8_t  timer_flag[MAX_TIMER];

void timer_init() {
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80035b8:	4805      	ldr	r0, [pc, #20]	@ (80035d0 <timer_init+0x1c>)
 80035ba:	f002 f941 	bl	8005840 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 80035be:	4805      	ldr	r0, [pc, #20]	@ (80035d4 <timer_init+0x20>)
 80035c0:	f002 f93e 	bl	8005840 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 80035c4:	4804      	ldr	r0, [pc, #16]	@ (80035d8 <timer_init+0x24>)
 80035c6:	f002 f93b 	bl	8005840 <HAL_TIM_Base_Start_IT>
}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	20000168 	.word	0x20000168
 80035d4:	200001b0 	.word	0x200001b0
 80035d8:	200001f8 	.word	0x200001f8

080035dc <setTimer>:

void setTimer(uint8_t index, uint16_t duration) {
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4603      	mov	r3, r0
 80035e4:	460a      	mov	r2, r1
 80035e6:	71fb      	strb	r3, [r7, #7]
 80035e8:	4613      	mov	r3, r2
 80035ea:	80bb      	strh	r3, [r7, #4]
	timer_counter[index] = duration;
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	4907      	ldr	r1, [pc, #28]	@ (800360c <setTimer+0x30>)
 80035f0:	88ba      	ldrh	r2, [r7, #4]
 80035f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer_flag[index] = 0;
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	4a05      	ldr	r2, [pc, #20]	@ (8003610 <setTimer+0x34>)
 80035fa:	2100      	movs	r1, #0
 80035fc:	54d1      	strb	r1, [r2, r3]
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	200000fc 	.word	0x200000fc
 8003610:	20000108 	.word	0x20000108

08003614 <isTimerExpired>:

uint8_t isTimerExpired(uint8_t index) {
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	71fb      	strb	r3, [r7, #7]
	if (timer_flag[index] == 1) {
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	4a06      	ldr	r2, [pc, #24]	@ (800363c <isTimerExpired+0x28>)
 8003622:	5cd3      	ldrb	r3, [r2, r3]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d101      	bne.n	800362c <isTimerExpired+0x18>
		return 1;
 8003628:	2301      	movs	r3, #1
 800362a:	e000      	b.n	800362e <isTimerExpired+0x1a>
	}
	return 0;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	20000108 	.word	0x20000108

08003640 <timerRun>:

void timerRun() {
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 8003646:	2300      	movs	r3, #0
 8003648:	71fb      	strb	r3, [r7, #7]
 800364a:	e01b      	b.n	8003684 <timerRun+0x44>
		if (timer_counter[i] > 0) {
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	4a12      	ldr	r2, [pc, #72]	@ (8003698 <timerRun+0x58>)
 8003650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d012      	beq.n	800367e <timerRun+0x3e>
			timer_counter[i]--;
 8003658:	79fb      	ldrb	r3, [r7, #7]
 800365a:	4a0f      	ldr	r2, [pc, #60]	@ (8003698 <timerRun+0x58>)
 800365c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003660:	3a01      	subs	r2, #1
 8003662:	b291      	uxth	r1, r2
 8003664:	4a0c      	ldr	r2, [pc, #48]	@ (8003698 <timerRun+0x58>)
 8003666:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (timer_counter[i] <= 0) {
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	4a0a      	ldr	r2, [pc, #40]	@ (8003698 <timerRun+0x58>)
 800366e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d103      	bne.n	800367e <timerRun+0x3e>
				timer_flag[i] = 1;
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	4a08      	ldr	r2, [pc, #32]	@ (800369c <timerRun+0x5c>)
 800367a:	2101      	movs	r1, #1
 800367c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	3301      	adds	r3, #1
 8003682:	71fb      	strb	r3, [r7, #7]
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	2b04      	cmp	r3, #4
 8003688:	d9e0      	bls.n	800364c <timerRun+0xc>
			}
		}
	}
}
 800368a:	bf00      	nop
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	200000fc 	.word	0x200000fc
 800369c:	20000108 	.word	0x20000108

080036a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80036a4:	4b17      	ldr	r3, [pc, #92]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036a6:	4a18      	ldr	r2, [pc, #96]	@ (8003708 <MX_SPI1_Init+0x68>)
 80036a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036aa:	4b16      	ldr	r3, [pc, #88]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80036b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036b2:	4b14      	ldr	r3, [pc, #80]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036b8:	4b12      	ldr	r3, [pc, #72]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036be:	4b11      	ldr	r3, [pc, #68]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036da:	2200      	movs	r2, #0
 80036dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036de:	4b09      	ldr	r3, [pc, #36]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036e4:	4b07      	ldr	r3, [pc, #28]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80036ea:	4b06      	ldr	r3, [pc, #24]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036ec:	220a      	movs	r2, #10
 80036ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036f0:	4804      	ldr	r0, [pc, #16]	@ (8003704 <MX_SPI1_Init+0x64>)
 80036f2:	f001 fa3b 	bl	8004b6c <HAL_SPI_Init>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80036fc:	f7ff ff53 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003700:	bf00      	nop
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20000110 	.word	0x20000110
 8003708:	40013000 	.word	0x40013000

0800370c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08a      	sub	sp, #40	@ 0x28
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003714:	f107 0314 	add.w	r3, r7, #20
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a19      	ldr	r2, [pc, #100]	@ (8003790 <HAL_SPI_MspInit+0x84>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d12b      	bne.n	8003786 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
 8003732:	4b18      	ldr	r3, [pc, #96]	@ (8003794 <HAL_SPI_MspInit+0x88>)
 8003734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003736:	4a17      	ldr	r2, [pc, #92]	@ (8003794 <HAL_SPI_MspInit+0x88>)
 8003738:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800373c:	6453      	str	r3, [r2, #68]	@ 0x44
 800373e:	4b15      	ldr	r3, [pc, #84]	@ (8003794 <HAL_SPI_MspInit+0x88>)
 8003740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003742:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	4b11      	ldr	r3, [pc, #68]	@ (8003794 <HAL_SPI_MspInit+0x88>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003752:	4a10      	ldr	r2, [pc, #64]	@ (8003794 <HAL_SPI_MspInit+0x88>)
 8003754:	f043 0302 	orr.w	r3, r3, #2
 8003758:	6313      	str	r3, [r2, #48]	@ 0x30
 800375a:	4b0e      	ldr	r3, [pc, #56]	@ (8003794 <HAL_SPI_MspInit+0x88>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003766:	2338      	movs	r3, #56	@ 0x38
 8003768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800376a:	2302      	movs	r3, #2
 800376c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003772:	2303      	movs	r3, #3
 8003774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003776:	2305      	movs	r3, #5
 8003778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800377a:	f107 0314 	add.w	r3, r7, #20
 800377e:	4619      	mov	r1, r3
 8003780:	4805      	ldr	r0, [pc, #20]	@ (8003798 <HAL_SPI_MspInit+0x8c>)
 8003782:	f000 fbbf 	bl	8003f04 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003786:	bf00      	nop
 8003788:	3728      	adds	r7, #40	@ 0x28
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40013000 	.word	0x40013000
 8003794:	40023800 	.word	0x40023800
 8003798:	40020400 	.word	0x40020400

0800379c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	607b      	str	r3, [r7, #4]
 80037a6:	4b10      	ldr	r3, [pc, #64]	@ (80037e8 <HAL_MspInit+0x4c>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037aa:	4a0f      	ldr	r2, [pc, #60]	@ (80037e8 <HAL_MspInit+0x4c>)
 80037ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037b2:	4b0d      	ldr	r3, [pc, #52]	@ (80037e8 <HAL_MspInit+0x4c>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ba:	607b      	str	r3, [r7, #4]
 80037bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037be:	2300      	movs	r3, #0
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	4b09      	ldr	r3, [pc, #36]	@ (80037e8 <HAL_MspInit+0x4c>)
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	4a08      	ldr	r2, [pc, #32]	@ (80037e8 <HAL_MspInit+0x4c>)
 80037c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80037ce:	4b06      	ldr	r3, [pc, #24]	@ (80037e8 <HAL_MspInit+0x4c>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800

080037ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037f0:	bf00      	nop
 80037f2:	e7fd      	b.n	80037f0 <NMI_Handler+0x4>

080037f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037f8:	bf00      	nop
 80037fa:	e7fd      	b.n	80037f8 <HardFault_Handler+0x4>

080037fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003800:	bf00      	nop
 8003802:	e7fd      	b.n	8003800 <MemManage_Handler+0x4>

08003804 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003808:	bf00      	nop
 800380a:	e7fd      	b.n	8003808 <BusFault_Handler+0x4>

0800380c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003810:	bf00      	nop
 8003812:	e7fd      	b.n	8003810 <UsageFault_Handler+0x4>

08003814 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003818:	bf00      	nop
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003822:	b480      	push	{r7}
 8003824:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003826:	bf00      	nop
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003834:	bf00      	nop
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003842:	f000 fa09 	bl	8003c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003846:	bf00      	nop
 8003848:	bd80      	pop	{r7, pc}
	...

0800384c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003850:	4802      	ldr	r0, [pc, #8]	@ (800385c <TIM2_IRQHandler+0x10>)
 8003852:	f002 f9f7 	bl	8005c44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003856:	bf00      	nop
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	20000168 	.word	0x20000168

08003860 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003864:	4802      	ldr	r0, [pc, #8]	@ (8003870 <TIM4_IRQHandler+0x10>)
 8003866:	f002 f9ed 	bl	8005c44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800386a:	bf00      	nop
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	200001b0 	.word	0x200001b0

08003874 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8003878:	4802      	ldr	r0, [pc, #8]	@ (8003884 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800387a:	f002 f9e3 	bl	8005c44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800387e:	bf00      	nop
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	200001f8 	.word	0x200001f8

08003888 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800388c:	4b06      	ldr	r3, [pc, #24]	@ (80038a8 <SystemInit+0x20>)
 800388e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003892:	4a05      	ldr	r2, [pc, #20]	@ (80038a8 <SystemInit+0x20>)
 8003894:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003898:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	e000ed00 	.word	0xe000ed00

080038ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b2:	f107 0308 	add.w	r3, r7, #8
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c0:	463b      	mov	r3, r7
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80038d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038d2:	f240 3247 	movw	r2, #839	@ 0x347
 80038d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d8:	4b19      	ldr	r3, [pc, #100]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038da:	2200      	movs	r2, #0
 80038dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80038de:	4b18      	ldr	r3, [pc, #96]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038e0:	2263      	movs	r2, #99	@ 0x63
 80038e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e4:	4b16      	ldr	r3, [pc, #88]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ea:	4b15      	ldr	r3, [pc, #84]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038f0:	4813      	ldr	r0, [pc, #76]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038f2:	f001 ff55 	bl	80057a0 <HAL_TIM_Base_Init>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80038fc:	f7ff fe53 	bl	80035a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003904:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003906:	f107 0308 	add.w	r3, r7, #8
 800390a:	4619      	mov	r1, r3
 800390c:	480c      	ldr	r0, [pc, #48]	@ (8003940 <MX_TIM2_Init+0x94>)
 800390e:	f002 fb4b 	bl	8005fa8 <HAL_TIM_ConfigClockSource>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003918:	f7ff fe45 	bl	80035a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800391c:	2300      	movs	r3, #0
 800391e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003920:	2300      	movs	r3, #0
 8003922:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003924:	463b      	mov	r3, r7
 8003926:	4619      	mov	r1, r3
 8003928:	4805      	ldr	r0, [pc, #20]	@ (8003940 <MX_TIM2_Init+0x94>)
 800392a:	f002 ff43 	bl	80067b4 <HAL_TIMEx_MasterConfigSynchronization>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003934:	f7ff fe37 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003938:	bf00      	nop
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	20000168 	.word	0x20000168

08003944 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	605a      	str	r2, [r3, #4]
 8003954:	609a      	str	r2, [r3, #8]
 8003956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003958:	463b      	mov	r3, r7
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003960:	4b1d      	ldr	r3, [pc, #116]	@ (80039d8 <MX_TIM4_Init+0x94>)
 8003962:	4a1e      	ldr	r2, [pc, #120]	@ (80039dc <MX_TIM4_Init+0x98>)
 8003964:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8003966:	4b1c      	ldr	r3, [pc, #112]	@ (80039d8 <MX_TIM4_Init+0x94>)
 8003968:	f240 3247 	movw	r2, #839	@ 0x347
 800396c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800396e:	4b1a      	ldr	r3, [pc, #104]	@ (80039d8 <MX_TIM4_Init+0x94>)
 8003970:	2200      	movs	r2, #0
 8003972:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8003974:	4b18      	ldr	r3, [pc, #96]	@ (80039d8 <MX_TIM4_Init+0x94>)
 8003976:	2263      	movs	r2, #99	@ 0x63
 8003978:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800397a:	4b17      	ldr	r3, [pc, #92]	@ (80039d8 <MX_TIM4_Init+0x94>)
 800397c:	2200      	movs	r2, #0
 800397e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003980:	4b15      	ldr	r3, [pc, #84]	@ (80039d8 <MX_TIM4_Init+0x94>)
 8003982:	2200      	movs	r2, #0
 8003984:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003986:	4814      	ldr	r0, [pc, #80]	@ (80039d8 <MX_TIM4_Init+0x94>)
 8003988:	f001 ff0a 	bl	80057a0 <HAL_TIM_Base_Init>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003992:	f7ff fe08 	bl	80035a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003996:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800399a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800399c:	f107 0308 	add.w	r3, r7, #8
 80039a0:	4619      	mov	r1, r3
 80039a2:	480d      	ldr	r0, [pc, #52]	@ (80039d8 <MX_TIM4_Init+0x94>)
 80039a4:	f002 fb00 	bl	8005fa8 <HAL_TIM_ConfigClockSource>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80039ae:	f7ff fdfa 	bl	80035a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039b2:	2300      	movs	r3, #0
 80039b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039b6:	2300      	movs	r3, #0
 80039b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039ba:	463b      	mov	r3, r7
 80039bc:	4619      	mov	r1, r3
 80039be:	4806      	ldr	r0, [pc, #24]	@ (80039d8 <MX_TIM4_Init+0x94>)
 80039c0:	f002 fef8 	bl	80067b4 <HAL_TIMEx_MasterConfigSynchronization>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80039ca:	f7ff fdec 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80039ce:	bf00      	nop
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	200001b0 	.word	0x200001b0
 80039dc:	40000800 	.word	0x40000800

080039e0 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80039e6:	1d3b      	adds	r3, r7, #4
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	609a      	str	r2, [r3, #8]
 80039f0:	60da      	str	r2, [r3, #12]
 80039f2:	611a      	str	r2, [r3, #16]
 80039f4:	615a      	str	r2, [r3, #20]
 80039f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80039f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003a74 <MX_TIM13_Init+0x94>)
 80039fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003a78 <MX_TIM13_Init+0x98>)
 80039fc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 80039fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a00:	f240 3247 	movw	r2, #839	@ 0x347
 8003a04:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a06:	4b1b      	ldr	r3, [pc, #108]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003a0c:	4b19      	ldr	r3, [pc, #100]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a0e:	2263      	movs	r2, #99	@ 0x63
 8003a10:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a12:	4b18      	ldr	r3, [pc, #96]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a18:	4b16      	ldr	r3, [pc, #88]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003a1e:	4815      	ldr	r0, [pc, #84]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a20:	f001 febe 	bl	80057a0 <HAL_TIM_Base_Init>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8003a2a:	f7ff fdbc 	bl	80035a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8003a2e:	4811      	ldr	r0, [pc, #68]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a30:	f001 ff76 	bl	8005920 <HAL_TIM_PWM_Init>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8003a3a:	f7ff fdb4 	bl	80035a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a3e:	2360      	movs	r3, #96	@ 0x60
 8003a40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003a42:	2300      	movs	r3, #0
 8003a44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a46:	2300      	movs	r3, #0
 8003a48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a4e:	1d3b      	adds	r3, r7, #4
 8003a50:	2200      	movs	r2, #0
 8003a52:	4619      	mov	r1, r3
 8003a54:	4807      	ldr	r0, [pc, #28]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a56:	f002 f9e5 	bl	8005e24 <HAL_TIM_PWM_ConfigChannel>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8003a60:	f7ff fda1 	bl	80035a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8003a64:	4803      	ldr	r0, [pc, #12]	@ (8003a74 <MX_TIM13_Init+0x94>)
 8003a66:	f000 f86b 	bl	8003b40 <HAL_TIM_MspPostInit>

}
 8003a6a:	bf00      	nop
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	200001f8 	.word	0x200001f8
 8003a78:	40001c00 	.word	0x40001c00

08003a7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a8c:	d116      	bne.n	8003abc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	4b28      	ldr	r3, [pc, #160]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	4a27      	ldr	r2, [pc, #156]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003a98:	f043 0301 	orr.w	r3, r3, #1
 8003a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a9e:	4b25      	ldr	r3, [pc, #148]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2100      	movs	r1, #0
 8003aae:	201c      	movs	r0, #28
 8003ab0:	f000 f9f1 	bl	8003e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ab4:	201c      	movs	r0, #28
 8003ab6:	f000 fa0a 	bl	8003ece <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8003aba:	e036      	b.n	8003b2a <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM4)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b38 <HAL_TIM_Base_MspInit+0xbc>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d116      	bne.n	8003af4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	613b      	str	r3, [r7, #16]
 8003aca:	4b1a      	ldr	r3, [pc, #104]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	4a19      	ldr	r2, [pc, #100]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003ad0:	f043 0304 	orr.w	r3, r3, #4
 8003ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ad6:	4b17      	ldr	r3, [pc, #92]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	613b      	str	r3, [r7, #16]
 8003ae0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	201e      	movs	r0, #30
 8003ae8:	f000 f9d5 	bl	8003e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003aec:	201e      	movs	r0, #30
 8003aee:	f000 f9ee 	bl	8003ece <HAL_NVIC_EnableIRQ>
}
 8003af2:	e01a      	b.n	8003b2a <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM13)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a10      	ldr	r2, [pc, #64]	@ (8003b3c <HAL_TIM_Base_MspInit+0xc0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d115      	bne.n	8003b2a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003afe:	2300      	movs	r3, #0
 8003b00:	60fb      	str	r3, [r7, #12]
 8003b02:	4b0c      	ldr	r3, [pc, #48]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	4a0b      	ldr	r2, [pc, #44]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b0e:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <HAL_TIM_Base_MspInit+0xb8>)
 8003b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	202c      	movs	r0, #44	@ 0x2c
 8003b20:	f000 f9b9 	bl	8003e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003b24:	202c      	movs	r0, #44	@ 0x2c
 8003b26:	f000 f9d2 	bl	8003ece <HAL_NVIC_EnableIRQ>
}
 8003b2a:	bf00      	nop
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40023800 	.word	0x40023800
 8003b38:	40000800 	.word	0x40000800
 8003b3c:	40001c00 	.word	0x40001c00

08003b40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b48:	f107 030c 	add.w	r3, r7, #12
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]
 8003b50:	605a      	str	r2, [r3, #4]
 8003b52:	609a      	str	r2, [r3, #8]
 8003b54:	60da      	str	r2, [r3, #12]
 8003b56:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a12      	ldr	r2, [pc, #72]	@ (8003ba8 <HAL_TIM_MspPostInit+0x68>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d11e      	bne.n	8003ba0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	4b11      	ldr	r3, [pc, #68]	@ (8003bac <HAL_TIM_MspPostInit+0x6c>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	4a10      	ldr	r2, [pc, #64]	@ (8003bac <HAL_TIM_MspPostInit+0x6c>)
 8003b6c:	f043 0320 	orr.w	r3, r3, #32
 8003b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b72:	4b0e      	ldr	r3, [pc, #56]	@ (8003bac <HAL_TIM_MspPostInit+0x6c>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	f003 0320 	and.w	r3, r3, #32
 8003b7a:	60bb      	str	r3, [r7, #8]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b82:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b84:	2302      	movs	r3, #2
 8003b86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003b90:	2309      	movs	r3, #9
 8003b92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b94:	f107 030c 	add.w	r3, r7, #12
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4805      	ldr	r0, [pc, #20]	@ (8003bb0 <HAL_TIM_MspPostInit+0x70>)
 8003b9c:	f000 f9b2 	bl	8003f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003ba0:	bf00      	nop
 8003ba2:	3720      	adds	r7, #32
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40001c00 	.word	0x40001c00
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	40021400 	.word	0x40021400

08003bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8003bf4 <HAL_Init+0x40>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8003bf4 <HAL_Init+0x40>)
 8003bbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <HAL_Init+0x40>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8003bf4 <HAL_Init+0x40>)
 8003bca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003bce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bd0:	4b08      	ldr	r3, [pc, #32]	@ (8003bf4 <HAL_Init+0x40>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a07      	ldr	r2, [pc, #28]	@ (8003bf4 <HAL_Init+0x40>)
 8003bd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bdc:	2003      	movs	r0, #3
 8003bde:	f000 f94f 	bl	8003e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003be2:	200f      	movs	r0, #15
 8003be4:	f000 f808 	bl	8003bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003be8:	f7ff fdd8 	bl	800379c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40023c00 	.word	0x40023c00

08003bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c00:	4b12      	ldr	r3, [pc, #72]	@ (8003c4c <HAL_InitTick+0x54>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	4b12      	ldr	r3, [pc, #72]	@ (8003c50 <HAL_InitTick+0x58>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	4619      	mov	r1, r3
 8003c0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 f967 	bl	8003eea <HAL_SYSTICK_Config>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e00e      	b.n	8003c44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b0f      	cmp	r3, #15
 8003c2a:	d80a      	bhi.n	8003c42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	f04f 30ff 	mov.w	r0, #4294967295
 8003c34:	f000 f92f 	bl	8003e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c38:	4a06      	ldr	r2, [pc, #24]	@ (8003c54 <HAL_InitTick+0x5c>)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e000      	b.n	8003c44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	20000024 	.word	0x20000024
 8003c50:	2000002c 	.word	0x2000002c
 8003c54:	20000028 	.word	0x20000028

08003c58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c5c:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <HAL_IncTick+0x20>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <HAL_IncTick+0x24>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4413      	add	r3, r2
 8003c68:	4a04      	ldr	r2, [pc, #16]	@ (8003c7c <HAL_IncTick+0x24>)
 8003c6a:	6013      	str	r3, [r2, #0]
}
 8003c6c:	bf00      	nop
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	2000002c 	.word	0x2000002c
 8003c7c:	20000240 	.word	0x20000240

08003c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  return uwTick;
 8003c84:	4b03      	ldr	r3, [pc, #12]	@ (8003c94 <HAL_GetTick+0x14>)
 8003c86:	681b      	ldr	r3, [r3, #0]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20000240 	.word	0x20000240

08003c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ca0:	f7ff ffee 	bl	8003c80 <HAL_GetTick>
 8003ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb0:	d005      	beq.n	8003cbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cdc <HAL_Delay+0x44>)
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4413      	add	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cbe:	bf00      	nop
 8003cc0:	f7ff ffde 	bl	8003c80 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d8f7      	bhi.n	8003cc0 <HAL_Delay+0x28>
  {
  }
}
 8003cd0:	bf00      	nop
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	2000002c 	.word	0x2000002c

08003ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d24 <__NVIC_SetPriorityGrouping+0x44>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d12:	4a04      	ldr	r2, [pc, #16]	@ (8003d24 <__NVIC_SetPriorityGrouping+0x44>)
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	60d3      	str	r3, [r2, #12]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	e000ed00 	.word	0xe000ed00

08003d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d2c:	4b04      	ldr	r3, [pc, #16]	@ (8003d40 <__NVIC_GetPriorityGrouping+0x18>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	0a1b      	lsrs	r3, r3, #8
 8003d32:	f003 0307 	and.w	r3, r3, #7
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	db0b      	blt.n	8003d6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d56:	79fb      	ldrb	r3, [r7, #7]
 8003d58:	f003 021f 	and.w	r2, r3, #31
 8003d5c:	4907      	ldr	r1, [pc, #28]	@ (8003d7c <__NVIC_EnableIRQ+0x38>)
 8003d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d62:	095b      	lsrs	r3, r3, #5
 8003d64:	2001      	movs	r0, #1
 8003d66:	fa00 f202 	lsl.w	r2, r0, r2
 8003d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	e000e100 	.word	0xe000e100

08003d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	6039      	str	r1, [r7, #0]
 8003d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	db0a      	blt.n	8003daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	490c      	ldr	r1, [pc, #48]	@ (8003dcc <__NVIC_SetPriority+0x4c>)
 8003d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9e:	0112      	lsls	r2, r2, #4
 8003da0:	b2d2      	uxtb	r2, r2
 8003da2:	440b      	add	r3, r1
 8003da4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003da8:	e00a      	b.n	8003dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	4908      	ldr	r1, [pc, #32]	@ (8003dd0 <__NVIC_SetPriority+0x50>)
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	3b04      	subs	r3, #4
 8003db8:	0112      	lsls	r2, r2, #4
 8003dba:	b2d2      	uxtb	r2, r2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	761a      	strb	r2, [r3, #24]
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	e000e100 	.word	0xe000e100
 8003dd0:	e000ed00 	.word	0xe000ed00

08003dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b089      	sub	sp, #36	@ 0x24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f1c3 0307 	rsb	r3, r3, #7
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	bf28      	it	cs
 8003df2:	2304      	movcs	r3, #4
 8003df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	2b06      	cmp	r3, #6
 8003dfc:	d902      	bls.n	8003e04 <NVIC_EncodePriority+0x30>
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	3b03      	subs	r3, #3
 8003e02:	e000      	b.n	8003e06 <NVIC_EncodePriority+0x32>
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e08:	f04f 32ff 	mov.w	r2, #4294967295
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	43da      	mvns	r2, r3
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	401a      	ands	r2, r3
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	fa01 f303 	lsl.w	r3, r1, r3
 8003e26:	43d9      	mvns	r1, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e2c:	4313      	orrs	r3, r2
         );
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3724      	adds	r7, #36	@ 0x24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
	...

08003e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e4c:	d301      	bcc.n	8003e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e00f      	b.n	8003e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e52:	4a0a      	ldr	r2, [pc, #40]	@ (8003e7c <SysTick_Config+0x40>)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e5a:	210f      	movs	r1, #15
 8003e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e60:	f7ff ff8e 	bl	8003d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e64:	4b05      	ldr	r3, [pc, #20]	@ (8003e7c <SysTick_Config+0x40>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e6a:	4b04      	ldr	r3, [pc, #16]	@ (8003e7c <SysTick_Config+0x40>)
 8003e6c:	2207      	movs	r2, #7
 8003e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	e000e010 	.word	0xe000e010

08003e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff ff29 	bl	8003ce0 <__NVIC_SetPriorityGrouping>
}
 8003e8e:	bf00      	nop
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b086      	sub	sp, #24
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	607a      	str	r2, [r7, #4]
 8003ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ea8:	f7ff ff3e 	bl	8003d28 <__NVIC_GetPriorityGrouping>
 8003eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	6978      	ldr	r0, [r7, #20]
 8003eb4:	f7ff ff8e 	bl	8003dd4 <NVIC_EncodePriority>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ebe:	4611      	mov	r1, r2
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff ff5d 	bl	8003d80 <__NVIC_SetPriority>
}
 8003ec6:	bf00      	nop
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b082      	sub	sp, #8
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff ff31 	bl	8003d44 <__NVIC_EnableIRQ>
}
 8003ee2:	bf00      	nop
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b082      	sub	sp, #8
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7ff ffa2 	bl	8003e3c <SysTick_Config>
 8003ef8:	4603      	mov	r3, r0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
	...

08003f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b089      	sub	sp, #36	@ 0x24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
 8003f1e:	e16b      	b.n	80041f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f20:	2201      	movs	r2, #1
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	4013      	ands	r3, r2
 8003f32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	f040 815a 	bne.w	80041f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f003 0303 	and.w	r3, r3, #3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d005      	beq.n	8003f56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d130      	bne.n	8003fb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	2203      	movs	r2, #3
 8003f62:	fa02 f303 	lsl.w	r3, r2, r3
 8003f66:	43db      	mvns	r3, r3
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	68da      	ldr	r2, [r3, #12]
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	43db      	mvns	r3, r3
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	091b      	lsrs	r3, r3, #4
 8003fa2:	f003 0201 	and.w	r2, r3, #1
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f003 0303 	and.w	r3, r3, #3
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d017      	beq.n	8003ff4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	2203      	movs	r2, #3
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 0303 	and.w	r3, r3, #3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d123      	bne.n	8004048 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	08da      	lsrs	r2, r3, #3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3208      	adds	r2, #8
 8004008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800400c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	f003 0307 	and.w	r3, r3, #7
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	220f      	movs	r2, #15
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	43db      	mvns	r3, r3
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4013      	ands	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	4313      	orrs	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	08da      	lsrs	r2, r3, #3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3208      	adds	r2, #8
 8004042:	69b9      	ldr	r1, [r7, #24]
 8004044:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	2203      	movs	r2, #3
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	43db      	mvns	r3, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4013      	ands	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f003 0203 	and.w	r2, r3, #3
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	fa02 f303 	lsl.w	r3, r2, r3
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	4313      	orrs	r3, r2
 8004074:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80b4 	beq.w	80041f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800408a:	2300      	movs	r3, #0
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	4b60      	ldr	r3, [pc, #384]	@ (8004210 <HAL_GPIO_Init+0x30c>)
 8004090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004092:	4a5f      	ldr	r2, [pc, #380]	@ (8004210 <HAL_GPIO_Init+0x30c>)
 8004094:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004098:	6453      	str	r3, [r2, #68]	@ 0x44
 800409a:	4b5d      	ldr	r3, [pc, #372]	@ (8004210 <HAL_GPIO_Init+0x30c>)
 800409c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800409e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004214 <HAL_GPIO_Init+0x310>)
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	089b      	lsrs	r3, r3, #2
 80040ac:	3302      	adds	r3, #2
 80040ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	220f      	movs	r2, #15
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43db      	mvns	r3, r3
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4013      	ands	r3, r2
 80040c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a52      	ldr	r2, [pc, #328]	@ (8004218 <HAL_GPIO_Init+0x314>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d02b      	beq.n	800412a <HAL_GPIO_Init+0x226>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a51      	ldr	r2, [pc, #324]	@ (800421c <HAL_GPIO_Init+0x318>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d025      	beq.n	8004126 <HAL_GPIO_Init+0x222>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a50      	ldr	r2, [pc, #320]	@ (8004220 <HAL_GPIO_Init+0x31c>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d01f      	beq.n	8004122 <HAL_GPIO_Init+0x21e>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a4f      	ldr	r2, [pc, #316]	@ (8004224 <HAL_GPIO_Init+0x320>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d019      	beq.n	800411e <HAL_GPIO_Init+0x21a>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a4e      	ldr	r2, [pc, #312]	@ (8004228 <HAL_GPIO_Init+0x324>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <HAL_GPIO_Init+0x216>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a4d      	ldr	r2, [pc, #308]	@ (800422c <HAL_GPIO_Init+0x328>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00d      	beq.n	8004116 <HAL_GPIO_Init+0x212>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a4c      	ldr	r2, [pc, #304]	@ (8004230 <HAL_GPIO_Init+0x32c>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <HAL_GPIO_Init+0x20e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a4b      	ldr	r2, [pc, #300]	@ (8004234 <HAL_GPIO_Init+0x330>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d101      	bne.n	800410e <HAL_GPIO_Init+0x20a>
 800410a:	2307      	movs	r3, #7
 800410c:	e00e      	b.n	800412c <HAL_GPIO_Init+0x228>
 800410e:	2308      	movs	r3, #8
 8004110:	e00c      	b.n	800412c <HAL_GPIO_Init+0x228>
 8004112:	2306      	movs	r3, #6
 8004114:	e00a      	b.n	800412c <HAL_GPIO_Init+0x228>
 8004116:	2305      	movs	r3, #5
 8004118:	e008      	b.n	800412c <HAL_GPIO_Init+0x228>
 800411a:	2304      	movs	r3, #4
 800411c:	e006      	b.n	800412c <HAL_GPIO_Init+0x228>
 800411e:	2303      	movs	r3, #3
 8004120:	e004      	b.n	800412c <HAL_GPIO_Init+0x228>
 8004122:	2302      	movs	r3, #2
 8004124:	e002      	b.n	800412c <HAL_GPIO_Init+0x228>
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <HAL_GPIO_Init+0x228>
 800412a:	2300      	movs	r3, #0
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	f002 0203 	and.w	r2, r2, #3
 8004132:	0092      	lsls	r2, r2, #2
 8004134:	4093      	lsls	r3, r2
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	4313      	orrs	r3, r2
 800413a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800413c:	4935      	ldr	r1, [pc, #212]	@ (8004214 <HAL_GPIO_Init+0x310>)
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	089b      	lsrs	r3, r3, #2
 8004142:	3302      	adds	r3, #2
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800414a:	4b3b      	ldr	r3, [pc, #236]	@ (8004238 <HAL_GPIO_Init+0x334>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	43db      	mvns	r3, r3
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	4013      	ands	r3, r2
 8004158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004166:	69ba      	ldr	r2, [r7, #24]
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	4313      	orrs	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800416e:	4a32      	ldr	r2, [pc, #200]	@ (8004238 <HAL_GPIO_Init+0x334>)
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004174:	4b30      	ldr	r3, [pc, #192]	@ (8004238 <HAL_GPIO_Init+0x334>)
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	43db      	mvns	r3, r3
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	4013      	ands	r3, r2
 8004182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004190:	69ba      	ldr	r2, [r7, #24]
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	4313      	orrs	r3, r2
 8004196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004198:	4a27      	ldr	r2, [pc, #156]	@ (8004238 <HAL_GPIO_Init+0x334>)
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800419e:	4b26      	ldr	r3, [pc, #152]	@ (8004238 <HAL_GPIO_Init+0x334>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	43db      	mvns	r3, r3
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4013      	ands	r3, r2
 80041ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	4313      	orrs	r3, r2
 80041c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004238 <HAL_GPIO_Init+0x334>)
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <HAL_GPIO_Init+0x334>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	69ba      	ldr	r2, [r7, #24]
 80041d4:	4013      	ands	r3, r2
 80041d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041ec:	4a12      	ldr	r2, [pc, #72]	@ (8004238 <HAL_GPIO_Init+0x334>)
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	3301      	adds	r3, #1
 80041f6:	61fb      	str	r3, [r7, #28]
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	2b0f      	cmp	r3, #15
 80041fc:	f67f ae90 	bls.w	8003f20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004200:	bf00      	nop
 8004202:	bf00      	nop
 8004204:	3724      	adds	r7, #36	@ 0x24
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40023800 	.word	0x40023800
 8004214:	40013800 	.word	0x40013800
 8004218:	40020000 	.word	0x40020000
 800421c:	40020400 	.word	0x40020400
 8004220:	40020800 	.word	0x40020800
 8004224:	40020c00 	.word	0x40020c00
 8004228:	40021000 	.word	0x40021000
 800422c:	40021400 	.word	0x40021400
 8004230:	40021800 	.word	0x40021800
 8004234:	40021c00 	.word	0x40021c00
 8004238:	40013c00 	.word	0x40013c00

0800423c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	460b      	mov	r3, r1
 8004246:	807b      	strh	r3, [r7, #2]
 8004248:	4613      	mov	r3, r2
 800424a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800424c:	787b      	ldrb	r3, [r7, #1]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004252:	887a      	ldrh	r2, [r7, #2]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004258:	e003      	b.n	8004262 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800425a:	887b      	ldrh	r3, [r7, #2]
 800425c:	041a      	lsls	r2, r3, #16
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	619a      	str	r2, [r3, #24]
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800426e:	b480      	push	{r7}
 8004270:	b085      	sub	sp, #20
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
 8004276:	460b      	mov	r3, r1
 8004278:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004280:	887a      	ldrh	r2, [r7, #2]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	4013      	ands	r3, r2
 8004286:	041a      	lsls	r2, r3, #16
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	43d9      	mvns	r1, r3
 800428c:	887b      	ldrh	r3, [r7, #2]
 800428e:	400b      	ands	r3, r1
 8004290:	431a      	orrs	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	619a      	str	r2, [r3, #24]
}
 8004296:	bf00      	nop
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
	...

080042a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e267      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d075      	beq.n	80043ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042c2:	4b88      	ldr	r3, [pc, #544]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 030c 	and.w	r3, r3, #12
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d00c      	beq.n	80042e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ce:	4b85      	ldr	r3, [pc, #532]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d112      	bne.n	8004300 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042da:	4b82      	ldr	r3, [pc, #520]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042e6:	d10b      	bne.n	8004300 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e8:	4b7e      	ldr	r3, [pc, #504]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d05b      	beq.n	80043ac <HAL_RCC_OscConfig+0x108>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d157      	bne.n	80043ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e242      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004308:	d106      	bne.n	8004318 <HAL_RCC_OscConfig+0x74>
 800430a:	4b76      	ldr	r3, [pc, #472]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a75      	ldr	r2, [pc, #468]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	e01d      	b.n	8004354 <HAL_RCC_OscConfig+0xb0>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004320:	d10c      	bne.n	800433c <HAL_RCC_OscConfig+0x98>
 8004322:	4b70      	ldr	r3, [pc, #448]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a6f      	ldr	r2, [pc, #444]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004328:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800432c:	6013      	str	r3, [r2, #0]
 800432e:	4b6d      	ldr	r3, [pc, #436]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a6c      	ldr	r2, [pc, #432]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	e00b      	b.n	8004354 <HAL_RCC_OscConfig+0xb0>
 800433c:	4b69      	ldr	r3, [pc, #420]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a68      	ldr	r2, [pc, #416]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004346:	6013      	str	r3, [r2, #0]
 8004348:	4b66      	ldr	r3, [pc, #408]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a65      	ldr	r2, [pc, #404]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 800434e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d013      	beq.n	8004384 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435c:	f7ff fc90 	bl	8003c80 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004364:	f7ff fc8c 	bl	8003c80 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	@ 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e207      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004376:	4b5b      	ldr	r3, [pc, #364]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0f0      	beq.n	8004364 <HAL_RCC_OscConfig+0xc0>
 8004382:	e014      	b.n	80043ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004384:	f7ff fc7c 	bl	8003c80 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800438c:	f7ff fc78 	bl	8003c80 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b64      	cmp	r3, #100	@ 0x64
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e1f3      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439e:	4b51      	ldr	r3, [pc, #324]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f0      	bne.n	800438c <HAL_RCC_OscConfig+0xe8>
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d063      	beq.n	8004482 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80043ba:	4b4a      	ldr	r3, [pc, #296]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00b      	beq.n	80043de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043c6:	4b47      	ldr	r3, [pc, #284]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d11c      	bne.n	800440c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043d2:	4b44      	ldr	r3, [pc, #272]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d116      	bne.n	800440c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043de:	4b41      	ldr	r3, [pc, #260]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d005      	beq.n	80043f6 <HAL_RCC_OscConfig+0x152>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d001      	beq.n	80043f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e1c7      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f6:	4b3b      	ldr	r3, [pc, #236]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	4937      	ldr	r1, [pc, #220]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004406:	4313      	orrs	r3, r2
 8004408:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800440a:	e03a      	b.n	8004482 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d020      	beq.n	8004456 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004414:	4b34      	ldr	r3, [pc, #208]	@ (80044e8 <HAL_RCC_OscConfig+0x244>)
 8004416:	2201      	movs	r2, #1
 8004418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800441a:	f7ff fc31 	bl	8003c80 <HAL_GetTick>
 800441e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004420:	e008      	b.n	8004434 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004422:	f7ff fc2d 	bl	8003c80 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d901      	bls.n	8004434 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e1a8      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004434:	4b2b      	ldr	r3, [pc, #172]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0f0      	beq.n	8004422 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004440:	4b28      	ldr	r3, [pc, #160]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	00db      	lsls	r3, r3, #3
 800444e:	4925      	ldr	r1, [pc, #148]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004450:	4313      	orrs	r3, r2
 8004452:	600b      	str	r3, [r1, #0]
 8004454:	e015      	b.n	8004482 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004456:	4b24      	ldr	r3, [pc, #144]	@ (80044e8 <HAL_RCC_OscConfig+0x244>)
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445c:	f7ff fc10 	bl	8003c80 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004464:	f7ff fc0c 	bl	8003c80 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e187      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004476:	4b1b      	ldr	r3, [pc, #108]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1f0      	bne.n	8004464 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0308 	and.w	r3, r3, #8
 800448a:	2b00      	cmp	r3, #0
 800448c:	d036      	beq.n	80044fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d016      	beq.n	80044c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004496:	4b15      	ldr	r3, [pc, #84]	@ (80044ec <HAL_RCC_OscConfig+0x248>)
 8004498:	2201      	movs	r2, #1
 800449a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800449c:	f7ff fbf0 	bl	8003c80 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a4:	f7ff fbec 	bl	8003c80 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e167      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044b6:	4b0b      	ldr	r3, [pc, #44]	@ (80044e4 <HAL_RCC_OscConfig+0x240>)
 80044b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f0      	beq.n	80044a4 <HAL_RCC_OscConfig+0x200>
 80044c2:	e01b      	b.n	80044fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044c4:	4b09      	ldr	r3, [pc, #36]	@ (80044ec <HAL_RCC_OscConfig+0x248>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ca:	f7ff fbd9 	bl	8003c80 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d0:	e00e      	b.n	80044f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044d2:	f7ff fbd5 	bl	8003c80 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d907      	bls.n	80044f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e150      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
 80044e4:	40023800 	.word	0x40023800
 80044e8:	42470000 	.word	0x42470000
 80044ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f0:	4b88      	ldr	r3, [pc, #544]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80044f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1ea      	bne.n	80044d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0304 	and.w	r3, r3, #4
 8004504:	2b00      	cmp	r3, #0
 8004506:	f000 8097 	beq.w	8004638 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800450a:	2300      	movs	r3, #0
 800450c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800450e:	4b81      	ldr	r3, [pc, #516]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10f      	bne.n	800453a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800451a:	2300      	movs	r3, #0
 800451c:	60bb      	str	r3, [r7, #8]
 800451e:	4b7d      	ldr	r3, [pc, #500]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	4a7c      	ldr	r2, [pc, #496]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004528:	6413      	str	r3, [r2, #64]	@ 0x40
 800452a:	4b7a      	ldr	r3, [pc, #488]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004532:	60bb      	str	r3, [r7, #8]
 8004534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004536:	2301      	movs	r3, #1
 8004538:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453a:	4b77      	ldr	r3, [pc, #476]	@ (8004718 <HAL_RCC_OscConfig+0x474>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004542:	2b00      	cmp	r3, #0
 8004544:	d118      	bne.n	8004578 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004546:	4b74      	ldr	r3, [pc, #464]	@ (8004718 <HAL_RCC_OscConfig+0x474>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a73      	ldr	r2, [pc, #460]	@ (8004718 <HAL_RCC_OscConfig+0x474>)
 800454c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004552:	f7ff fb95 	bl	8003c80 <HAL_GetTick>
 8004556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800455a:	f7ff fb91 	bl	8003c80 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e10c      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456c:	4b6a      	ldr	r3, [pc, #424]	@ (8004718 <HAL_RCC_OscConfig+0x474>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d106      	bne.n	800458e <HAL_RCC_OscConfig+0x2ea>
 8004580:	4b64      	ldr	r3, [pc, #400]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004584:	4a63      	ldr	r2, [pc, #396]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004586:	f043 0301 	orr.w	r3, r3, #1
 800458a:	6713      	str	r3, [r2, #112]	@ 0x70
 800458c:	e01c      	b.n	80045c8 <HAL_RCC_OscConfig+0x324>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	2b05      	cmp	r3, #5
 8004594:	d10c      	bne.n	80045b0 <HAL_RCC_OscConfig+0x30c>
 8004596:	4b5f      	ldr	r3, [pc, #380]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800459a:	4a5e      	ldr	r2, [pc, #376]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 800459c:	f043 0304 	orr.w	r3, r3, #4
 80045a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80045a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045a8:	f043 0301 	orr.w	r3, r3, #1
 80045ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80045ae:	e00b      	b.n	80045c8 <HAL_RCC_OscConfig+0x324>
 80045b0:	4b58      	ldr	r3, [pc, #352]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b4:	4a57      	ldr	r2, [pc, #348]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045b6:	f023 0301 	bic.w	r3, r3, #1
 80045ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80045bc:	4b55      	ldr	r3, [pc, #340]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c0:	4a54      	ldr	r2, [pc, #336]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045c2:	f023 0304 	bic.w	r3, r3, #4
 80045c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d015      	beq.n	80045fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d0:	f7ff fb56 	bl	8003c80 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d6:	e00a      	b.n	80045ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d8:	f7ff fb52 	bl	8003c80 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e0cb      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ee:	4b49      	ldr	r3, [pc, #292]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80045f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d0ee      	beq.n	80045d8 <HAL_RCC_OscConfig+0x334>
 80045fa:	e014      	b.n	8004626 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fc:	f7ff fb40 	bl	8003c80 <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004602:	e00a      	b.n	800461a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004604:	f7ff fb3c 	bl	8003c80 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004612:	4293      	cmp	r3, r2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e0b5      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461a:	4b3e      	ldr	r3, [pc, #248]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1ee      	bne.n	8004604 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d105      	bne.n	8004638 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462c:	4b39      	ldr	r3, [pc, #228]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 800462e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004630:	4a38      	ldr	r2, [pc, #224]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004632:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004636:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 80a1 	beq.w	8004784 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004642:	4b34      	ldr	r3, [pc, #208]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b08      	cmp	r3, #8
 800464c:	d05c      	beq.n	8004708 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d141      	bne.n	80046da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004656:	4b31      	ldr	r3, [pc, #196]	@ (800471c <HAL_RCC_OscConfig+0x478>)
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7ff fb10 	bl	8003c80 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004664:	f7ff fb0c 	bl	8003c80 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e087      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004676:	4b27      	ldr	r3, [pc, #156]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	69da      	ldr	r2, [r3, #28]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004690:	019b      	lsls	r3, r3, #6
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004698:	085b      	lsrs	r3, r3, #1
 800469a:	3b01      	subs	r3, #1
 800469c:	041b      	lsls	r3, r3, #16
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a4:	061b      	lsls	r3, r3, #24
 80046a6:	491b      	ldr	r1, [pc, #108]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ac:	4b1b      	ldr	r3, [pc, #108]	@ (800471c <HAL_RCC_OscConfig+0x478>)
 80046ae:	2201      	movs	r2, #1
 80046b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b2:	f7ff fae5 	bl	8003c80 <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b8:	e008      	b.n	80046cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ba:	f7ff fae1 	bl	8003c80 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e05c      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046cc:	4b11      	ldr	r3, [pc, #68]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0f0      	beq.n	80046ba <HAL_RCC_OscConfig+0x416>
 80046d8:	e054      	b.n	8004784 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046da:	4b10      	ldr	r3, [pc, #64]	@ (800471c <HAL_RCC_OscConfig+0x478>)
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e0:	f7ff face 	bl	8003c80 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e8:	f7ff faca 	bl	8003c80 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e045      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046fa:	4b06      	ldr	r3, [pc, #24]	@ (8004714 <HAL_RCC_OscConfig+0x470>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCC_OscConfig+0x444>
 8004706:	e03d      	b.n	8004784 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	2b01      	cmp	r3, #1
 800470e:	d107      	bne.n	8004720 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e038      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
 8004714:	40023800 	.word	0x40023800
 8004718:	40007000 	.word	0x40007000
 800471c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004720:	4b1b      	ldr	r3, [pc, #108]	@ (8004790 <HAL_RCC_OscConfig+0x4ec>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d028      	beq.n	8004780 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004738:	429a      	cmp	r2, r3
 800473a:	d121      	bne.n	8004780 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004746:	429a      	cmp	r2, r3
 8004748:	d11a      	bne.n	8004780 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004750:	4013      	ands	r3, r2
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004756:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004758:	4293      	cmp	r3, r2
 800475a:	d111      	bne.n	8004780 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004766:	085b      	lsrs	r3, r3, #1
 8004768:	3b01      	subs	r3, #1
 800476a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800476c:	429a      	cmp	r2, r3
 800476e:	d107      	bne.n	8004780 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800477c:	429a      	cmp	r2, r3
 800477e:	d001      	beq.n	8004784 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e000      	b.n	8004786 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40023800 	.word	0x40023800

08004794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0cc      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047a8:	4b68      	ldr	r3, [pc, #416]	@ (800494c <HAL_RCC_ClockConfig+0x1b8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d90c      	bls.n	80047d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047b6:	4b65      	ldr	r3, [pc, #404]	@ (800494c <HAL_RCC_ClockConfig+0x1b8>)
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	b2d2      	uxtb	r2, r2
 80047bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047be:	4b63      	ldr	r3, [pc, #396]	@ (800494c <HAL_RCC_ClockConfig+0x1b8>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d001      	beq.n	80047d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0b8      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d020      	beq.n	800481e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d005      	beq.n	80047f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047e8:	4b59      	ldr	r3, [pc, #356]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	4a58      	ldr	r2, [pc, #352]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0308 	and.w	r3, r3, #8
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004800:	4b53      	ldr	r3, [pc, #332]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	4a52      	ldr	r2, [pc, #328]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800480a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800480c:	4b50      	ldr	r3, [pc, #320]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	494d      	ldr	r1, [pc, #308]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 800481a:	4313      	orrs	r3, r2
 800481c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d044      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d107      	bne.n	8004842 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004832:	4b47      	ldr	r3, [pc, #284]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d119      	bne.n	8004872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e07f      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	2b02      	cmp	r3, #2
 8004848:	d003      	beq.n	8004852 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800484e:	2b03      	cmp	r3, #3
 8004850:	d107      	bne.n	8004862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004852:	4b3f      	ldr	r3, [pc, #252]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d109      	bne.n	8004872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e06f      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004862:	4b3b      	ldr	r3, [pc, #236]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e067      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004872:	4b37      	ldr	r3, [pc, #220]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f023 0203 	bic.w	r2, r3, #3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	4934      	ldr	r1, [pc, #208]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004880:	4313      	orrs	r3, r2
 8004882:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004884:	f7ff f9fc 	bl	8003c80 <HAL_GetTick>
 8004888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488a:	e00a      	b.n	80048a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800488c:	f7ff f9f8 	bl	8003c80 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800489a:	4293      	cmp	r3, r2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e04f      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 020c 	and.w	r2, r3, #12
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d1eb      	bne.n	800488c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048b4:	4b25      	ldr	r3, [pc, #148]	@ (800494c <HAL_RCC_ClockConfig+0x1b8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d20c      	bcs.n	80048dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c2:	4b22      	ldr	r3, [pc, #136]	@ (800494c <HAL_RCC_ClockConfig+0x1b8>)
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ca:	4b20      	ldr	r3, [pc, #128]	@ (800494c <HAL_RCC_ClockConfig+0x1b8>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d001      	beq.n	80048dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e032      	b.n	8004942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0304 	and.w	r3, r3, #4
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d008      	beq.n	80048fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e8:	4b19      	ldr	r3, [pc, #100]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	4916      	ldr	r1, [pc, #88]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0308 	and.w	r3, r3, #8
 8004902:	2b00      	cmp	r3, #0
 8004904:	d009      	beq.n	800491a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004906:	4b12      	ldr	r3, [pc, #72]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	490e      	ldr	r1, [pc, #56]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004916:	4313      	orrs	r3, r2
 8004918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800491a:	f000 f821 	bl	8004960 <HAL_RCC_GetSysClockFreq>
 800491e:	4602      	mov	r2, r0
 8004920:	4b0b      	ldr	r3, [pc, #44]	@ (8004950 <HAL_RCC_ClockConfig+0x1bc>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	091b      	lsrs	r3, r3, #4
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	490a      	ldr	r1, [pc, #40]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 800492c:	5ccb      	ldrb	r3, [r1, r3]
 800492e:	fa22 f303 	lsr.w	r3, r2, r3
 8004932:	4a09      	ldr	r2, [pc, #36]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004936:	4b09      	ldr	r3, [pc, #36]	@ (800495c <HAL_RCC_ClockConfig+0x1c8>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4618      	mov	r0, r3
 800493c:	f7ff f95c 	bl	8003bf8 <HAL_InitTick>

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40023c00 	.word	0x40023c00
 8004950:	40023800 	.word	0x40023800
 8004954:	080362e8 	.word	0x080362e8
 8004958:	20000024 	.word	0x20000024
 800495c:	20000028 	.word	0x20000028

08004960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004960:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004964:	b094      	sub	sp, #80	@ 0x50
 8004966:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004968:	2300      	movs	r3, #0
 800496a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004974:	2300      	movs	r3, #0
 8004976:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004978:	4b79      	ldr	r3, [pc, #484]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x200>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f003 030c 	and.w	r3, r3, #12
 8004980:	2b08      	cmp	r3, #8
 8004982:	d00d      	beq.n	80049a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004984:	2b08      	cmp	r3, #8
 8004986:	f200 80e1 	bhi.w	8004b4c <HAL_RCC_GetSysClockFreq+0x1ec>
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <HAL_RCC_GetSysClockFreq+0x34>
 800498e:	2b04      	cmp	r3, #4
 8004990:	d003      	beq.n	800499a <HAL_RCC_GetSysClockFreq+0x3a>
 8004992:	e0db      	b.n	8004b4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004994:	4b73      	ldr	r3, [pc, #460]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x204>)
 8004996:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004998:	e0db      	b.n	8004b52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800499a:	4b73      	ldr	r3, [pc, #460]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0x208>)
 800499c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800499e:	e0d8      	b.n	8004b52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x200>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x200>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d063      	beq.n	8004a7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049b6:	4b6a      	ldr	r3, [pc, #424]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x200>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	099b      	lsrs	r3, r3, #6
 80049bc:	2200      	movs	r2, #0
 80049be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80049c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049ca:	2300      	movs	r3, #0
 80049cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80049ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80049d2:	4622      	mov	r2, r4
 80049d4:	462b      	mov	r3, r5
 80049d6:	f04f 0000 	mov.w	r0, #0
 80049da:	f04f 0100 	mov.w	r1, #0
 80049de:	0159      	lsls	r1, r3, #5
 80049e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049e4:	0150      	lsls	r0, r2, #5
 80049e6:	4602      	mov	r2, r0
 80049e8:	460b      	mov	r3, r1
 80049ea:	4621      	mov	r1, r4
 80049ec:	1a51      	subs	r1, r2, r1
 80049ee:	6139      	str	r1, [r7, #16]
 80049f0:	4629      	mov	r1, r5
 80049f2:	eb63 0301 	sbc.w	r3, r3, r1
 80049f6:	617b      	str	r3, [r7, #20]
 80049f8:	f04f 0200 	mov.w	r2, #0
 80049fc:	f04f 0300 	mov.w	r3, #0
 8004a00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a04:	4659      	mov	r1, fp
 8004a06:	018b      	lsls	r3, r1, #6
 8004a08:	4651      	mov	r1, sl
 8004a0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a0e:	4651      	mov	r1, sl
 8004a10:	018a      	lsls	r2, r1, #6
 8004a12:	4651      	mov	r1, sl
 8004a14:	ebb2 0801 	subs.w	r8, r2, r1
 8004a18:	4659      	mov	r1, fp
 8004a1a:	eb63 0901 	sbc.w	r9, r3, r1
 8004a1e:	f04f 0200 	mov.w	r2, #0
 8004a22:	f04f 0300 	mov.w	r3, #0
 8004a26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a32:	4690      	mov	r8, r2
 8004a34:	4699      	mov	r9, r3
 8004a36:	4623      	mov	r3, r4
 8004a38:	eb18 0303 	adds.w	r3, r8, r3
 8004a3c:	60bb      	str	r3, [r7, #8]
 8004a3e:	462b      	mov	r3, r5
 8004a40:	eb49 0303 	adc.w	r3, r9, r3
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	f04f 0200 	mov.w	r2, #0
 8004a4a:	f04f 0300 	mov.w	r3, #0
 8004a4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a52:	4629      	mov	r1, r5
 8004a54:	024b      	lsls	r3, r1, #9
 8004a56:	4621      	mov	r1, r4
 8004a58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a5c:	4621      	mov	r1, r4
 8004a5e:	024a      	lsls	r2, r1, #9
 8004a60:	4610      	mov	r0, r2
 8004a62:	4619      	mov	r1, r3
 8004a64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a66:	2200      	movs	r2, #0
 8004a68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a70:	f7fb fbb2 	bl	80001d8 <__aeabi_uldivmod>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4613      	mov	r3, r2
 8004a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a7c:	e058      	b.n	8004b30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a7e:	4b38      	ldr	r3, [pc, #224]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	099b      	lsrs	r3, r3, #6
 8004a84:	2200      	movs	r2, #0
 8004a86:	4618      	mov	r0, r3
 8004a88:	4611      	mov	r1, r2
 8004a8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a8e:	623b      	str	r3, [r7, #32]
 8004a90:	2300      	movs	r3, #0
 8004a92:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a98:	4642      	mov	r2, r8
 8004a9a:	464b      	mov	r3, r9
 8004a9c:	f04f 0000 	mov.w	r0, #0
 8004aa0:	f04f 0100 	mov.w	r1, #0
 8004aa4:	0159      	lsls	r1, r3, #5
 8004aa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004aaa:	0150      	lsls	r0, r2, #5
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4641      	mov	r1, r8
 8004ab2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ab6:	4649      	mov	r1, r9
 8004ab8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004abc:	f04f 0200 	mov.w	r2, #0
 8004ac0:	f04f 0300 	mov.w	r3, #0
 8004ac4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ac8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004acc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ad0:	ebb2 040a 	subs.w	r4, r2, sl
 8004ad4:	eb63 050b 	sbc.w	r5, r3, fp
 8004ad8:	f04f 0200 	mov.w	r2, #0
 8004adc:	f04f 0300 	mov.w	r3, #0
 8004ae0:	00eb      	lsls	r3, r5, #3
 8004ae2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ae6:	00e2      	lsls	r2, r4, #3
 8004ae8:	4614      	mov	r4, r2
 8004aea:	461d      	mov	r5, r3
 8004aec:	4643      	mov	r3, r8
 8004aee:	18e3      	adds	r3, r4, r3
 8004af0:	603b      	str	r3, [r7, #0]
 8004af2:	464b      	mov	r3, r9
 8004af4:	eb45 0303 	adc.w	r3, r5, r3
 8004af8:	607b      	str	r3, [r7, #4]
 8004afa:	f04f 0200 	mov.w	r2, #0
 8004afe:	f04f 0300 	mov.w	r3, #0
 8004b02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b06:	4629      	mov	r1, r5
 8004b08:	028b      	lsls	r3, r1, #10
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b10:	4621      	mov	r1, r4
 8004b12:	028a      	lsls	r2, r1, #10
 8004b14:	4610      	mov	r0, r2
 8004b16:	4619      	mov	r1, r3
 8004b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	61fa      	str	r2, [r7, #28]
 8004b20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b24:	f7fb fb58 	bl	80001d8 <__aeabi_uldivmod>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b30:	4b0b      	ldr	r3, [pc, #44]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	0c1b      	lsrs	r3, r3, #16
 8004b36:	f003 0303 	and.w	r3, r3, #3
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004b40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b4a:	e002      	b.n	8004b52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b4c:	4b05      	ldr	r3, [pc, #20]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3750      	adds	r7, #80	@ 0x50
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b5e:	bf00      	nop
 8004b60:	40023800 	.word	0x40023800
 8004b64:	00f42400 	.word	0x00f42400
 8004b68:	007a1200 	.word	0x007a1200

08004b6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e07b      	b.n	8004c76 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d108      	bne.n	8004b98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b8e:	d009      	beq.n	8004ba4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	61da      	str	r2, [r3, #28]
 8004b96:	e005      	b.n	8004ba4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fe fda4 	bl	800370c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004bec:	431a      	orrs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	431a      	orrs	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c14:	431a      	orrs	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a1b      	ldr	r3, [r3, #32]
 8004c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c28:	ea42 0103 	orr.w	r1, r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c30:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	0c1b      	lsrs	r3, r3, #16
 8004c42:	f003 0104 	and.w	r1, r3, #4
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4a:	f003 0210 	and.w	r2, r3, #16
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69da      	ldr	r2, [r3, #28]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c64:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b088      	sub	sp, #32
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	603b      	str	r3, [r7, #0]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c8e:	f7fe fff7 	bl	8003c80 <HAL_GetTick>
 8004c92:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004c94:	88fb      	ldrh	r3, [r7, #6]
 8004c96:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d001      	beq.n	8004ca8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	e12a      	b.n	8004efe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <HAL_SPI_Transmit+0x36>
 8004cae:	88fb      	ldrh	r3, [r7, #6]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e122      	b.n	8004efe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d101      	bne.n	8004cc6 <HAL_SPI_Transmit+0x48>
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	e11b      	b.n	8004efe <HAL_SPI_Transmit+0x280>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2203      	movs	r2, #3
 8004cd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	88fa      	ldrh	r2, [r7, #6]
 8004ce6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	88fa      	ldrh	r2, [r7, #6]
 8004cec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d14:	d10f      	bne.n	8004d36 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d40:	2b40      	cmp	r3, #64	@ 0x40
 8004d42:	d007      	beq.n	8004d54 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d5c:	d152      	bne.n	8004e04 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d002      	beq.n	8004d6c <HAL_SPI_Transmit+0xee>
 8004d66:	8b7b      	ldrh	r3, [r7, #26]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d145      	bne.n	8004df8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	881a      	ldrh	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7c:	1c9a      	adds	r2, r3, #2
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d90:	e032      	b.n	8004df8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d112      	bne.n	8004dc6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da4:	881a      	ldrh	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db0:	1c9a      	adds	r2, r3, #2
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004dc4:	e018      	b.n	8004df8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dc6:	f7fe ff5b 	bl	8003c80 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d803      	bhi.n	8004dde <HAL_SPI_Transmit+0x160>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ddc:	d102      	bne.n	8004de4 <HAL_SPI_Transmit+0x166>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d109      	bne.n	8004df8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e082      	b.n	8004efe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1c7      	bne.n	8004d92 <HAL_SPI_Transmit+0x114>
 8004e02:	e053      	b.n	8004eac <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <HAL_SPI_Transmit+0x194>
 8004e0c:	8b7b      	ldrh	r3, [r7, #26]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d147      	bne.n	8004ea2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	330c      	adds	r3, #12
 8004e1c:	7812      	ldrb	r2, [r2, #0]
 8004e1e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e24:	1c5a      	adds	r2, r3, #1
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e38:	e033      	b.n	8004ea2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d113      	bne.n	8004e70 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	330c      	adds	r3, #12
 8004e52:	7812      	ldrb	r2, [r2, #0]
 8004e54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e6e:	e018      	b.n	8004ea2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e70:	f7fe ff06 	bl	8003c80 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d803      	bhi.n	8004e88 <HAL_SPI_Transmit+0x20a>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e86:	d102      	bne.n	8004e8e <HAL_SPI_Transmit+0x210>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d109      	bne.n	8004ea2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e02d      	b.n	8004efe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1c6      	bne.n	8004e3a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004eac:	69fa      	ldr	r2, [r7, #28]
 8004eae:	6839      	ldr	r1, [r7, #0]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 fbd9 	bl	8005668 <SPI_EndRxTxTransaction>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10a      	bne.n	8004ee0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004eca:	2300      	movs	r3, #0
 8004ecc:	617b      	str	r3, [r7, #20]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	617b      	str	r3, [r7, #20]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004efc:	2300      	movs	r3, #0
  }
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3720      	adds	r7, #32
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b088      	sub	sp, #32
 8004f0a:	af02      	add	r7, sp, #8
 8004f0c:	60f8      	str	r0, [r7, #12]
 8004f0e:	60b9      	str	r1, [r7, #8]
 8004f10:	603b      	str	r3, [r7, #0]
 8004f12:	4613      	mov	r3, r2
 8004f14:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d001      	beq.n	8004f26 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004f22:	2302      	movs	r3, #2
 8004f24:	e104      	b.n	8005130 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d002      	beq.n	8004f32 <HAL_SPI_Receive+0x2c>
 8004f2c:	88fb      	ldrh	r3, [r7, #6]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e0fc      	b.n	8005130 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f3e:	d112      	bne.n	8004f66 <HAL_SPI_Receive+0x60>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10e      	bne.n	8004f66 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2204      	movs	r2, #4
 8004f4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004f50:	88fa      	ldrh	r2, [r7, #6]
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	4613      	mov	r3, r2
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	68b9      	ldr	r1, [r7, #8]
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f000 f8eb 	bl	8005138 <HAL_SPI_TransmitReceive>
 8004f62:	4603      	mov	r3, r0
 8004f64:	e0e4      	b.n	8005130 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f66:	f7fe fe8b 	bl	8003c80 <HAL_GetTick>
 8004f6a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d101      	bne.n	8004f7a <HAL_SPI_Receive+0x74>
 8004f76:	2302      	movs	r3, #2
 8004f78:	e0da      	b.n	8005130 <HAL_SPI_Receive+0x22a>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2204      	movs	r2, #4
 8004f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	88fa      	ldrh	r2, [r7, #6]
 8004f9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	88fa      	ldrh	r2, [r7, #6]
 8004fa0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fc8:	d10f      	bne.n	8004fea <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004fe8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ff4:	2b40      	cmp	r3, #64	@ 0x40
 8004ff6:	d007      	beq.n	8005008 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005006:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d170      	bne.n	80050f2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005010:	e035      	b.n	800507e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b01      	cmp	r3, #1
 800501e:	d115      	bne.n	800504c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f103 020c 	add.w	r2, r3, #12
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502c:	7812      	ldrb	r2, [r2, #0]
 800502e:	b2d2      	uxtb	r2, r2
 8005030:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005036:	1c5a      	adds	r2, r3, #1
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800504a:	e018      	b.n	800507e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800504c:	f7fe fe18 	bl	8003c80 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d803      	bhi.n	8005064 <HAL_SPI_Receive+0x15e>
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005062:	d102      	bne.n	800506a <HAL_SPI_Receive+0x164>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d109      	bne.n	800507e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e058      	b.n	8005130 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005082:	b29b      	uxth	r3, r3
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1c4      	bne.n	8005012 <HAL_SPI_Receive+0x10c>
 8005088:	e038      	b.n	80050fc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	2b01      	cmp	r3, #1
 8005096:	d113      	bne.n	80050c0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68da      	ldr	r2, [r3, #12]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a2:	b292      	uxth	r2, r2
 80050a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050aa:	1c9a      	adds	r2, r3, #2
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80050be:	e018      	b.n	80050f2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050c0:	f7fe fdde 	bl	8003c80 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d803      	bhi.n	80050d8 <HAL_SPI_Receive+0x1d2>
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d6:	d102      	bne.n	80050de <HAL_SPI_Receive+0x1d8>
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d109      	bne.n	80050f2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e01e      	b.n	8005130 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1c6      	bne.n	800508a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050fc:	697a      	ldr	r2, [r7, #20]
 80050fe:	6839      	ldr	r1, [r7, #0]
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 fa4b 	bl	800559c <SPI_EndRxTransaction>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e000      	b.n	8005130 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800512e:	2300      	movs	r3, #0
  }
}
 8005130:	4618      	mov	r0, r3
 8005132:	3718      	adds	r7, #24
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b08a      	sub	sp, #40	@ 0x28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
 8005144:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005146:	2301      	movs	r3, #1
 8005148:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800514a:	f7fe fd99 	bl	8003c80 <HAL_GetTick>
 800514e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005156:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800515e:	887b      	ldrh	r3, [r7, #2]
 8005160:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005162:	7ffb      	ldrb	r3, [r7, #31]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d00c      	beq.n	8005182 <HAL_SPI_TransmitReceive+0x4a>
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800516e:	d106      	bne.n	800517e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d102      	bne.n	800517e <HAL_SPI_TransmitReceive+0x46>
 8005178:	7ffb      	ldrb	r3, [r7, #31]
 800517a:	2b04      	cmp	r3, #4
 800517c:	d001      	beq.n	8005182 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800517e:	2302      	movs	r3, #2
 8005180:	e17f      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d005      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x5c>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x5c>
 800518e:	887b      	ldrh	r3, [r7, #2]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e174      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d101      	bne.n	80051a6 <HAL_SPI_TransmitReceive+0x6e>
 80051a2:	2302      	movs	r3, #2
 80051a4:	e16d      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d003      	beq.n	80051c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2205      	movs	r2, #5
 80051be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	887a      	ldrh	r2, [r7, #2]
 80051d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	887a      	ldrh	r2, [r7, #2]
 80051d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	887a      	ldrh	r2, [r7, #2]
 80051e4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	887a      	ldrh	r2, [r7, #2]
 80051ea:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005202:	2b40      	cmp	r3, #64	@ 0x40
 8005204:	d007      	beq.n	8005216 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005214:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800521e:	d17e      	bne.n	800531e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d002      	beq.n	800522e <HAL_SPI_TransmitReceive+0xf6>
 8005228:	8afb      	ldrh	r3, [r7, #22]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d16c      	bne.n	8005308 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005232:	881a      	ldrh	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523e:	1c9a      	adds	r2, r3, #2
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005248:	b29b      	uxth	r3, r3
 800524a:	3b01      	subs	r3, #1
 800524c:	b29a      	uxth	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005252:	e059      	b.n	8005308 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d11b      	bne.n	800529a <HAL_SPI_TransmitReceive+0x162>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d016      	beq.n	800529a <HAL_SPI_TransmitReceive+0x162>
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	2b01      	cmp	r3, #1
 8005270:	d113      	bne.n	800529a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005276:	881a      	ldrh	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005282:	1c9a      	adds	r2, r3, #2
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800528c:	b29b      	uxth	r3, r3
 800528e:	3b01      	subs	r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d119      	bne.n	80052dc <HAL_SPI_TransmitReceive+0x1a4>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d014      	beq.n	80052dc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	b292      	uxth	r2, r2
 80052be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c4:	1c9a      	adds	r2, r3, #2
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052d8:	2301      	movs	r3, #1
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052dc:	f7fe fcd0 	bl	8003c80 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	6a3b      	ldr	r3, [r7, #32]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d80d      	bhi.n	8005308 <HAL_SPI_TransmitReceive+0x1d0>
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f2:	d009      	beq.n	8005308 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e0bc      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1a0      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x11c>
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005316:	b29b      	uxth	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	d19b      	bne.n	8005254 <HAL_SPI_TransmitReceive+0x11c>
 800531c:	e082      	b.n	8005424 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d002      	beq.n	800532c <HAL_SPI_TransmitReceive+0x1f4>
 8005326:	8afb      	ldrh	r3, [r7, #22]
 8005328:	2b01      	cmp	r3, #1
 800532a:	d171      	bne.n	8005410 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	330c      	adds	r3, #12
 8005336:	7812      	ldrb	r2, [r2, #0]
 8005338:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005352:	e05d      	b.n	8005410 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b02      	cmp	r3, #2
 8005360:	d11c      	bne.n	800539c <HAL_SPI_TransmitReceive+0x264>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005366:	b29b      	uxth	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d017      	beq.n	800539c <HAL_SPI_TransmitReceive+0x264>
 800536c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536e:	2b01      	cmp	r3, #1
 8005370:	d114      	bne.n	800539c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	330c      	adds	r3, #12
 800537c:	7812      	ldrb	r2, [r2, #0]
 800537e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	1c5a      	adds	r2, r3, #1
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800538e:	b29b      	uxth	r3, r3
 8005390:	3b01      	subs	r3, #1
 8005392:	b29a      	uxth	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005398:	2300      	movs	r3, #0
 800539a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d119      	bne.n	80053de <HAL_SPI_TransmitReceive+0x2a6>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d014      	beq.n	80053de <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68da      	ldr	r2, [r3, #12]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053be:	b2d2      	uxtb	r2, r2
 80053c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	3b01      	subs	r3, #1
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80053da:	2301      	movs	r3, #1
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80053de:	f7fe fc4f 	bl	8003c80 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	6a3b      	ldr	r3, [r7, #32]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d803      	bhi.n	80053f6 <HAL_SPI_TransmitReceive+0x2be>
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f4:	d102      	bne.n	80053fc <HAL_SPI_TransmitReceive+0x2c4>
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d109      	bne.n	8005410 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e038      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005414:	b29b      	uxth	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d19c      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x21c>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800541e:	b29b      	uxth	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d197      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005424:	6a3a      	ldr	r2, [r7, #32]
 8005426:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 f91d 	bl	8005668 <SPI_EndRxTxTransaction>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d008      	beq.n	8005446 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2220      	movs	r2, #32
 8005438:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e01d      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10a      	bne.n	8005464 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800544e:	2300      	movs	r3, #0
 8005450:	613b      	str	r3, [r7, #16]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	613b      	str	r3, [r7, #16]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	613b      	str	r3, [r7, #16]
 8005462:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e000      	b.n	8005482 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005480:	2300      	movs	r3, #0
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	3728      	adds	r7, #40	@ 0x28
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	603b      	str	r3, [r7, #0]
 8005498:	4613      	mov	r3, r2
 800549a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800549c:	f7fe fbf0 	bl	8003c80 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	4413      	add	r3, r2
 80054aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80054ac:	f7fe fbe8 	bl	8003c80 <HAL_GetTick>
 80054b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054b2:	4b39      	ldr	r3, [pc, #228]	@ (8005598 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	015b      	lsls	r3, r3, #5
 80054b8:	0d1b      	lsrs	r3, r3, #20
 80054ba:	69fa      	ldr	r2, [r7, #28]
 80054bc:	fb02 f303 	mul.w	r3, r2, r3
 80054c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054c2:	e055      	b.n	8005570 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ca:	d051      	beq.n	8005570 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054cc:	f7fe fbd8 	bl	8003c80 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	69fa      	ldr	r2, [r7, #28]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d902      	bls.n	80054e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d13d      	bne.n	800555e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80054f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054fa:	d111      	bne.n	8005520 <SPI_WaitFlagStateUntilTimeout+0x94>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005504:	d004      	beq.n	8005510 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800550e:	d107      	bne.n	8005520 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800551e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005524:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005528:	d10f      	bne.n	800554a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005548:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e018      	b.n	8005590 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d102      	bne.n	800556a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005564:	2300      	movs	r3, #0
 8005566:	61fb      	str	r3, [r7, #28]
 8005568:	e002      	b.n	8005570 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	3b01      	subs	r3, #1
 800556e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	4013      	ands	r3, r2
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	429a      	cmp	r2, r3
 800557e:	bf0c      	ite	eq
 8005580:	2301      	moveq	r3, #1
 8005582:	2300      	movne	r3, #0
 8005584:	b2db      	uxtb	r3, r3
 8005586:	461a      	mov	r2, r3
 8005588:	79fb      	ldrb	r3, [r7, #7]
 800558a:	429a      	cmp	r2, r3
 800558c:	d19a      	bne.n	80054c4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3720      	adds	r7, #32
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	20000024 	.word	0x20000024

0800559c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b086      	sub	sp, #24
 80055a0:	af02      	add	r7, sp, #8
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055b0:	d111      	bne.n	80055d6 <SPI_EndRxTransaction+0x3a>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055ba:	d004      	beq.n	80055c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055c4:	d107      	bne.n	80055d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055d4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055de:	d12a      	bne.n	8005636 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055e8:	d012      	beq.n	8005610 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2200      	movs	r2, #0
 80055f2:	2180      	movs	r1, #128	@ 0x80
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f7ff ff49 	bl	800548c <SPI_WaitFlagStateUntilTimeout>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d02d      	beq.n	800565c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005604:	f043 0220 	orr.w	r2, r3, #32
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e026      	b.n	800565e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	9300      	str	r3, [sp, #0]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2200      	movs	r2, #0
 8005618:	2101      	movs	r1, #1
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7ff ff36 	bl	800548c <SPI_WaitFlagStateUntilTimeout>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d01a      	beq.n	800565c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800562a:	f043 0220 	orr.w	r2, r3, #32
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e013      	b.n	800565e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2200      	movs	r2, #0
 800563e:	2101      	movs	r1, #1
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f7ff ff23 	bl	800548c <SPI_WaitFlagStateUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d007      	beq.n	800565c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005650:	f043 0220 	orr.w	r2, r3, #32
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e000      	b.n	800565e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af02      	add	r7, sp, #8
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2201      	movs	r2, #1
 800567c:	2102      	movs	r1, #2
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f7ff ff04 	bl	800548c <SPI_WaitFlagStateUntilTimeout>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d007      	beq.n	800569a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e032      	b.n	8005700 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800569a:	4b1b      	ldr	r3, [pc, #108]	@ (8005708 <SPI_EndRxTxTransaction+0xa0>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a1b      	ldr	r2, [pc, #108]	@ (800570c <SPI_EndRxTxTransaction+0xa4>)
 80056a0:	fba2 2303 	umull	r2, r3, r2, r3
 80056a4:	0d5b      	lsrs	r3, r3, #21
 80056a6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
 80056ae:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056b8:	d112      	bne.n	80056e0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	2200      	movs	r2, #0
 80056c2:	2180      	movs	r1, #128	@ 0x80
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f7ff fee1 	bl	800548c <SPI_WaitFlagStateUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d016      	beq.n	80056fe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d4:	f043 0220 	orr.w	r2, r3, #32
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e00f      	b.n	8005700 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00a      	beq.n	80056fc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	3b01      	subs	r3, #1
 80056ea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056f6:	2b80      	cmp	r3, #128	@ 0x80
 80056f8:	d0f2      	beq.n	80056e0 <SPI_EndRxTxTransaction+0x78>
 80056fa:	e000      	b.n	80056fe <SPI_EndRxTxTransaction+0x96>
        break;
 80056fc:	bf00      	nop
  }

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3718      	adds	r7, #24
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	20000024 	.word	0x20000024
 800570c:	165e9f81 	.word	0x165e9f81

08005710 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e038      	b.n	8005798 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d106      	bne.n	8005740 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f7fc ffac 	bl	8002698 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	3308      	adds	r3, #8
 8005748:	4619      	mov	r1, r3
 800574a:	4610      	mov	r0, r2
 800574c:	f001 f8c2 	bl	80068d4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6818      	ldr	r0, [r3, #0]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	461a      	mov	r2, r3
 800575a:	68b9      	ldr	r1, [r7, #8]
 800575c:	f001 f924 	bl	80069a8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6858      	ldr	r0, [r3, #4]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	689a      	ldr	r2, [r3, #8]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	f001 f949 	bl	8006a04 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	6892      	ldr	r2, [r2, #8]
 800577a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	6892      	ldr	r2, [r2, #8]
 8005786:	f041 0101 	orr.w	r1, r1, #1
 800578a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e041      	b.n	8005836 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d106      	bne.n	80057cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7fe f958 	bl	8003a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3304      	adds	r3, #4
 80057dc:	4619      	mov	r1, r3
 80057de:	4610      	mov	r0, r2
 80057e0:	f000 fcd2 	bl	8006188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
	...

08005840 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800584e:	b2db      	uxtb	r3, r3
 8005850:	2b01      	cmp	r3, #1
 8005852:	d001      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e04e      	b.n	80058f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2202      	movs	r2, #2
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0201 	orr.w	r2, r2, #1
 800586e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a23      	ldr	r2, [pc, #140]	@ (8005904 <HAL_TIM_Base_Start_IT+0xc4>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d022      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005882:	d01d      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a1f      	ldr	r2, [pc, #124]	@ (8005908 <HAL_TIM_Base_Start_IT+0xc8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d018      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a1e      	ldr	r2, [pc, #120]	@ (800590c <HAL_TIM_Base_Start_IT+0xcc>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d013      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a1c      	ldr	r2, [pc, #112]	@ (8005910 <HAL_TIM_Base_Start_IT+0xd0>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00e      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005914 <HAL_TIM_Base_Start_IT+0xd4>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d009      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a19      	ldr	r2, [pc, #100]	@ (8005918 <HAL_TIM_Base_Start_IT+0xd8>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d004      	beq.n	80058c0 <HAL_TIM_Base_Start_IT+0x80>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a18      	ldr	r2, [pc, #96]	@ (800591c <HAL_TIM_Base_Start_IT+0xdc>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d111      	bne.n	80058e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 0307 	and.w	r3, r3, #7
 80058ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2b06      	cmp	r3, #6
 80058d0:	d010      	beq.n	80058f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 0201 	orr.w	r2, r2, #1
 80058e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e2:	e007      	b.n	80058f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f042 0201 	orr.w	r2, r2, #1
 80058f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40010000 	.word	0x40010000
 8005908:	40000400 	.word	0x40000400
 800590c:	40000800 	.word	0x40000800
 8005910:	40000c00 	.word	0x40000c00
 8005914:	40010400 	.word	0x40010400
 8005918:	40014000 	.word	0x40014000
 800591c:	40001800 	.word	0x40001800

08005920 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e041      	b.n	80059b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d106      	bne.n	800594c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f839 	bl	80059be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2202      	movs	r2, #2
 8005950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3304      	adds	r3, #4
 800595c:	4619      	mov	r1, r3
 800595e:	4610      	mov	r0, r2
 8005960:	f000 fc12 	bl	8006188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80059be:	b480      	push	{r7}
 80059c0:	b083      	sub	sp, #12
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80059c6:	bf00      	nop
 80059c8:	370c      	adds	r7, #12
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
	...

080059d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d109      	bne.n	80059f8 <HAL_TIM_PWM_Start+0x24>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	bf14      	ite	ne
 80059f0:	2301      	movne	r3, #1
 80059f2:	2300      	moveq	r3, #0
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	e022      	b.n	8005a3e <HAL_TIM_PWM_Start+0x6a>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d109      	bne.n	8005a12 <HAL_TIM_PWM_Start+0x3e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	bf14      	ite	ne
 8005a0a:	2301      	movne	r3, #1
 8005a0c:	2300      	moveq	r3, #0
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	e015      	b.n	8005a3e <HAL_TIM_PWM_Start+0x6a>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b08      	cmp	r3, #8
 8005a16:	d109      	bne.n	8005a2c <HAL_TIM_PWM_Start+0x58>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	bf14      	ite	ne
 8005a24:	2301      	movne	r3, #1
 8005a26:	2300      	moveq	r3, #0
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	e008      	b.n	8005a3e <HAL_TIM_PWM_Start+0x6a>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	bf14      	ite	ne
 8005a38:	2301      	movne	r3, #1
 8005a3a:	2300      	moveq	r3, #0
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d001      	beq.n	8005a46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e07c      	b.n	8005b40 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d104      	bne.n	8005a56 <HAL_TIM_PWM_Start+0x82>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a54:	e013      	b.n	8005a7e <HAL_TIM_PWM_Start+0xaa>
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	d104      	bne.n	8005a66 <HAL_TIM_PWM_Start+0x92>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2202      	movs	r2, #2
 8005a60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a64:	e00b      	b.n	8005a7e <HAL_TIM_PWM_Start+0xaa>
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d104      	bne.n	8005a76 <HAL_TIM_PWM_Start+0xa2>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2202      	movs	r2, #2
 8005a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a74:	e003      	b.n	8005a7e <HAL_TIM_PWM_Start+0xaa>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2202      	movs	r2, #2
 8005a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2201      	movs	r2, #1
 8005a84:	6839      	ldr	r1, [r7, #0]
 8005a86:	4618      	mov	r0, r3
 8005a88:	f000 fe6e 	bl	8006768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a2d      	ldr	r2, [pc, #180]	@ (8005b48 <HAL_TIM_PWM_Start+0x174>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d004      	beq.n	8005aa0 <HAL_TIM_PWM_Start+0xcc>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8005b4c <HAL_TIM_PWM_Start+0x178>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d101      	bne.n	8005aa4 <HAL_TIM_PWM_Start+0xd0>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <HAL_TIM_PWM_Start+0xd2>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d007      	beq.n	8005aba <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ab8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a22      	ldr	r2, [pc, #136]	@ (8005b48 <HAL_TIM_PWM_Start+0x174>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d022      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005acc:	d01d      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8005b50 <HAL_TIM_PWM_Start+0x17c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d018      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b54 <HAL_TIM_PWM_Start+0x180>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d013      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8005b58 <HAL_TIM_PWM_Start+0x184>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00e      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a16      	ldr	r2, [pc, #88]	@ (8005b4c <HAL_TIM_PWM_Start+0x178>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d009      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a18      	ldr	r2, [pc, #96]	@ (8005b5c <HAL_TIM_PWM_Start+0x188>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d004      	beq.n	8005b0a <HAL_TIM_PWM_Start+0x136>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a16      	ldr	r2, [pc, #88]	@ (8005b60 <HAL_TIM_PWM_Start+0x18c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d111      	bne.n	8005b2e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f003 0307 	and.w	r3, r3, #7
 8005b14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2b06      	cmp	r3, #6
 8005b1a:	d010      	beq.n	8005b3e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0201 	orr.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b2c:	e007      	b.n	8005b3e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f042 0201 	orr.w	r2, r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	40010000 	.word	0x40010000
 8005b4c:	40010400 	.word	0x40010400
 8005b50:	40000400 	.word	0x40000400
 8005b54:	40000800 	.word	0x40000800
 8005b58:	40000c00 	.word	0x40000c00
 8005b5c:	40014000 	.word	0x40014000
 8005b60:	40001800 	.word	0x40001800

08005b64 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2200      	movs	r2, #0
 8005b74:	6839      	ldr	r1, [r7, #0]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 fdf6 	bl	8006768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a2e      	ldr	r2, [pc, #184]	@ (8005c3c <HAL_TIM_PWM_Stop+0xd8>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d004      	beq.n	8005b90 <HAL_TIM_PWM_Stop+0x2c>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a2d      	ldr	r2, [pc, #180]	@ (8005c40 <HAL_TIM_PWM_Stop+0xdc>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d101      	bne.n	8005b94 <HAL_TIM_PWM_Stop+0x30>
 8005b90:	2301      	movs	r3, #1
 8005b92:	e000      	b.n	8005b96 <HAL_TIM_PWM_Stop+0x32>
 8005b94:	2300      	movs	r3, #0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d017      	beq.n	8005bca <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6a1a      	ldr	r2, [r3, #32]
 8005ba0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10f      	bne.n	8005bca <HAL_TIM_PWM_Stop+0x66>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6a1a      	ldr	r2, [r3, #32]
 8005bb0:	f240 4344 	movw	r3, #1092	@ 0x444
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d107      	bne.n	8005bca <HAL_TIM_PWM_Stop+0x66>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6a1a      	ldr	r2, [r3, #32]
 8005bd0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10f      	bne.n	8005bfa <HAL_TIM_PWM_Stop+0x96>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6a1a      	ldr	r2, [r3, #32]
 8005be0:	f240 4344 	movw	r3, #1092	@ 0x444
 8005be4:	4013      	ands	r3, r2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d107      	bne.n	8005bfa <HAL_TIM_PWM_Stop+0x96>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0201 	bic.w	r2, r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d104      	bne.n	8005c0a <HAL_TIM_PWM_Stop+0xa6>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c08:	e013      	b.n	8005c32 <HAL_TIM_PWM_Stop+0xce>
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2b04      	cmp	r3, #4
 8005c0e:	d104      	bne.n	8005c1a <HAL_TIM_PWM_Stop+0xb6>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c18:	e00b      	b.n	8005c32 <HAL_TIM_PWM_Stop+0xce>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b08      	cmp	r3, #8
 8005c1e:	d104      	bne.n	8005c2a <HAL_TIM_PWM_Stop+0xc6>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c28:	e003      	b.n	8005c32 <HAL_TIM_PWM_Stop+0xce>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3708      	adds	r7, #8
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	40010000 	.word	0x40010000
 8005c40:	40010400 	.word	0x40010400

08005c44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d020      	beq.n	8005ca8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f003 0302 	and.w	r3, r3, #2
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d01b      	beq.n	8005ca8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f06f 0202 	mvn.w	r2, #2
 8005c78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	f003 0303 	and.w	r3, r3, #3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fa5b 	bl	800614a <HAL_TIM_IC_CaptureCallback>
 8005c94:	e005      	b.n	8005ca2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 fa4d 	bl	8006136 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 fa5e 	bl	800615e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	f003 0304 	and.w	r3, r3, #4
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d020      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f003 0304 	and.w	r3, r3, #4
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d01b      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f06f 0204 	mvn.w	r2, #4
 8005cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2202      	movs	r2, #2
 8005cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	699b      	ldr	r3, [r3, #24]
 8005cd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 fa35 	bl	800614a <HAL_TIM_IC_CaptureCallback>
 8005ce0:	e005      	b.n	8005cee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 fa27 	bl	8006136 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 fa38 	bl	800615e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f003 0308 	and.w	r3, r3, #8
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d020      	beq.n	8005d40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f003 0308 	and.w	r3, r3, #8
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d01b      	beq.n	8005d40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f06f 0208 	mvn.w	r2, #8
 8005d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2204      	movs	r2, #4
 8005d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d003      	beq.n	8005d2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 fa0f 	bl	800614a <HAL_TIM_IC_CaptureCallback>
 8005d2c:	e005      	b.n	8005d3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 fa01 	bl	8006136 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 fa12 	bl	800615e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f003 0310 	and.w	r3, r3, #16
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d020      	beq.n	8005d8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f003 0310 	and.w	r3, r3, #16
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d01b      	beq.n	8005d8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0210 	mvn.w	r2, #16
 8005d5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2208      	movs	r2, #8
 8005d62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f9e9 	bl	800614a <HAL_TIM_IC_CaptureCallback>
 8005d78:	e005      	b.n	8005d86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f9db 	bl	8006136 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f9ec 	bl	800615e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00c      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f003 0301 	and.w	r3, r3, #1
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d007      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f06f 0201 	mvn.w	r2, #1
 8005da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7fd fbec 	bl	8003588 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00c      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fd76 	bl	80068c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00c      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d007      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 f9bd 	bl	8006172 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00c      	beq.n	8005e1c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f003 0320 	and.w	r3, r3, #32
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d007      	beq.n	8005e1c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f06f 0220 	mvn.w	r2, #32
 8005e14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 fd48 	bl	80068ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e1c:	bf00      	nop
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b086      	sub	sp, #24
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e30:	2300      	movs	r3, #0
 8005e32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d101      	bne.n	8005e42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e3e:	2302      	movs	r3, #2
 8005e40:	e0ae      	b.n	8005fa0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b0c      	cmp	r3, #12
 8005e4e:	f200 809f 	bhi.w	8005f90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005e52:	a201      	add	r2, pc, #4	@ (adr r2, 8005e58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e58:	08005e8d 	.word	0x08005e8d
 8005e5c:	08005f91 	.word	0x08005f91
 8005e60:	08005f91 	.word	0x08005f91
 8005e64:	08005f91 	.word	0x08005f91
 8005e68:	08005ecd 	.word	0x08005ecd
 8005e6c:	08005f91 	.word	0x08005f91
 8005e70:	08005f91 	.word	0x08005f91
 8005e74:	08005f91 	.word	0x08005f91
 8005e78:	08005f0f 	.word	0x08005f0f
 8005e7c:	08005f91 	.word	0x08005f91
 8005e80:	08005f91 	.word	0x08005f91
 8005e84:	08005f91 	.word	0x08005f91
 8005e88:	08005f4f 	.word	0x08005f4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68b9      	ldr	r1, [r7, #8]
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 fa1e 	bl	80062d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	699a      	ldr	r2, [r3, #24]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0208 	orr.w	r2, r2, #8
 8005ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0204 	bic.w	r2, r2, #4
 8005eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	6999      	ldr	r1, [r3, #24]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	691a      	ldr	r2, [r3, #16]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	619a      	str	r2, [r3, #24]
      break;
 8005eca:	e064      	b.n	8005f96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68b9      	ldr	r1, [r7, #8]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 fa6e 	bl	80063b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	699a      	ldr	r2, [r3, #24]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ee6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ef6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6999      	ldr	r1, [r3, #24]
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	021a      	lsls	r2, r3, #8
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	619a      	str	r2, [r3, #24]
      break;
 8005f0c:	e043      	b.n	8005f96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68b9      	ldr	r1, [r7, #8]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f000 fac3 	bl	80064a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	69da      	ldr	r2, [r3, #28]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f042 0208 	orr.w	r2, r2, #8
 8005f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0204 	bic.w	r2, r2, #4
 8005f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69d9      	ldr	r1, [r3, #28]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	691a      	ldr	r2, [r3, #16]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	61da      	str	r2, [r3, #28]
      break;
 8005f4c:	e023      	b.n	8005f96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68b9      	ldr	r1, [r7, #8]
 8005f54:	4618      	mov	r0, r3
 8005f56:	f000 fb17 	bl	8006588 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	69da      	ldr	r2, [r3, #28]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69da      	ldr	r2, [r3, #28]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69d9      	ldr	r1, [r3, #28]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	021a      	lsls	r2, r3, #8
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	61da      	str	r2, [r3, #28]
      break;
 8005f8e:	e002      	b.n	8005f96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	75fb      	strb	r3, [r7, #23]
      break;
 8005f94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3718      	adds	r7, #24
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d101      	bne.n	8005fc4 <HAL_TIM_ConfigClockSource+0x1c>
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	e0b4      	b.n	800612e <HAL_TIM_ConfigClockSource+0x186>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2202      	movs	r2, #2
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005fe2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68ba      	ldr	r2, [r7, #8]
 8005ff2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ffc:	d03e      	beq.n	800607c <HAL_TIM_ConfigClockSource+0xd4>
 8005ffe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006002:	f200 8087 	bhi.w	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 8006006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800600a:	f000 8086 	beq.w	800611a <HAL_TIM_ConfigClockSource+0x172>
 800600e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006012:	d87f      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 8006014:	2b70      	cmp	r3, #112	@ 0x70
 8006016:	d01a      	beq.n	800604e <HAL_TIM_ConfigClockSource+0xa6>
 8006018:	2b70      	cmp	r3, #112	@ 0x70
 800601a:	d87b      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 800601c:	2b60      	cmp	r3, #96	@ 0x60
 800601e:	d050      	beq.n	80060c2 <HAL_TIM_ConfigClockSource+0x11a>
 8006020:	2b60      	cmp	r3, #96	@ 0x60
 8006022:	d877      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 8006024:	2b50      	cmp	r3, #80	@ 0x50
 8006026:	d03c      	beq.n	80060a2 <HAL_TIM_ConfigClockSource+0xfa>
 8006028:	2b50      	cmp	r3, #80	@ 0x50
 800602a:	d873      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 800602c:	2b40      	cmp	r3, #64	@ 0x40
 800602e:	d058      	beq.n	80060e2 <HAL_TIM_ConfigClockSource+0x13a>
 8006030:	2b40      	cmp	r3, #64	@ 0x40
 8006032:	d86f      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 8006034:	2b30      	cmp	r3, #48	@ 0x30
 8006036:	d064      	beq.n	8006102 <HAL_TIM_ConfigClockSource+0x15a>
 8006038:	2b30      	cmp	r3, #48	@ 0x30
 800603a:	d86b      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 800603c:	2b20      	cmp	r3, #32
 800603e:	d060      	beq.n	8006102 <HAL_TIM_ConfigClockSource+0x15a>
 8006040:	2b20      	cmp	r3, #32
 8006042:	d867      	bhi.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
 8006044:	2b00      	cmp	r3, #0
 8006046:	d05c      	beq.n	8006102 <HAL_TIM_ConfigClockSource+0x15a>
 8006048:	2b10      	cmp	r3, #16
 800604a:	d05a      	beq.n	8006102 <HAL_TIM_ConfigClockSource+0x15a>
 800604c:	e062      	b.n	8006114 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800605e:	f000 fb63 	bl	8006728 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006070:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68ba      	ldr	r2, [r7, #8]
 8006078:	609a      	str	r2, [r3, #8]
      break;
 800607a:	e04f      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800608c:	f000 fb4c 	bl	8006728 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	689a      	ldr	r2, [r3, #8]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800609e:	609a      	str	r2, [r3, #8]
      break;
 80060a0:	e03c      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060ae:	461a      	mov	r2, r3
 80060b0:	f000 fac0 	bl	8006634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2150      	movs	r1, #80	@ 0x50
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fb19 	bl	80066f2 <TIM_ITRx_SetConfig>
      break;
 80060c0:	e02c      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060ce:	461a      	mov	r2, r3
 80060d0:	f000 fadf 	bl	8006692 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2160      	movs	r1, #96	@ 0x60
 80060da:	4618      	mov	r0, r3
 80060dc:	f000 fb09 	bl	80066f2 <TIM_ITRx_SetConfig>
      break;
 80060e0:	e01c      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060ee:	461a      	mov	r2, r3
 80060f0:	f000 faa0 	bl	8006634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2140      	movs	r1, #64	@ 0x40
 80060fa:	4618      	mov	r0, r3
 80060fc:	f000 faf9 	bl	80066f2 <TIM_ITRx_SetConfig>
      break;
 8006100:	e00c      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4619      	mov	r1, r3
 800610c:	4610      	mov	r0, r2
 800610e:	f000 faf0 	bl	80066f2 <TIM_ITRx_SetConfig>
      break;
 8006112:	e003      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	73fb      	strb	r3, [r7, #15]
      break;
 8006118:	e000      	b.n	800611c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800611a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800612c:	7bfb      	ldrb	r3, [r7, #15]
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800613e:	bf00      	nop
 8006140:	370c      	adds	r7, #12
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800614a:	b480      	push	{r7}
 800614c:	b083      	sub	sp, #12
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006152:	bf00      	nop
 8006154:	370c      	adds	r7, #12
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800615e:	b480      	push	{r7}
 8006160:	b083      	sub	sp, #12
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006166:	bf00      	nop
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006172:	b480      	push	{r7}
 8006174:	b083      	sub	sp, #12
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
	...

08006188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a43      	ldr	r2, [pc, #268]	@ (80062a8 <TIM_Base_SetConfig+0x120>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d013      	beq.n	80061c8 <TIM_Base_SetConfig+0x40>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061a6:	d00f      	beq.n	80061c8 <TIM_Base_SetConfig+0x40>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a40      	ldr	r2, [pc, #256]	@ (80062ac <TIM_Base_SetConfig+0x124>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00b      	beq.n	80061c8 <TIM_Base_SetConfig+0x40>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a3f      	ldr	r2, [pc, #252]	@ (80062b0 <TIM_Base_SetConfig+0x128>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d007      	beq.n	80061c8 <TIM_Base_SetConfig+0x40>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a3e      	ldr	r2, [pc, #248]	@ (80062b4 <TIM_Base_SetConfig+0x12c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d003      	beq.n	80061c8 <TIM_Base_SetConfig+0x40>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a3d      	ldr	r2, [pc, #244]	@ (80062b8 <TIM_Base_SetConfig+0x130>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d108      	bne.n	80061da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a32      	ldr	r2, [pc, #200]	@ (80062a8 <TIM_Base_SetConfig+0x120>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d02b      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061e8:	d027      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a2f      	ldr	r2, [pc, #188]	@ (80062ac <TIM_Base_SetConfig+0x124>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d023      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a2e      	ldr	r2, [pc, #184]	@ (80062b0 <TIM_Base_SetConfig+0x128>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d01f      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a2d      	ldr	r2, [pc, #180]	@ (80062b4 <TIM_Base_SetConfig+0x12c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d01b      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a2c      	ldr	r2, [pc, #176]	@ (80062b8 <TIM_Base_SetConfig+0x130>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d017      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a2b      	ldr	r2, [pc, #172]	@ (80062bc <TIM_Base_SetConfig+0x134>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d013      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a2a      	ldr	r2, [pc, #168]	@ (80062c0 <TIM_Base_SetConfig+0x138>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d00f      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a29      	ldr	r2, [pc, #164]	@ (80062c4 <TIM_Base_SetConfig+0x13c>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d00b      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a28      	ldr	r2, [pc, #160]	@ (80062c8 <TIM_Base_SetConfig+0x140>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d007      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a27      	ldr	r2, [pc, #156]	@ (80062cc <TIM_Base_SetConfig+0x144>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d003      	beq.n	800623a <TIM_Base_SetConfig+0xb2>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a26      	ldr	r2, [pc, #152]	@ (80062d0 <TIM_Base_SetConfig+0x148>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d108      	bne.n	800624c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006240:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	4313      	orrs	r3, r2
 800624a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	689a      	ldr	r2, [r3, #8]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a0e      	ldr	r2, [pc, #56]	@ (80062a8 <TIM_Base_SetConfig+0x120>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_Base_SetConfig+0xf2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a10      	ldr	r2, [pc, #64]	@ (80062b8 <TIM_Base_SetConfig+0x130>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d103      	bne.n	8006282 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	691a      	ldr	r2, [r3, #16]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f043 0204 	orr.w	r2, r3, #4
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	601a      	str	r2, [r3, #0]
}
 800629a:	bf00      	nop
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40010000 	.word	0x40010000
 80062ac:	40000400 	.word	0x40000400
 80062b0:	40000800 	.word	0x40000800
 80062b4:	40000c00 	.word	0x40000c00
 80062b8:	40010400 	.word	0x40010400
 80062bc:	40014000 	.word	0x40014000
 80062c0:	40014400 	.word	0x40014400
 80062c4:	40014800 	.word	0x40014800
 80062c8:	40001800 	.word	0x40001800
 80062cc:	40001c00 	.word	0x40001c00
 80062d0:	40002000 	.word	0x40002000

080062d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b087      	sub	sp, #28
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	f023 0201 	bic.w	r2, r3, #1
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f023 0303 	bic.w	r3, r3, #3
 800630a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	4313      	orrs	r3, r2
 8006314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f023 0302 	bic.w	r3, r3, #2
 800631c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	4313      	orrs	r3, r2
 8006326:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a20      	ldr	r2, [pc, #128]	@ (80063ac <TIM_OC1_SetConfig+0xd8>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d003      	beq.n	8006338 <TIM_OC1_SetConfig+0x64>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a1f      	ldr	r2, [pc, #124]	@ (80063b0 <TIM_OC1_SetConfig+0xdc>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d10c      	bne.n	8006352 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f023 0308 	bic.w	r3, r3, #8
 800633e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f023 0304 	bic.w	r3, r3, #4
 8006350:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a15      	ldr	r2, [pc, #84]	@ (80063ac <TIM_OC1_SetConfig+0xd8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d003      	beq.n	8006362 <TIM_OC1_SetConfig+0x8e>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a14      	ldr	r2, [pc, #80]	@ (80063b0 <TIM_OC1_SetConfig+0xdc>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d111      	bne.n	8006386 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	4313      	orrs	r3, r2
 800637a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4313      	orrs	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	621a      	str	r2, [r3, #32]
}
 80063a0:	bf00      	nop
 80063a2:	371c      	adds	r7, #28
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr
 80063ac:	40010000 	.word	0x40010000
 80063b0:	40010400 	.word	0x40010400

080063b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a1b      	ldr	r3, [r3, #32]
 80063c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a1b      	ldr	r3, [r3, #32]
 80063c8:	f023 0210 	bic.w	r2, r3, #16
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	021b      	lsls	r3, r3, #8
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f023 0320 	bic.w	r3, r3, #32
 80063fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	011b      	lsls	r3, r3, #4
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	4313      	orrs	r3, r2
 800640a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a22      	ldr	r2, [pc, #136]	@ (8006498 <TIM_OC2_SetConfig+0xe4>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d003      	beq.n	800641c <TIM_OC2_SetConfig+0x68>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a21      	ldr	r2, [pc, #132]	@ (800649c <TIM_OC2_SetConfig+0xe8>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d10d      	bne.n	8006438 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	011b      	lsls	r3, r3, #4
 800642a:	697a      	ldr	r2, [r7, #20]
 800642c:	4313      	orrs	r3, r2
 800642e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006436:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a17      	ldr	r2, [pc, #92]	@ (8006498 <TIM_OC2_SetConfig+0xe4>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d003      	beq.n	8006448 <TIM_OC2_SetConfig+0x94>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a16      	ldr	r2, [pc, #88]	@ (800649c <TIM_OC2_SetConfig+0xe8>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d113      	bne.n	8006470 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800644e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006456:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	4313      	orrs	r3, r2
 8006462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	4313      	orrs	r3, r2
 800646e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	685a      	ldr	r2, [r3, #4]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	621a      	str	r2, [r3, #32]
}
 800648a:	bf00      	nop
 800648c:	371c      	adds	r7, #28
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	40010000 	.word	0x40010000
 800649c:	40010400 	.word	0x40010400

080064a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f023 0303 	bic.w	r3, r3, #3
 80064d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	4313      	orrs	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	021b      	lsls	r3, r3, #8
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a21      	ldr	r2, [pc, #132]	@ (8006580 <TIM_OC3_SetConfig+0xe0>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d003      	beq.n	8006506 <TIM_OC3_SetConfig+0x66>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a20      	ldr	r2, [pc, #128]	@ (8006584 <TIM_OC3_SetConfig+0xe4>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d10d      	bne.n	8006522 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800650c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	021b      	lsls	r3, r3, #8
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	4313      	orrs	r3, r2
 8006518:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006520:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a16      	ldr	r2, [pc, #88]	@ (8006580 <TIM_OC3_SetConfig+0xe0>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d003      	beq.n	8006532 <TIM_OC3_SetConfig+0x92>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a15      	ldr	r2, [pc, #84]	@ (8006584 <TIM_OC3_SetConfig+0xe4>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d113      	bne.n	800655a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	011b      	lsls	r3, r3, #4
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	699b      	ldr	r3, [r3, #24]
 8006552:	011b      	lsls	r3, r3, #4
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	621a      	str	r2, [r3, #32]
}
 8006574:	bf00      	nop
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	40010000 	.word	0x40010000
 8006584:	40010400 	.word	0x40010400

08006588 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006588:	b480      	push	{r7}
 800658a:	b087      	sub	sp, #28
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a1b      	ldr	r3, [r3, #32]
 800659c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	021b      	lsls	r3, r3, #8
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	031b      	lsls	r3, r3, #12
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	4313      	orrs	r3, r2
 80065de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a12      	ldr	r2, [pc, #72]	@ (800662c <TIM_OC4_SetConfig+0xa4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d003      	beq.n	80065f0 <TIM_OC4_SetConfig+0x68>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a11      	ldr	r2, [pc, #68]	@ (8006630 <TIM_OC4_SetConfig+0xa8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d109      	bne.n	8006604 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	019b      	lsls	r3, r3, #6
 80065fe:	697a      	ldr	r2, [r7, #20]
 8006600:	4313      	orrs	r3, r2
 8006602:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	693a      	ldr	r2, [r7, #16]
 800661c:	621a      	str	r2, [r3, #32]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40010000 	.word	0x40010000
 8006630:	40010400 	.word	0x40010400

08006634 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006634:	b480      	push	{r7}
 8006636:	b087      	sub	sp, #28
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6a1b      	ldr	r3, [r3, #32]
 8006644:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	f023 0201 	bic.w	r2, r3, #1
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800665e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	011b      	lsls	r3, r3, #4
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f023 030a 	bic.w	r3, r3, #10
 8006670:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	4313      	orrs	r3, r2
 8006678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	697a      	ldr	r2, [r7, #20]
 8006684:	621a      	str	r2, [r3, #32]
}
 8006686:	bf00      	nop
 8006688:	371c      	adds	r7, #28
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006692:	b480      	push	{r7}
 8006694:	b087      	sub	sp, #28
 8006696:	af00      	add	r7, sp, #0
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	60b9      	str	r1, [r7, #8]
 800669c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	f023 0210 	bic.w	r2, r3, #16
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	031b      	lsls	r3, r3, #12
 80066c2:	693a      	ldr	r2, [r7, #16]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	621a      	str	r2, [r3, #32]
}
 80066e6:	bf00      	nop
 80066e8:	371c      	adds	r7, #28
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066f2:	b480      	push	{r7}
 80066f4:	b085      	sub	sp, #20
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006708:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800670a:	683a      	ldr	r2, [r7, #0]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	4313      	orrs	r3, r2
 8006710:	f043 0307 	orr.w	r3, r3, #7
 8006714:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	609a      	str	r2, [r3, #8]
}
 800671c:	bf00      	nop
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006728:	b480      	push	{r7}
 800672a:	b087      	sub	sp, #28
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
 8006734:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006742:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	021a      	lsls	r2, r3, #8
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	431a      	orrs	r2, r3
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	4313      	orrs	r3, r2
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	697a      	ldr	r2, [r7, #20]
 800675a:	609a      	str	r2, [r3, #8]
}
 800675c:	bf00      	nop
 800675e:	371c      	adds	r7, #28
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006768:	b480      	push	{r7}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f003 031f 	and.w	r3, r3, #31
 800677a:	2201      	movs	r2, #1
 800677c:	fa02 f303 	lsl.w	r3, r2, r3
 8006780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6a1a      	ldr	r2, [r3, #32]
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	43db      	mvns	r3, r3
 800678a:	401a      	ands	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6a1a      	ldr	r2, [r3, #32]
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	f003 031f 	and.w	r3, r3, #31
 800679a:	6879      	ldr	r1, [r7, #4]
 800679c:	fa01 f303 	lsl.w	r3, r1, r3
 80067a0:	431a      	orrs	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	621a      	str	r2, [r3, #32]
}
 80067a6:	bf00      	nop
 80067a8:	371c      	adds	r7, #28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
	...

080067b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d101      	bne.n	80067cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067c8:	2302      	movs	r3, #2
 80067ca:	e05a      	b.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2202      	movs	r2, #2
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a21      	ldr	r2, [pc, #132]	@ (8006890 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d022      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006818:	d01d      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a1d      	ldr	r2, [pc, #116]	@ (8006894 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d018      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a1b      	ldr	r2, [pc, #108]	@ (8006898 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d013      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a1a      	ldr	r2, [pc, #104]	@ (800689c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00e      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a18      	ldr	r2, [pc, #96]	@ (80068a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d009      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a17      	ldr	r2, [pc, #92]	@ (80068a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d004      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a15      	ldr	r2, [pc, #84]	@ (80068a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d10c      	bne.n	8006870 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800685c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	68ba      	ldr	r2, [r7, #8]
 8006864:	4313      	orrs	r3, r2
 8006866:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	40010000 	.word	0x40010000
 8006894:	40000400 	.word	0x40000400
 8006898:	40000800 	.word	0x40000800
 800689c:	40000c00 	.word	0x40000c00
 80068a0:	40010400 	.word	0x40010400
 80068a4:	40014000 	.word	0x40014000
 80068a8:	40001800 	.word	0x40001800

080068ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b087      	sub	sp, #28
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	6812      	ldr	r2, [r2, #0]
 80068ec:	f023 0101 	bic.w	r1, r3, #1
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	2b08      	cmp	r3, #8
 80068fc:	d102      	bne.n	8006904 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80068fe:	2340      	movs	r3, #64	@ 0x40
 8006900:	617b      	str	r3, [r7, #20]
 8006902:	e001      	b.n	8006908 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006904:	2300      	movs	r3, #0
 8006906:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006914:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800691a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006920:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8006926:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800692c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8006932:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8006938:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800693e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8006944:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800694a:	4313      	orrs	r3, r2
 800694c:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8006962:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <FSMC_NORSRAM_Init+0xd0>)
 8006964:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800696c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006974:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	43db      	mvns	r3, r3
 8006984:	ea02 0103 	and.w	r1, r2, r3
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	4319      	orrs	r1, r3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	371c      	adds	r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	0008fb7f 	.word	0x0008fb7f

080069a8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80069be:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80069c6:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80069ce:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	3b01      	subs	r3, #1
 80069d6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80069d8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	3b02      	subs	r3, #2
 80069e0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80069e2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80069ee:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3714      	adds	r7, #20
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
 8006a10:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a18:	d11d      	bne.n	8006a56 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006a22:	4b13      	ldr	r3, [pc, #76]	@ (8006a70 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006a24:	4013      	ands	r3, r2
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	6811      	ldr	r1, [r2, #0]
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	6852      	ldr	r2, [r2, #4]
 8006a2e:	0112      	lsls	r2, r2, #4
 8006a30:	4311      	orrs	r1, r2
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	6892      	ldr	r2, [r2, #8]
 8006a36:	0212      	lsls	r2, r2, #8
 8006a38:	4311      	orrs	r1, r2
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	6992      	ldr	r2, [r2, #24]
 8006a3e:	4311      	orrs	r1, r2
 8006a40:	68ba      	ldr	r2, [r7, #8]
 8006a42:	68d2      	ldr	r2, [r2, #12]
 8006a44:	0412      	lsls	r2, r2, #16
 8006a46:	430a      	orrs	r2, r1
 8006a48:	ea43 0102 	orr.w	r1, r3, r2
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006a54:	e005      	b.n	8006a62 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006a5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3714      	adds	r7, #20
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	cff00000 	.word	0xcff00000

08006a74 <memset>:
 8006a74:	4402      	add	r2, r0
 8006a76:	4603      	mov	r3, r0
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d100      	bne.n	8006a7e <memset+0xa>
 8006a7c:	4770      	bx	lr
 8006a7e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a82:	e7f9      	b.n	8006a78 <memset+0x4>

08006a84 <__libc_init_array>:
 8006a84:	b570      	push	{r4, r5, r6, lr}
 8006a86:	4d0d      	ldr	r5, [pc, #52]	@ (8006abc <__libc_init_array+0x38>)
 8006a88:	4c0d      	ldr	r4, [pc, #52]	@ (8006ac0 <__libc_init_array+0x3c>)
 8006a8a:	1b64      	subs	r4, r4, r5
 8006a8c:	10a4      	asrs	r4, r4, #2
 8006a8e:	2600      	movs	r6, #0
 8006a90:	42a6      	cmp	r6, r4
 8006a92:	d109      	bne.n	8006aa8 <__libc_init_array+0x24>
 8006a94:	4d0b      	ldr	r5, [pc, #44]	@ (8006ac4 <__libc_init_array+0x40>)
 8006a96:	4c0c      	ldr	r4, [pc, #48]	@ (8006ac8 <__libc_init_array+0x44>)
 8006a98:	f000 f818 	bl	8006acc <_init>
 8006a9c:	1b64      	subs	r4, r4, r5
 8006a9e:	10a4      	asrs	r4, r4, #2
 8006aa0:	2600      	movs	r6, #0
 8006aa2:	42a6      	cmp	r6, r4
 8006aa4:	d105      	bne.n	8006ab2 <__libc_init_array+0x2e>
 8006aa6:	bd70      	pop	{r4, r5, r6, pc}
 8006aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aac:	4798      	blx	r3
 8006aae:	3601      	adds	r6, #1
 8006ab0:	e7ee      	b.n	8006a90 <__libc_init_array+0xc>
 8006ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ab6:	4798      	blx	r3
 8006ab8:	3601      	adds	r6, #1
 8006aba:	e7f2      	b.n	8006aa2 <__libc_init_array+0x1e>
 8006abc:	08036300 	.word	0x08036300
 8006ac0:	08036300 	.word	0x08036300
 8006ac4:	08036300 	.word	0x08036300
 8006ac8:	08036304 	.word	0x08036304

08006acc <_init>:
 8006acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ace:	bf00      	nop
 8006ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ad2:	bc08      	pop	{r3}
 8006ad4:	469e      	mov	lr, r3
 8006ad6:	4770      	bx	lr

08006ad8 <_fini>:
 8006ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ada:	bf00      	nop
 8006adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ade:	bc08      	pop	{r3}
 8006ae0:	469e      	mov	lr, r3
 8006ae2:	4770      	bx	lr
