// Seed: 1292095396
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri id_5
);
  logic [7:0]["" : -1 'b0] id_7;
  wire id_8;
  assign id_7 = id_7;
  assign module_1.id_1 = 0;
  logic [7:0] id_9;
  assign id_0 = 1;
  logic id_10;
  ;
  assign id_8 = id_1;
  assign id_0 = 1 ? -1 : id_7 & id_7;
  assign id_9 = id_9;
  logic [7:0] id_11, id_12, id_13;
  logic id_14;
endmodule
module module_1 #(
    parameter id_13 = 32'd90
) (
    output supply0 id_0,
    output wire id_1,
    input uwire id_2,
    output wand id_3,
    output wand id_4[-1 : (  id_13  )],
    output uwire id_5,
    output tri0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wor id_11,
    input supply1 id_12,
    output supply1 _id_13,
    input wire id_14
);
  wire id_16;
  ;
  localparam id_17 = 1;
  wire id_18 = ~-1'b0;
  assign id_3 = id_18;
  logic id_19;
  logic [-1 'b0 : 1] id_20;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_9,
      id_14,
      id_3
  );
  assign id_5 = id_14 | 1;
endmodule
