{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744835436942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744835436942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 15:30:36 2025 " "Processing started: Wed Apr 16 15:30:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744835436942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835436942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835436942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744835437325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744835437325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_onchip/synthesis/regfile_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_onchip/synthesis/regfile_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile_onchip " "Found entity 1: regFile_onchip" {  } { { "regFile_onchip/synthesis/regFile_onchip.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/regFile_onchip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_onchip/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_onchip/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "regFile_onchip/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_onchip/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_onchip/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "regFile_onchip/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_onchip/synthesis/submodules/regfile_onchip_onchip_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_onchip/synthesis/submodules/regfile_onchip_onchip_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile_onchip_onchip_regFile " "Found entity 1: regFile_onchip_onchip_regFile" {  } { { "regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "Processor/my_dff.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/my_dff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_onchip/synthesis/instr_mem_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_onchip/synthesis/instr_mem_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem_onchip " "Found entity 1: instr_mem_onchip" {  } { { "instr_mem_onchip/synthesis/instr_mem_onchip.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/instr_mem_onchip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_onchip/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_onchip/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_onchip/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "instr_mem_onchip/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem_onchip_instr_mem " "Found entity 1: instr_mem_onchip_instr_mem" {  } { { "instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "Processor/writeback.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/writeback.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Processor/register.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile_bypass.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/regfile_bypass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile_bypass " "Found entity 1: regFile_bypass" {  } { { "Processor/regFile_bypass.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile_bypass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "Processor/regFile.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_hier_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_hier_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_hier_bench " "Found entity 1: proc_hier_bench" {  } { { "Processor/proc_hier_bench.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc_hier_bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_hier.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_hier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_hier " "Found entity 1: proc_hier" {  } { { "Processor/proc_hier.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc_hier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "Processor/proc.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "Processor/pc_reg.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/memory2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/memory2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory2c " "Found entity 1: memory2c" {  } { { "Processor/memory2c.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/memory2c.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Processor/memory.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/me_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/me_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ME_WB " "Found entity 1: ME_WB" {  } { { "Processor/ME_WB.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/ME_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_handler " "Found entity 1: interrupt_handler" {  } { { "Processor/interrupt_handler.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/interrupt_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "Processor/instr_mem.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/instr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/instr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/immediate_execution.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/immediate_execution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_execution " "Found entity 1: immediate_execution" {  } { { "Processor/immediate_execution.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/immediate_execution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "Processor/IF_ID.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXT ext ID_EX.sv(2) " "Verilog HDL Declaration information at ID_EX.sv(2): object \"EXT\" differs only in case from object \"ext\" in the same scope" {  } { { "Processor/ID_EX.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/ID_EX.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744835442264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "Processor/ID_EX.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "Processor/hazard_detection.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/hazard_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "Processor/fetch_tb.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Processor/fetch.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Processor/execute.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXT ext EX_ME.sv(2) " "Verilog HDL Declaration information at EX_ME.sv(2): object \"EXT\" differs only in case from object \"ext\" in the same scope" {  } { { "Processor/EX_ME.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/EX_ME.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744835442275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/ex_me.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/ex_me.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ME " "Found entity 1: EX_ME" {  } { { "Processor/EX_ME.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/EX_ME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Processor/decode.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/clkrst.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/clkrst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "Processor/clkrst.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/clkrst.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "Processor/alu_control.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/alu_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Processor/alu.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442305 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744835442307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_out ME_WB.sv(35) " "Verilog HDL Implicit Net warning at ME_WB.sv(35): created implicit net for \"imm_ctrl_out\"" {  } { { "Processor/ME_WB.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/ME_WB.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_in ME_WB.sv(35) " "Verilog HDL Implicit Net warning at ME_WB.sv(35): created implicit net for \"imm_ctrl_in\"" {  } { { "Processor/ME_WB.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/ME_WB.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_out EX_ME.sv(40) " "Verilog HDL Implicit Net warning at EX_ME.sv(40): created implicit net for \"imm_ctrl_out\"" {  } { { "Processor/EX_ME.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/EX_ME.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_in EX_ME.sv(40) " "Verilog HDL Implicit Net warning at EX_ME.sv(40): created implicit net for \"imm_ctrl_in\"" {  } { { "Processor/EX_ME.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/EX_ME.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_camera.v 1 1 " "Using design file de1_soc_camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK de1_soc_camera.v(267) " "Verilog HDL Implicit Net warning at de1_soc_camera.v(267): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_CAMERA " "Elaborating entity \"DE1_SoC_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 de1_soc_camera.v(269) " "Verilog HDL assignment warning at de1_soc_camera.v(269): truncated value with size 16 to match size of target (10)" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_camera.v(41) " "Output port \"ADC_DIN\" at de1_soc_camera.v(41) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_camera.v(43) " "Output port \"ADC_SCLK\" at de1_soc_camera.v(43) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_camera.v(49) " "Output port \"AUD_DACDAT\" at de1_soc_camera.v(49) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_camera.v(51) " "Output port \"AUD_XCK\" at de1_soc_camera.v(51) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_camera.v(79) " "Output port \"FAN_CTRL\" at de1_soc_camera.v(79) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_camera.v(82) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_camera.v(82) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_camera.v(164) " "Output port \"IRDA_TXD\" at de1_soc_camera.v(164) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_camera.v(185) " "Output port \"TD_RESET_N\" at de1_soc_camera.v(185) has no driver" {  } { { "de1_soc_camera.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835442418 "|DE1_SoC_CAMERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "de1_soc_camera.v" "u2" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "de1_soc_camera.v" "u3" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(164) " "Verilog HDL or VHDL warning at CCD_Capture.v(164): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/CCD_Capture.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744835442452 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(165) " "Verilog HDL or VHDL warning at CCD_Capture.v(165): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/CCD_Capture.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744835442452 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(125) " "Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/CCD_Capture.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442452 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442452 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(185) " "Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/CCD_Capture.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442452 "|DE1_SoC_CAMERA|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "de1_soc_camera.v" "u4" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer1 RAW2RGB:u4\|Line_Buffer1:u0 " "Elaborating entity \"Line_Buffer1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\"" {  } { { "v/RAW2RGB.v" "u0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/RAW2RGB.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/Line_Buffer1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/Line_Buffer1.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442536 ""}  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/Line_Buffer1.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744835442536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lv51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lv51 " "Found entity 1: shift_taps_lv51" {  } { { "db/shift_taps_lv51.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_lv51 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated " "Elaborating entity \"shift_taps_lv51\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jug1 " "Found entity 1: altsyncram_jug1" {  } { { "db/altsyncram_jug1.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/altsyncram_jug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jug1 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2 " "Elaborating entity \"altsyncram_jug1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|altsyncram_jug1:altsyncram2\"" {  } { { "db/shift_taps_lv51.tdf" "altsyncram2" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/cntr_7of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_lv51.tdf" "cntr1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/shift_taps_lv51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_lv51:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/cntr_7of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u5 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u5\"" {  } { { "de1_soc_camera.v" "u5" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u5\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_6.v" "u0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/SEG7_LUT_6.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de1_soc_camera.v" "u6" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0002 sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst " "Elaborating entity \"sdram_pll_0002\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\"" {  } { { "v/sdram_pll.v" "sdram_pll_inst" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/sdram_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "altera_pll_i" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442704 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744835442716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram_pll:u6\|sdram_pll_0002:sdram_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.000000 MHz " "Parameter \"output_clock_frequency3\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442722 ""}  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744835442722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "de1_soc_camera.v" "u7" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442729 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442731 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442735 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442737 "|DE1_SoC_CAMERA|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442753 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442753 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442753 "|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442762 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442762 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835442762 "|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835442769 "|DE1_SoC_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835442924 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744835442924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ngp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ngp1 " "Found entity 1: dcfifo_ngp1" {  } { { "db/dcfifo_ngp1.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ngp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated " "Elaborating entity \"dcfifo_ngp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835442967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835442998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835442998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "rdptr_g1p" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_ngp1.tdf" "wrptr_g1p" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/altsyncram_86d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram " "Elaborating entity \"altsyncram_86d1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|altsyncram_86d1:fifo_ram\"" {  } { { "db/dcfifo_ngp1.tdf" "fifo_ram" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_brp" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ngp1.tdf" "rs_dgwp" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ngp1.tdf" "ws_dgrp" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ngp1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_ngp1.tdf" "rdempty_eq_comp" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ngp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443483 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744835443483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ahp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ahp1 " "Found entity 1: dcfifo_ahp1" {  } { { "db/dcfifo_ahp1.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ahp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ahp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated " "Elaborating entity \"dcfifo_ahp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ahp1.tdf" "rs_dgwp" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ahp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ahp1.tdf" "ws_dgrp" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dcfifo_ahp1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ahp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "de1_soc_camera.v" "u8" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443762 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "v/I2C_CCD_Config.v" "u0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443778 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443778 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443778 "|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "de1_soc_camera.v" "u1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(121) " "Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/VGA_Controller.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443783 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(124) " "Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/VGA_Controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443783 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(127) " "Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/VGA_Controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443783 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(184) " "Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/VGA_Controller.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443783 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(210) " "Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/v/VGA_Controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835443783 "|DE1_SoC_CAMERA|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc " "Elaborating entity \"proc\" for hierarchy \"proc:proc\"" {  } { { "de1_soc_camera.v" "proc" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/de1_soc_camera.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch proc:proc\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"proc:proc\|fetch:fetch\"" {  } { { "Processor/proc.sv" "fetch" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem_onchip proc:proc\|fetch:fetch\|instr_mem_onchip:u0 " "Elaborating entity \"instr_mem_onchip\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\"" {  } { { "Processor/fetch.sv" "u0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/fetch.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem_onchip_instr_mem proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem " "Elaborating entity \"instr_mem_onchip_instr_mem\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\"" {  } { { "instr_mem_onchip/synthesis/instr_mem_onchip.v" "instr_mem" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/instr_mem_onchip.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram\"" {  } { { "instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" "the_altsyncram" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram\"" {  } { { "instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instr_mem.hex " "Parameter \"init_file\" = \"instr_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835443857 ""}  } { { "instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744835443857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btl1 " "Found entity 1: altsyncram_btl1" {  } { { "db/altsyncram_btl1.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/altsyncram_btl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835443889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835443889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btl1 proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram\|altsyncram_btl1:auto_generated " "Elaborating entity \"altsyncram_btl1\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|instr_mem_onchip_instr_mem:instr_mem\|altsyncram:the_altsyncram\|altsyncram_btl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443889 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "instr_mem.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File instr_mem.hex -- setting all initial values to 0" {  } { { "instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/instr_mem_onchip_instr_mem.v" 69 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1744835443905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|altera_reset_controller:rst_controller\"" {  } { { "instr_mem_onchip/synthesis/instr_mem_onchip.v" "rst_controller" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/instr_mem_onchip.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/instr_mem_onchip/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID proc:proc\|IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"proc:proc\|IF_ID:IF_ID\"" {  } { { "Processor/proc.sv" "IF_ID" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835443987 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_out IF_ID.sv(15) " "Output port \"EXT_out\" at IF_ID.sv(15) has no driver" {  } { { "Processor/IF_ID.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/IF_ID.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835443987 "|DE1_SoC_CAMERA|proc:proc|IF_ID:IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff proc:proc\|IF_ID:IF_ID\|my_dff:pc\[0\] " "Elaborating entity \"my_dff\" for hierarchy \"proc:proc\|IF_ID:IF_ID\|my_dff:pc\[0\]\"" {  } { { "Processor/IF_ID.sv" "pc\[0\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/IF_ID.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_dff.sv(14) " "Verilog HDL assignment warning at my_dff.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "Processor/my_dff.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/my_dff.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835444003 "|DE1_SoC_CAMERA|proc:proc|IF_ID:IF_ID|my_dff:pc[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode proc:proc\|decode:decode " "Elaborating entity \"decode\" for hierarchy \"proc:proc\|decode:decode\"" {  } { { "Processor/proc.sv" "decode" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_execution proc:proc\|decode:decode\|immediate_execution:IE " "Elaborating entity \"immediate_execution\" for hierarchy \"proc:proc\|decode:decode\|immediate_execution:IE\"" {  } { { "Processor/decode.sv" "IE" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/decode.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder proc:proc\|decode:decode\|instr_decoder:instr_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\"" {  } { { "Processor/decode.sv" "instr_decoder" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/decode.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_ctrl instr_decoder.sv(20) " "Verilog HDL or VHDL warning at instr_decoder.sv(20): object \"alu_ctrl\" assigned a value but never read" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744835444047 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "instr_decoder.sv(756) " "Verilog HDL Case Statement warning at instr_decoder.sv(756): case item expression covers a value already covered by a previous case item" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 756 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src_sel_A instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"alu_src_sel_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src_sel_B instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"alu_src_sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_ctrl instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"imm_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_en instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_sel instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"result_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcJalSrc instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"pcJalSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_length instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_length\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_read\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_sign instr_decoder.sv(101) " "Verilog HDL Always Construct warning at instr_decoder.sv(101): inferring latch(es) for variable \"mem_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744835444051 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_sign instr_decoder.sv(101) " "Inferred latch for \"mem_sign\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read instr_decoder.sv(101) " "Inferred latch for \"mem_read\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_length\[0\] instr_decoder.sv(101) " "Inferred latch for \"mem_length\[0\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_length\[1\] instr_decoder.sv(101) " "Inferred latch for \"mem_length\[1\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcJalSrc instr_decoder.sv(101) " "Inferred latch for \"pcJalSrc\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_sel\[0\] instr_decoder.sv(101) " "Inferred latch for \"result_sel\[0\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_sel\[1\] instr_decoder.sv(101) " "Inferred latch for \"result_sel\[1\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_en instr_decoder.sv(101) " "Inferred latch for \"mem_write_en\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch instr_decoder.sv(101) " "Inferred latch for \"branch\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump instr_decoder.sv(101) " "Inferred latch for \"jump\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ctrl\[0\] instr_decoder.sv(101) " "Inferred latch for \"imm_ctrl\[0\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ctrl\[1\] instr_decoder.sv(101) " "Inferred latch for \"imm_ctrl\[1\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_ctrl\[2\] instr_decoder.sv(101) " "Inferred latch for \"imm_ctrl\[2\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src_sel_B\[0\] instr_decoder.sv(101) " "Inferred latch for \"alu_src_sel_B\[0\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src_sel_B\[1\] instr_decoder.sv(101) " "Inferred latch for \"alu_src_sel_B\[1\]\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src_sel_A instr_decoder.sv(101) " "Inferred latch for \"alu_src_sel_A\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write instr_decoder.sv(101) " "Inferred latch for \"reg_write\" at instr_decoder.sv(101)" {  } { { "Processor/instr_decoder.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 "|DE1_SoC_CAMERA|proc:proc|decode:decode|instr_decoder:instr_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_control:alu_control_logic " "Elaborating entity \"alu_control\" for hierarchy \"proc:proc\|decode:decode\|instr_decoder:instr_decoder\|alu_control:alu_control_logic\"" {  } { { "Processor/instr_decoder.sv" "alu_control_logic" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/instr_decoder.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile_bypass proc:proc\|decode:decode\|regFile_bypass:RF " "Elaborating entity \"regFile_bypass\" for hierarchy \"proc:proc\|decode:decode\|regFile_bypass:RF\"" {  } { { "Processor/decode.sv" "RF" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/decode.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\"" {  } { { "Processor/regFile_bypass.sv" "rf" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile_bypass.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0 " "Elaborating entity \"Register\" for hierarchy \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\"" {  } { { "Processor/regFile.sv" "reg0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile_onchip proc:proc\|decode:decode\|regFile_onchip:u0 " "Elaborating entity \"regFile_onchip\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\"" {  } { { "Processor/decode.sv" "u0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/decode.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile_onchip_onchip_regFile proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile " "Elaborating entity \"regFile_onchip_onchip_regFile\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\"" {  } { { "regFile_onchip/synthesis/regFile_onchip.v" "onchip_regfile" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/regFile_onchip.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram\"" {  } { { "regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" "the_altsyncram" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram\"" {  } { { "regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram " "Instantiated megafunction \"proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32 " "Parameter \"maximum_depth\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744835444574 ""}  } { { "regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/regFile_onchip_onchip_regFile.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744835444574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69j1 " "Found entity 1: altsyncram_69j1" {  } { { "db/altsyncram_69j1.tdf" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/db/altsyncram_69j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744835444604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835444604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_69j1 proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram\|altsyncram_69j1:auto_generated " "Elaborating entity \"altsyncram_69j1\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\|regFile_onchip_onchip_regFile:onchip_regfile\|altsyncram:the_altsyncram\|altsyncram_69j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller proc:proc\|decode:decode\|regFile_onchip:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\|altera_reset_controller:rst_controller\"" {  } { { "regFile_onchip/synthesis/regFile_onchip.v" "rst_controller" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/regFile_onchip.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:proc\|decode:decode\|regFile_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "regFile_onchip/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer proc:proc\|decode:decode\|regFile_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"proc:proc\|decode:decode\|regFile_onchip:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "regFile_onchip/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/regFile_onchip/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX proc:proc\|ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"proc:proc\|ID_EX:ID_EX\"" {  } { { "Processor/proc.sv" "ID_EX" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute proc:proc\|execute:execute " "Elaborating entity \"execute\" for hierarchy \"proc:proc\|execute:execute\"" {  } { { "Processor/proc.sv" "execute" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444731 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_out execute.sv(26) " "Output port \"EXT_out\" at execute.sv(26) has no driver" {  } { { "Processor/execute.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/execute.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835444731 "|DE1_SoC_CAMERA|proc:proc|execute:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc\|execute:execute\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"proc:proc\|execute:execute\|alu:alu\"" {  } { { "Processor/execute.sv" "alu" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/execute.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ME proc:proc\|EX_ME:EX_ME " "Elaborating entity \"EX_ME\" for hierarchy \"proc:proc\|EX_ME:EX_ME\"" {  } { { "Processor/proc.sv" "EX_ME" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444747 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imm_ctrl_in 0 EX_ME.sv(40) " "Net \"imm_ctrl_in\" at EX_ME.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Processor/EX_ME.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/EX_ME.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744835444763 "|DE1_SoC_CAMERA|proc:proc|EX_ME:EX_ME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory proc:proc\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"proc:proc\|memory:memory\"" {  } { { "Processor/proc.sv" "memory" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2c proc:proc\|memory:memory\|memory2c:iMEMORY " "Elaborating entity \"memory2c\" for hierarchy \"proc:proc\|memory:memory\|memory2c:iMEMORY\"" {  } { { "Processor/memory.sv" "iMEMORY" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/memory.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835444858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 memory2c.sv(73) " "Verilog HDL assignment warning at memory2c.sv(73): truncated value with size 32 to match size of target (17)" {  } { { "Processor/memory2c.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/memory2c.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835448172 "|DE1_SoC_CAMERA|proc:proc|memory:memory|memory2c:iMEMORY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 memory2c.sv(80) " "Verilog HDL assignment warning at memory2c.sv(80): truncated value with size 32 to match size of target (17)" {  } { { "Processor/memory2c.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/memory2c.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744835450040 "|DE1_SoC_CAMERA|proc:proc|memory:memory|memory2c:iMEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ME_WB proc:proc\|ME_WB:ME_WB " "Elaborating entity \"ME_WB\" for hierarchy \"proc:proc\|ME_WB:ME_WB\"" {  } { { "Processor/proc.sv" "ME_WB" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835579645 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imm_ctrl_in 0 ME_WB.sv(35) " "Net \"imm_ctrl_in\" at ME_WB.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Processor/ME_WB.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/ME_WB.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744835579645 "|DE1_SoC_CAMERA|proc:proc|ME_WB:ME_WB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback proc:proc\|writeback:writeback " "Elaborating entity \"writeback\" for hierarchy \"proc:proc\|writeback:writeback\"" {  } { { "Processor/proc.sv" "writeback" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835579725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection proc:proc\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"proc:proc\|hazard_detection:hazard_detection\"" {  } { { "Processor/proc.sv" "hazard_detection" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835579738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_handler proc:proc\|interrupt_handler:interrupt_handler " "Elaborating entity \"interrupt_handler\" for hierarchy \"proc:proc\|interrupt_handler:interrupt_handler\"" {  } { { "Processor/proc.sv" "interrupt_handler" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744835579742 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "interrupt_handling_addr interrupt_handler.sv(4) " "Output port \"interrupt_handling_addr\" at interrupt_handler.sv(4) has no driver" {  } { { "Processor/interrupt_handler.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/interrupt_handler.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835579742 "|DE1_SoC_CAMERA|proc:proc|interrupt_handler:interrupt_handler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "interrupt_ctrl interrupt_handler.sv(6) " "Output port \"interrupt_ctrl\" at interrupt_handler.sv(6) has no driver" {  } { { "Processor/interrupt_handler.sv" "" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/interrupt_handler.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744835579742 "|DE1_SoC_CAMERA|proc:proc|interrupt_handler:interrupt_handler"}
{ "Warning" "WSGN_EMPTY_SHELL" "interrupt_handler " "Entity \"interrupt_handler\" contains only dangling pins" {  } { { "Processor/proc.sv" "interrupt_handler" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/proc.sv" 366 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1744835579742 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[31\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux0 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[31\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618205 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[31\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[31\]\"" {  } { { "Processor/register.sv" "dataOut\[31\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618205 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[31\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux0" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618205 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[30\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux1 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[30\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618205 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[30\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[30\]\"" {  } { { "Processor/register.sv" "dataOut\[30\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618205 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[30\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux1" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618205 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[29\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux2 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[29\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[29\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[29\]\"" {  } { { "Processor/register.sv" "dataOut\[29\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[29\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux2" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[28\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux3 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[28\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[28\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[28\]\"" {  } { { "Processor/register.sv" "dataOut\[28\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[28\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux3" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[27\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux4 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[27\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux4\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[27\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[27\]\"" {  } { { "Processor/register.sv" "dataOut\[27\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[27\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux4" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[26\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux5 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[26\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux5\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[26\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[26\]\"" {  } { { "Processor/register.sv" "dataOut\[26\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[26\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux5" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[25\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux6 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[25\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux6\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[25\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[25\]\"" {  } { { "Processor/register.sv" "dataOut\[25\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[25\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux6" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[24\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux7 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[24\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux7\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[24\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[24\]\"" {  } { { "Processor/register.sv" "dataOut\[24\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[24\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux7" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[23\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux8 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[23\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux8\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[23\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[23\]\"" {  } { { "Processor/register.sv" "dataOut\[23\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[23\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux8" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[22\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux9 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[22\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux9\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[22\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[22\]\"" {  } { { "Processor/register.sv" "dataOut\[22\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[22\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux9" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[21\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux10 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[21\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux10\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[21\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[21\]\"" {  } { { "Processor/register.sv" "dataOut\[21\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[21\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux10" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[20\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux11 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[20\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux11\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[20\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[20\]\"" {  } { { "Processor/register.sv" "dataOut\[20\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[20\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux11" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[19\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux12 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[19\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux12\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[19\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[19\]\"" {  } { { "Processor/register.sv" "dataOut\[19\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618207 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[19\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux12" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618207 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[18\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux13 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[18\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux13\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[18\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[18\]\"" {  } { { "Processor/register.sv" "dataOut\[18\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[18\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux13" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[17\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux14 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[17\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux14\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[17\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[17\]\"" {  } { { "Processor/register.sv" "dataOut\[17\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[17\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux14" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[16\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux15 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[16\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux15\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[16\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[16\]\"" {  } { { "Processor/register.sv" "dataOut\[16\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[16\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux15" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[15\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux16 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[15\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux16\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[15\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[15\]\"" {  } { { "Processor/register.sv" "dataOut\[15\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[15\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux16" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[14\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux17 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[14\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux17\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[14\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[14\]\"" {  } { { "Processor/register.sv" "dataOut\[14\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[14\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux17" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[13\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux18 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[13\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux18\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[13\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[13\]\"" {  } { { "Processor/register.sv" "dataOut\[13\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[13\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux18" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[12\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux19 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[12\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux19\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[12\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[12\]\"" {  } { { "Processor/register.sv" "dataOut\[12\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[12\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux19" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[11\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux20 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[11\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux20\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[11\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[11\]\"" {  } { { "Processor/register.sv" "dataOut\[11\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[11\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux20" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[10\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux21 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[10\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux21\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[10\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[10\]\"" {  } { { "Processor/register.sv" "dataOut\[10\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[10\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux21" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[9\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux22 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[9\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux22\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[9\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[9\]\"" {  } { { "Processor/register.sv" "dataOut\[9\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[9\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux22" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[8\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux23 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[8\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux23\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[8\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[8\]\"" {  } { { "Processor/register.sv" "dataOut\[8\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[8\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux23" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[7\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux24 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[7\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux24\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[7\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[7\]\"" {  } { { "Processor/register.sv" "dataOut\[7\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[7\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux24" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[6\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux25 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[6\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux25\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[6\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[6\]\"" {  } { { "Processor/register.sv" "dataOut\[6\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[6\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux25" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[5\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux26 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[5\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux26\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[5\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[5\]\"" {  } { { "Processor/register.sv" "dataOut\[5\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618209 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[5\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux26" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618209 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[4\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux27 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[4\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux27\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[4\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[4\]\"" {  } { { "Processor/register.sv" "dataOut\[4\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[4\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux27" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618211 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[3\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux28 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[3\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux28\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[3\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[3\]\"" {  } { { "Processor/register.sv" "dataOut\[3\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[3\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux28" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618211 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[2\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux29 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[2\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux29\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[2\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[2\]\"" {  } { { "Processor/register.sv" "dataOut\[2\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[2\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux29" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618211 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[1\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux30 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[1\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux30\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[1\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[1\]\"" {  } { { "Processor/register.sv" "dataOut\[1\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[1\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux30" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618211 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[0\] proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux31 " "Net \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|readReg\[0\]\[0\]\", which fans out to \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Mux31\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[0\] " "Net is fed by \"proc:proc\|decode:decode\|regFile_bypass:RF\|regFile:rf\|Register:reg0\|dataOut\[0\]\"" {  } { { "Processor/register.sv" "dataOut\[0\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/register.sv" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1744835618211 ""}  } { { "Processor/regFile.sv" "readReg\[0\]\[0\]" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 22 -1 0 } } { "Processor/regFile.sv" "Mux31" { Text "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/Processor/regFile.sv" 28 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1744835618211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744835618529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/DE1_SoC_CAMERA.map.smsg " "Generated suppressed messages file C:/Users/albac/Documents/face-filter/DE1_SoC_CAMERA/DE1_SoC_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835618702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "16289 " "Peak virtual memory: 16289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744835621519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 16 15:33:41 2025 " "Processing ended: Wed Apr 16 15:33:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744835621519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744835621519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744835621519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835621519 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 98 s 78 s " "Quartus Prime Full Compilation was unsuccessful. 98 errors, 78 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744835622191 ""}
