$date
	Thu Sep 25 16:49:52 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & sel [1:0] $end
$scope module m $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 1 ! OUT $end
$var wire 2 + SEL [1:0] $end
$var wire 1 , out_mux_1 $end
$var wire 1 - out_mux_2 $end
$scope module M1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 , OUT $end
$var wire 1 . SEL $end
$var wire 1 / sel_a $end
$var wire 1 0 sel_b $end
$var wire 1 1 sel_n $end
$upscope $end
$scope module M2 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 - OUT $end
$var wire 1 2 SEL $end
$var wire 1 3 sel_a $end
$var wire 1 4 sel_b $end
$var wire 1 5 sel_n $end
$upscope $end
$scope module M3 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 ! OUT $end
$var wire 1 6 SEL $end
$var wire 1 7 sel_a $end
$var wire 1 8 sel_b $end
$var wire 1 9 sel_n $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
08
07
06
15
04
03
02
11
00
0/
0.
0-
0,
b0 +
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
18
1,
10
1"
1'
#2
17
1!
1-
08
01
05
13
09
0,
1.
12
16
00
b11 &
b11 +
1%
1*
0"
0'
#3
0!
11
15
19
07
0-
0.
02
06
03
b0 &
b0 +
0%
0*
#4
1!
18
01
1/
05
1,
1.
12
00
b1 &
b1 +
1#
1(
1"
1'
#5
1!
18
10
1,
11
0/
15
0.
02
b0 &
b0 +
#6
08
09
17
1-
0,
16
14
00
b10 &
b10 +
1%
1*
1$
1)
0#
0(
0"
0'
#7
04
01
05
13
1.
12
b11 &
b11 +
#8
18
1,
10
1!
11
15
19
07
0-
0.
02
06
03
b0 &
b0 +
0%
0*
0$
0)
1"
1'
#9
08
09
17
1-
0,
16
14
00
b10 &
b10 +
1%
1*
1$
1)
1#
1(
0"
0'
#10
0!
19
07
06
b0 &
b0 +
0%
0*
0#
0(
#11
0-
04
1%
1*
0$
0)
#12
