INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:42:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.345ns period=6.690ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.345ns period=6.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.690ns  (clk rise@6.690ns - clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 2.069ns (34.144%)  route 3.991ns (65.856%))
  Logic Levels:           19  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.173 - 6.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1542, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X8Y160         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.353     1.115    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X8Y161         LUT4 (Prop_lut4_I0_O)        0.043     1.158 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.158    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.404 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.404    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X8Y162         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.512 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/O[2]
                         net (fo=10, routed)          0.400     1.912    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_5
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.126     2.038 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_11/O
                         net (fo=34, routed)          0.417     2.455    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_11_n_0
    SLICE_X7Y163         LUT6 (Prop_lut6_I2_O)        0.043     2.498 r  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=3, routed)           0.218     2.716    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X7Y164         LUT5 (Prop_lut5_I3_O)        0.043     2.759 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=8, routed)           0.443     3.202    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X8Y165         LUT4 (Prop_lut4_I0_O)        0.043     3.245 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.457     3.701    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X12Y165        LUT5 (Prop_lut5_I1_O)        0.043     3.744 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.235     3.979    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X11Y165        LUT6 (Prop_lut6_I5_O)        0.043     4.022 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.255     4.277    addf0/operator/DI[3]
    SLICE_X9Y164         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.461 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.461    addf0/operator/ltOp_carry_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.510 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.510    addf0/operator/ltOp_carry__0_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.559 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.559    addf0/operator/ltOp_carry__1_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.608 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.608    addf0/operator/ltOp_carry__2_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.735 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.184     4.919    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X9Y169         LUT6 (Prop_lut6_I5_O)        0.130     5.049 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.147    addf0/operator/p_1_in[0]
    SLICE_X8Y169         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     5.424 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.405     5.829    addf0/operator/RightShifterComponent/O[1]
    SLICE_X9Y170         LUT4 (Prop_lut4_I0_O)        0.126     5.955 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.221     6.176    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X9Y171         LUT5 (Prop_lut5_I0_O)        0.043     6.219 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.095     6.314    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X9Y171         LUT3 (Prop_lut3_I1_O)        0.043     6.357 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.211     6.568    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X9Y171         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.690     6.690 r  
                                                      0.000     6.690 r  clk (IN)
                         net (fo=1542, unset)         0.483     7.173    addf0/operator/RightShifterComponent/clk
    SLICE_X9Y171         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     7.173    
                         clock uncertainty           -0.035     7.137    
    SLICE_X9Y171         FDRE (Setup_fdre_C_R)       -0.295     6.842    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  0.275    




