// Seed: 2781325302
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7
);
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output supply1 id_2
    , id_13,
    input tri0 id_3,
    input supply0 id_4,
    output tri id_5,
    output tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    input wire id_9,
    output wand id_10,
    output wor id_11
    , id_14
);
  wire id_15;
  logic [-1  ||  1  ||  1 : -1] id_16;
  ;
  nor primCall (id_1, id_4, id_9, id_3, id_15, id_0, id_14, id_17, id_16);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3,
      id_0,
      id_1,
      id_4,
      id_0,
      id_4
  );
  wire id_18;
  ;
  assign id_16 = 1;
endmodule
