lw $t2, 16($zero)
addiu $t3, $zero, 25
multu $t2, $t3
mflo $t6
addiu $v0, $t6, 0
jr $zero

comment: different register
