// Seed: 1882520619
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  tri0 id_6 = 1;
  wire id_7;
  wire id_8;
  assign id_1 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0(
      id_3, id_2, id_2
  ); id_4(
      .id_0(), .id_1(1), .id_2(1), .id_3(1), .id_4(1), .id_5(1)
  );
endmodule
