A. Agarwal, B. C. Paul, S. Mukhopadhyay, and K. Roy. 2005. Process variation in embedded memories: Failure analysis and variation aware architecture. IEEE Journal of Solid-State Circuits 40, 9 (2005), 1804--1814.
Woongki Baek , Trishul M. Chilimbi, Green: a framework for supporting energy-conscious programming using controlled approximation, ACM SIGPLAN Notices, v.45 n.6, June 2010[doi>10.1145/1809028.1806620]
Bharathan Balaji , John McCullough , Rajesh K. Gupta , Yuvraj Agarwal, Accurate characterization of the variability in power consumption in modern mobile processors, Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems, p.8-8, October 07, 2012, Hollywood, CA
Luis Angel D. Bathen , Nikil D. Dutt , Alex Nicolau , Puneet Gupta,VaMV: variability-aware memory virtualization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
K. Bernstein , D. J. Frank , A. E. Gattiker , W. Haensch , B. L. Ji , S. R. Nassif , E. J. Nowak , D. J. Pearson , N. J. Rohrer, High-performance CMOS variability in the 65-nm regime and beyond, IBM Journal of Research and Development, v.50 n.4/5, p.433-449, July 2006
S. Bhardwaj, W. Wenping, R. Vattikonda, Yu Cao, and S. Vrudhula. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'06). 189--192.
Swarup Bhunia , Saibal Mukhopadhyay , Kaushik Roy, Process Variations and Process-Tolerant Design, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.699-704, January 06-10, 2007[doi>10.1109/VLSID.2007.131]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Y. Cao, P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang. 2002. Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI. In Proceedings of the IEEE International ASIC/SOC Conference. 411--415.
T.-B. Chan, P. Gupta, A. B. Kahng, and L. Lai. 2012. DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators. In Proceedings of the International Symposium on Quality Electronic Design (ISQED'12). 633--640.
Saumya Chandra , Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Variation-tolerant dynamic power management at the system-level, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1220-1232, September 2009[doi>10.1109/TVLSI.2009.2019803]
Xiaoming Chen , Yu Wang , Yu Cao , Yuchun Ma , Huazhong Yang, Variation-aware supply voltage assignment for simultaneous power and aging optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.2143-2147, November 2012[doi>10.1109/TVLSI.2011.2168433]
Hyungmin Cho , Larkhoon Leem , Subhasish Mitra, ERSA: Error Resilient System Architecture for Probabilistic Applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.4, p.546-558, April 2012[doi>10.1109/TCAD.2011.2179038]
Seung Hoon Choi , Bipul C. Paul , Kaushik Roy, Novel sizing algorithm for yield improvement under process variation in nanometer technology, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996695]
Animesh Datta , Swarup Bhunia , Saibal Mukhopadhyay , Nilanjan Banerjee , Kaushik Roy, Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies, Proceedings of the conference on Design, Automation and Test in Europe, p.926-931, March 07-11, 2005[doi>10.1109/DATE.2005.278]
S. Dighe, S. Vangal, P. Aseron, S. Kumar, T. Jacob, K. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V. De, and S. Borkar. 2010. Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. In Proceedings of the IEEE Solid-State Circuits Conference (ISSCC'10). 174--175.
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
FreeRTOS Project. 2013. FreeRTOS. http://www.freertos.org. (2013).
Siddharth Garg , Diana Marculescu, On the impact of manufacturing process variations on the lifetime of sensor networks, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289866]
Hassan Ghasemzadeh , Navid Amini , Majid Sarrafzadeh, Energy-efficient signal processing in wearable embedded systems: an optimal feature selection approach, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333739]
S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]
Justin Gregg , Tom W. Chen, Post silicon power/performance optimization in the presence of process variations using individual well-adaptive body biasing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.3, p.366-376, March 2007[doi>10.1109/TVLSI.2007.893626]
Puneet Gupta , Andrew B. Kahng, Quantifying Error in Dynamic Power Estimation of CMOS Circuits, Proceedings of the 4th International Symposium on Quality Electronic Design, p.273, March 24-26, 2003
ITRS. 2010. The international technology roadmap for semiconductors. http://www.itrs.net.
Kunhyuk Kang , Bipul C. Paul , Kaushik Roy, Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.4, p.848-879, October 2006[doi>10.1145/1179461.1179464]
Vishal Khandelwal , Ankur Srivastava, Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232002]
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Andreas Lachenmann , Pedro José Marrón , Daniel Minder , Kurt Rothermel, Meeting lifetime goals with energy levels, Proceedings of the 5th international conference on Embedded networked sensor systems, November 06-09, 2007, Sydney, Australia[doi>10.1145/1322263.1322277]
J. W. S. Liu, W.-K. Shih, K.-J. Lin, R. Bettati, and J.-Y. Chung. 1994. Imprecise computations. Proceedings of the IEEE 82, 1 (1994), 83--94.
T. Matsuda, T. Takeuchi, H. Yoshino, M. Ichien, S. Mikami, H. Kawaguchi, C. Ohta, and M. Yoshimoto. 2006. A power-variation model for sensor node and the impact against life time of wireless sensor networks. In Proceedings of the International Conference on Communications and Electronics (ICCE'06). 106--111.
Dustin McIntire , Kei Ho , Bernie Yip , Amarjeet Singh , Winston Wu , William J. Kaiser, The low power energy aware processing (LEAP)embedded networked sensor system, Proceedings of the 5th international conference on Information processing in sensor networks, April 19-21, 2006, Nashville, Tennessee, USA[doi>10.1145/1127777.1127846]
Ke Meng , Russ Joseph, Process variation aware cache leakage management, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165636]
Osama Neiroukh , Xiaoyu Song, Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques, Proceedings of the conference on Design, Automation and Test in Europe, p.294-299, March 07-11, 2005[doi>10.1109/DATE.2005.180]
NLopt Project. 2013. NLopt. http://ab-initio.mit.edu/wiki/index.php/NLopt. (2013).
Aashish Pant , Puneet Gupta , Mihaela Van Der Schaar, AppAdapt: opportunistic application adaptation in presence of hardware variation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.1986-1996, November 2012[doi>10.1109/TVLSI.2011.2167360]
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Abbas Rahimi , Luca Benini , Rajesh Gupta, Procedure hopping: a low overhead solution to mitigate variability in shared-L1 processor clusters, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333754]
Stephen M. Rumble , Ryan Stutsman , Philip Levis , David Mazières , Nickolai Zeldovich, Apprehending joule thieves with cinder, Proceedings of the 1st ACM workshop on Networking, systems, and applications for mobile handhelds, August 17-17, 2009, Barcelona, Spain[doi>10.1145/1592606.1592618]
Dennis Sylvester , David Blaauw , Eric Karl, ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon, IEEE Design & Test, v.23 n.6, p.484-490, November 2006[doi>10.1109/MDT.2006.145]
Radu Teodorescu , Josep Torrellas, Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.363-374, June 21-25, 2008[doi>10.1109/ISCA.2008.40]
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250703]
J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'02), Vol. 1. 422--478.
UC Berkeley Device Group. 2013. BSIM. Retrieved from http://www-device.eecs.berkeley.edu/bsim/.
U. S. Climate Reference Network (USCRN). 2012. Hourly Temperature Data. Retrieved from www.ncdc.noaa.gov/crn/.
VarEMU Project. 2013. An Emulation Testbed for Variability-Aware Software. Retrieved from https://github.com/nesl/varemu.
H. J. M. Veendrick. 1984. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE Journal on Solid-State Circuits 19, 4 (1984), 468--473.
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Lucas Wanner , Charwak Apte , Rahul Balani , Puneet Gupta , Mani Srivastava, Hardware Variability-Aware Duty Cycling for Embedded Sensors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.6, p.1000-1012, June 2013[doi>10.1109/TVLSI.2012.2203325]
Heng Zeng , Carla S. Ellis , Alvin R. Lebeck , Amin Vahdat, ECOSystem: managing energy as a first class operating system resource, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605411]
R. Zheng, J. Velamala, V. Reddy, V. Balakrishnan, E. Mintarno, S. Mitra, S. Krishnan, and Yu Cao. 2009. Circuit aging prediction for low-power operation. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'09). 427--430.
