% SPDX-FileCopyrightText: 2026 IObundle, Lda
%
% SPDX-License-Identifier: MIT
%
% Py2HWSW Version 0.81 has generated this code (https://github.com/IObundle/py2hwsw).

The Verilog modules in the top-level entity of the core are         described in the following tables. The table elements represent         the subblocks in the Block Diagram.

{
\setlength{\LTcapwidth}{\linewidth} % make sure the caption takes up the whole linewidth
\begin{xltabular}{\textwidth}{|l|X|}

  \hline
  \rowcolor{iob-green}
  {\bf Name} & {\bf Description}  \\ \hline \hline
  \endfirsthead
  \hline
  \caption{Core subblocks.}
  \endlastfoot

  \input subblocks_tab

\end{xltabular}
\label{subblocks_tab:is}
}
\clearpage