-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             dss545@hansolo.poly.edu                             
-- Generated date:           Tue Feb 09 20:09:23 EST 2021                        

Solution Settings: fir1.v32
  Current state: extract
  Project: fir_filter
  
  Design Input Files Specified
    $PROJECT_HOME/fir_filter2.c
      $PROJECT_HOME/fir_filter2.h
    $PROJECT_HOME/fir_filter3.c
      $PROJECT_HOME/fir_filter2.h
    $PROJECT_HOME/fir_filter_tb2.c
    $PROJECT_HOME/fir_filter2.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir1/core                         51      33         34            0  0          
    Design Total:                      51      33         34            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                   Area Score Delay Post Alloc Post Assign 
    ------------------------------------------------ ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                        
    ccs_in(1,32)                                          0.000 0.000          1           1 
    ccs_out(2,32)                                         0.000 0.000          1           1 
    [Lib: cluster]                                                                           
    ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2()      1.862 0.048          1           1 
    ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2()     14.896 0.161          1           1 
    [Lib: mgc_ioport]                                                                        
    mgc_io_sync(0)                                        0.000 0.000          2           2 
    [Lib: nangate-45nm_beh]                                                                  
    mgc_add(32,0,32,0,32,3)                             213.603 0.764          1           1 
    mgc_add(4,0,1,1,4,4)                                 19.409 0.342          1           1 
    mgc_add(5,0,1,0,5,4)                                 15.024 0.250          0           1 
    mgc_add(5,0,2,1,5,4)                                 23.663 0.414          1           0 
    mgc_and(1,2,1)                                        1.110 0.024          0          10 
    mgc_and(32,2,1)                                      35.507 0.024          0           1 
    mgc_mul(10,1,32,0,32,1)                            2013.828 0.666          1           1 
    mgc_mux(32,1,2,4)                                    56.142 0.062          9          20 
    mgc_mux(32,4,16,4)                                  498.800 0.228          1           1 
    mgc_mux(4,1,2,4)                                      7.018 0.059          0           1 
    mgc_mux(8,1,2,4)                                     14.035 0.065          0           1 
    mgc_nand(1,2,1)                                       0.771 0.012          0           1 
    mgc_not(1,1)                                          0.529 0.006          0           7 
    mgc_not(4,1)                                          2.118 0.006          0           1 
    mgc_or(1,2,1)                                         1.110 0.031          0          17 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                          6.375 0.087          0           3 
    mgc_reg_pos(1,0,0,1,1,1,1,4)                          6.375 0.087          0           1 
    mgc_reg_pos(32,0,0,1,1,0,0,4)                       204.000 0.087          0          11 
    mgc_reg_pos(32,0,0,1,1,1,1,4)                       204.000 0.087          0          23 
    mgc_reg_pos(4,0,0,1,1,0,0,4)                         25.500 0.087          0           1 
    mgc_reg_pos(4,0,0,1,1,1,1,4)                         25.500 0.087          0           1 
    mgc_reg_pos(8,0,0,1,1,0,0,4)                         51.000 0.087          0           1 
                                                                                             
    TOTAL AREA (After Assignment):                    11056.867                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   8072.6         13483.4         11095.9        
    Total Reg:          4781.2  (59%)   7304.5  (54%)   7100.5  (64%) 
                                                                      
    DataPath:           8072.6 (100%)  13444.4 (100%)  11056.9 (100%) 
      MUX:              1004.1  (12%)   1605.6  (12%)   1642.7  (15%) 
      FUNC:             2287.3  (28%)   4497.9  (33%)   2278.6  (21%) 
      LOGIC:               0.0            73.4   (1%)     72.1   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:              4781.2  (59%)   7267.5  (54%)   7063.5  (64%) 
                                                                      
    
    FSM:                   0.0            39.0   (0%)     39.0   (0%) 
      FSM-REG:             0.0            37.0  (95%)     37.0  (95%) 
      FSM-COMB:            0.0             2.0   (5%)      2.0   (5%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                            Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    acc#2.sva                                                   32         Y           Y      acc#2.sva                                             
    acc#2.sva#1                                                 32         Y           Y      acc#2.sva#1                                           
    for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva                 32                            for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva           
    reg(for:mul).cse                                            32                            reg(for:mul).cse                                      
    return:rsci.idat                                            32         Y           Y      return:rsci.idat                                      
    shift_reg(0).sva                                            32         Y           Y      shift_reg(0).sva                                      
    shift_reg(1).lpi#2                                          32                            shift_reg(1).lpi#2                                    
    shift_reg(1).sva                                            32         Y           Y      shift_reg(1).sva                                      
    shift_reg(1).sva#1                                          32         Y           Y      shift_reg(1).sva#1                                    
    shift_reg(2).lpi#2                                          32                            shift_reg(2).lpi#2                                    
    shift_reg(2).sva                                            32         Y           Y      shift_reg(2).sva                                      
    shift_reg(2).sva#1                                          32         Y           Y      shift_reg(2).sva#1                                    
    shift_reg(3).lpi#2                                          32                            shift_reg(3).lpi#2                                    
    shift_reg(3).sva                                            32         Y           Y      shift_reg(3).sva                                      
    shift_reg(3).sva#1                                          32         Y           Y      shift_reg(3).sva#1                                    
    shift_reg(4).lpi#2                                          32                            shift_reg(4).lpi#2                                    
    shift_reg(4).sva                                            32         Y           Y      shift_reg(4).sva                                      
    shift_reg(4).sva#1                                          32         Y           Y      shift_reg(4).sva#1                                    
    shift_reg(5).lpi#2                                          32                            shift_reg(5).lpi#2                                    
    shift_reg(5).sva                                            32         Y           Y      shift_reg(5).sva                                      
    shift_reg(5).sva#1                                          32         Y           Y      shift_reg(5).sva#1                                    
    shift_reg(6).lpi#2                                          32                            shift_reg(6).lpi#2                                    
    shift_reg(6).sva                                            32         Y           Y      shift_reg(6).sva                                      
    shift_reg(6).sva#1                                          32         Y           Y      shift_reg(6).sva#1                                    
    shift_reg(7).lpi#2                                          32                            shift_reg(7).lpi#2                                    
    shift_reg(7).sva                                            32         Y           Y      shift_reg(7).sva                                      
    shift_reg(7).sva#1                                          32         Y           Y      shift_reg(7).sva#1                                    
    shift_reg(8).lpi#2                                          32                            shift_reg(8).lpi#2                                    
    shift_reg(8).sva                                            32         Y           Y      shift_reg(8).sva                                      
    shift_reg(8).sva#1                                          32         Y           Y      shift_reg(8).sva#1                                    
    shift_reg(9).lpi#2                                          32                            shift_reg(9).lpi#2                                    
    shift_reg(9).sva                                            32         Y           Y      shift_reg(9).sva                                      
    shift_reg(9).sva#1                                          32         Y           Y      shift_reg(9).sva#1                                    
    x.sva                                                       32         Y           Y      x.sva                                                 
    for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva          8                            for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva   
    for:acc#2.cse.sva                                            4         Y           Y      for:acc#2.cse.sva                                     
    i(3:0).sva                                                   4                            i(3:0).sva                                            
    for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva            1                            for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva     
    for:slc(for:acc)(4).itm                                      1         Y           Y      for:slc(for:acc)(4).itm                               
    return:rsc.triosy:obj.ld                                     1                            return:rsc.triosy:obj.ld                              
    x:rsc.triosy:obj.ld                                          1                            x:rsc.triosy:obj.ld                                   
                                                                                                                                                    
    Total:                                                    1108            741         741 (Total Gating Ratio: 0.67, CG Opt Gating Ratio: 0.67) 
    
  Timing Report
    Critical Path
      Max Delay:  0.9372409999999999
      Slack:      0.06275900000000012
      
      Path                                                             Startpoint                                                     Endpoint                        Delay  Slack  
      ---------------------------------------------------------------- -------------------------------------------------------------- ------------------------------- ------ ------
      1                                                                fir1:core/reg(acc#2)#1                                         fir1:core/reg(acc#2)            0.9372 0.0628 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(acc#2)#1                                         mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0870 0.0870 
        fir1:core/acc#2.sva#1                                                                                                                                         0.0000 0.0870 
        fir1:core/mux                                                  mgc_mux_32_1_2_4                                                                               0.0622 0.1492 
        fir1:core/mux.itm                                                                                                                                             0.0000 0.1492 
        fir1:core/acc#1:rg                                             mgc_addc_32_0_32_0_32_3                                                                        0.7641 0.9132 
        fir1:core/z.out                                                                                                                                               0.0000 0.9132 
        fir1:core/C:C:and                                              mgc_and_32_2_1                                                                                 0.0240 0.9372 
        fir1:core/C:C:and.itm                                                                                                                                         0.0000 0.9372 
        fir1:core/reg(acc#2)                                           mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0000 0.9372 
                                                                                                                                                                                    
      2                                                                fir1:core/reg(acc#2)                                           fir1:core/reg(acc#2)            0.9372 0.0628 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(acc#2)                                           mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0870 0.0870 
        fir1:core/acc#2.sva                                                                                                                                           0.0000 0.0870 
        fir1:core/mux                                                  mgc_mux_32_1_2_4                                                                               0.0622 0.1492 
        fir1:core/mux.itm                                                                                                                                             0.0000 0.1492 
        fir1:core/acc#1:rg                                             mgc_addc_32_0_32_0_32_3                                                                        0.7641 0.9132 
        fir1:core/z.out                                                                                                                                               0.0000 0.9132 
        fir1:core/C:C:and                                              mgc_and_32_2_1                                                                                 0.0240 0.9372 
        fir1:core/C:C:and.itm                                                                                                                                         0.0000 0.9372 
        fir1:core/reg(acc#2)                                           mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0000 0.9372 
                                                                                                                                                                                    
      3                                                                fir1:core/reg(acc#2)#1                                         fir1:core/reg(return:rsci.idat) 0.9132 0.0868 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(acc#2)#1                                         mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0870 0.0870 
        fir1:core/acc#2.sva#1                                                                                                                                         0.0000 0.0870 
        fir1:core/mux                                                  mgc_mux_32_1_2_4                                                                               0.0622 0.1492 
        fir1:core/mux.itm                                                                                                                                             0.0000 0.1492 
        fir1:core/acc#1:rg                                             mgc_addc_32_0_32_0_32_3                                                                        0.7641 0.9132 
        fir1:core/z.out                                                                                                                                               0.0000 0.9132 
        fir1:core/reg(return:rsci.idat)                                mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0000 0.9132 
                                                                                                                                                                                    
      4                                                                fir1:core/reg(acc#2)                                           fir1:core/reg(return:rsci.idat) 0.9132 0.0868 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(acc#2)                                           mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0870 0.0870 
        fir1:core/acc#2.sva                                                                                                                                           0.0000 0.0870 
        fir1:core/mux                                                  mgc_mux_32_1_2_4                                                                               0.0622 0.1492 
        fir1:core/mux.itm                                                                                                                                             0.0000 0.1492 
        fir1:core/acc#1:rg                                             mgc_addc_32_0_32_0_32_3                                                                        0.7641 0.9132 
        fir1:core/z.out                                                                                                                                               0.0000 0.9132 
        fir1:core/reg(return:rsci.idat)                                mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0000 0.9132 
                                                                                                                                                                                    
      5                                                                fir1:core/reg(for:mul)                                         fir1:core/reg(return:rsci.idat) 0.8511 0.1489 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(for:mul)                                         mgc_reg_pos_32_0_0_1_1_0_0_4                                                                   0.0870 0.0870 
        fir1:core/reg(for:mul).cse                                                                                                                                    0.0000 0.0870 
        fir1:core/acc#1:rg                                             mgc_addc_32_0_32_0_32_3                                                                        0.7641 0.8511 
        fir1:core/z.out                                                                                                                                               0.0000 0.8511 
        fir1:core/reg(return:rsci.idat)                                mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0000 0.8511 
                                                                                                                                                                                    
      6                                                                fir1:core/fir1:core_core:fsm:inst                              fir1:core/reg(return:rsci.idat) 0.8262 0.1738 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/fir1:core_core:fsm:inst                              fir1:core_core:fsm                                                                             0.0000 0.0000 
        fir1:core/fsm_output                                                                                                                                          0.0000 0.0000 
        fir1:core/slc(fsm_output)(3)#26                                                                                                                               0.0000 0.0000 
        fir1:core/slc(fsm_output)(3)#26.itm                                                                                                                           0.0000 0.0000 
        fir1:core/mux                                                  mgc_mux_32_1_2_4                                                                               0.0622 0.0622 
        fir1:core/mux.itm                                                                                                                                             0.0000 0.0622 
        fir1:core/acc#1:rg                                             mgc_addc_32_0_32_0_32_3                                                                        0.7641 0.8262 
        fir1:core/z.out                                                                                                                                               0.0000 0.8262 
        fir1:core/reg(return:rsci.idat)                                mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0000 0.8262 
                                                                                                                                                                                    
      7                                                                fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1) fir1:core/reg(for:mul)          0.8182 0.1818 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1) mgc_reg_pos_8_0_0_1_1_0_0_4                                                                    0.0870 0.0870 
        fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva                                                                                                 0.0000 0.0870 
        fir1:core/for:mux#13                                           mgc_mux_8_1_2_4                                                                                0.0652 0.1522 
        fir1:core/for:mux#13.itm                                                                                                                                      0.0000 0.1522 
        fir1:core/for:conc                                                                                                                                            0.0000 0.1522 
        fir1:core/for:conc.itm                                                                                                                                        0.0000 0.1522 
        fir1:core/for:mul:rg                                           mgc_mul_10_1_32_0_32_1                                                                         0.6661 0.8182 
        fir1:core/z.out#1                                                                                                                                             0.0000 0.8182 
        fir1:core/reg(for:mul)                                         mgc_reg_pos_32_0_0_1_1_0_0_4                                                                   0.0000 0.8182 
                                                                                                                                                                                    
      8                                                                fir1:core/reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)         fir1:core/reg(for:mul)          0.8152 0.1848 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)         mgc_reg_pos_32_0_0_1_1_0_0_4                                                                   0.0870 0.0870 
        fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva                                                                                                         0.0000 0.0870 
        fir1:core/for:mux#12                                           mgc_mux_32_1_2_4                                                                               0.0622 0.1492 
        fir1:core/for:mux#12.itm                                                                                                                                      0.0000 0.1492 
        fir1:core/for:mul:rg                                           mgc_mul_10_1_32_0_32_1                                                                         0.6661 0.8152 
        fir1:core/z.out#1                                                                                                                                             0.0000 0.8152 
        fir1:core/reg(for:mul)                                         mgc_reg_pos_32_0_0_1_1_0_0_4                                                                   0.0000 0.8152 
                                                                                                                                                                                    
      9                                                                fir1:core/reg(x)                                               fir1:core/reg(for:mul)          0.8152 0.1848 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(x)                                               mgc_reg_pos_32_0_0_1_1_1_1_4                                                                   0.0870 0.0870 
        fir1:core/x.sva                                                                                                                                               0.0000 0.0870 
        fir1:core/for:mux#12                                           mgc_mux_32_1_2_4                                                                               0.0622 0.1492 
        fir1:core/for:mux#12.itm                                                                                                                                      0.0000 0.1492 
        fir1:core/for:mul:rg                                           mgc_mul_10_1_32_0_32_1                                                                         0.6661 0.8152 
        fir1:core/z.out#1                                                                                                                                             0.0000 0.8152 
        fir1:core/reg(for:mul)                                         mgc_reg_pos_32_0_0_1_1_0_0_4                                                                   0.0000 0.8152 
                                                                                                                                                                                    
      10                                                               fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)   fir1:core/reg(for:mul)          0.7846 0.2154 
                                                                                                                                                                                    
        Instance                                                       Component                                                                                      Delta  Delay  
        --------                                                       ---------                                                                                      -----  -----  
        fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)   mgc_reg_pos_1_0_0_1_1_0_0_4                                                                    0.0870 0.0870 
        fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva                                                                                                   0.0000 0.0870 
        fir1:core/for:for:or                                           mgc_or_1_2_1                                                                                   0.0315 0.1185 
        fir1:core/for:for:or.itm                                                                                                                                      0.0000 0.1185 
        fir1:core/for:conc                                                                                                                                            0.0000 0.1185 
        fir1:core/for:conc.itm                                                                                                                                        0.0000 0.1185 
        fir1:core/for:mul:rg                                           mgc_mul_10_1_32_0_32_1                                                                         0.6661 0.7846 
        fir1:core/z.out#1                                                                                                                                             0.0000 0.7846 
        fir1:core/reg(for:mul)                                         mgc_reg_pos_32_0_0_1_1_0_0_4                                                                   0.0000 0.7846 
                                                                                                                                                                                    
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 1.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                       Port                                              Slack (Delay) Messages 
      -------------------------------------------------------------- ------------------------------------------------ ------ ------- --------
      fir1:core/reg(return:rsci.idat)                                z.out                                            0.0628  0.9372          
      fir1:core/reg(x)                                               x:rsci.idat                                      1.0000  0.0000          
      fir1:core/reg(acc#2)                                           C:C:and.itm                                      0.0628  0.9372          
      fir1:core/reg(i(3:0))                                          for:mux.itm                                      0.8541  0.1459          
      fir1:core/reg(shift_reg(0))                                    x.sva                                            0.1848  0.8152          
      fir1:core/reg(shift_reg(1))                                    shift_reg:mux#1.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(2))                                    shift_reg:mux#2.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(3))                                    shift_reg:mux#3.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(4))                                    shift_reg:mux#4.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(5))                                    shift_reg:mux#5.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(6))                                    shift_reg:mux#6.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(7))                                    shift_reg:mux#7.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(8))                                    shift_reg:mux#8.itm                              0.8508  0.1492          
      fir1:core/reg(shift_reg(9))                                    shift_reg:mux#9.itm                              0.8508  0.1492          
      fir1:core/reg(return:rsc.triosy:obj.ld)                        slc(fsm_output)(5).itm                           1.0000  0.0000          
      fir1:core/reg(x:rsc.triosy:obj.ld)                             and#55.itm                                       0.8830  0.1170          
      fir1:core/reg(shift_reg(5))#1                                  shift_reg(5).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(4))#1                                  shift_reg(4).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(6))#1                                  shift_reg(6).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(3))#1                                  shift_reg(3).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(7))#1                                  shift_reg(7).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(2))#1                                  shift_reg(2).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(8))#1                                  shift_reg(8).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(1))#1                                  shift_reg(1).sva#1                               0.8508  0.1492          
      fir1:core/reg(shift_reg(9))#1                                  shift_reg(9).sva#1                               0.8508  0.1492          
      fir1:core/reg(for:slc(for:acc)(4))                             for:slc(for:acc)(4).itm#2                        0.3151  0.6849          
      fir1:core/reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)         for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1    0.2813  0.7187          
      fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1) ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1 0.7520  0.2480          
      fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)   ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e#1 0.8650  0.1350          
      fir1:core/reg(for:acc#2)                                       for:acc#2.cse.sva#1                              0.2813  0.7187          
      fir1:core/reg(shift_reg(9))#2                                  for:for:mux.itm                                  0.2813  0.7187          
      fir1:core/reg(shift_reg(8))#2                                  for:for:mux#1.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(7))#2                                  for:for:mux#2.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(6))#2                                  for:for:mux#3.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(5))#2                                  for:for:mux#4.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(4))#2                                  for:for:mux#5.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(3))#2                                  for:for:mux#6.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(2))#2                                  for:for:mux#7.itm                                0.2813  0.7187          
      fir1:core/reg(shift_reg(1))#2                                  for:for:mux#8.itm                                0.2813  0.7187          
      fir1:core/reg(for:mul)                                         z.out#1                                          0.1818  0.8182          
      fir1:core/reg(acc#2)#1                                         z.out                                            0.0628  0.9372          
      fir1                                                           x:rsc.triosy.lz                                  0.9130  0.0870          
      fir1                                                           return:rsc.dat                                   0.9130  0.0870          
      fir1                                                           return:rsc.triosy.lz                             0.9130  0.0870          
      
  Operator Bitwidth Summary
    Operation                                      Size (bits) Count 
    ---------------------------------------------- ----------- -----
    ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e                   
    -                                                        1     1 
    ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e                   
    -                                                        8     1 
    add                                                              
    -                                                        5     1 
    -                                                        4     1 
    -                                                       32     1 
    and                                                              
    -                                                       32     1 
    -                                                        1    10 
    mul                                                              
    -                                                       32     1 
    mux                                                              
    -                                                        8     1 
    -                                                        4     1 
    -                                                       32    21 
    nand                                                             
    -                                                        1     1 
    not                                                              
    -                                                        4     1 
    -                                                        1     7 
    or                                                               
    -                                                        1    17 
    read_port                                                        
    -                                                       32     1 
    read_sync                                                        
    -                                                        0     2 
    reg                                                              
    -                                                        8     1 
    -                                                        4     2 
    -                                                       32    34 
    -                                                        1     4 
    write_port                                                       
    -                                                        0     1 
    
  End of Report
