$date
  Sat Jun  4 20:10:37 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test $end
$var reg 1 ! clk $end
$var reg 1 " lit_sel $end
$var reg 1 # wr_w_reg_en $end
$var reg 1 $ wr_en $end
$var reg 14 % instr[13:0] $end
$var reg 4 & op_sel[3:0] $end
$scope module qlqrcoisa $end
$var reg 1 ' nrst $end
$var reg 1 ( clk $end
$var reg 14 ) instr[13:0] $end
$var reg 1 * alu_z $end
$var reg 4 + op_sel[3:0] $end
$var reg 3 , bit_sel[2:0] $end
$var reg 1 - wr_z_en $end
$var reg 1 . wr_dc_en $end
$var reg 1 / wr_c_en $end
$var reg 1 0 wr_w_reg_en $end
$var reg 1 1 wr_en $end
$var reg 1 2 rd_en $end
$var reg 1 3 load_pc $end
$var reg 1 4 inc_pc $end
$var reg 1 5 stack_push $end
$var reg 1 6 stack_pop $end
$var reg 1 7 lit_sel $end
$comment pres_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
b-------------- %
b---- &
U'
0(
b-------------- )
U*
b---- +
b--- ,
0-
0.
0/
00
01
02
03
14
05
06
07
#1000000
1!
1(
#2000000
0!
0(
#3000000
1!
1(
#4000000
0!
0(
#5000000
1!
1(
#6000000
0!
0(
#7000000
b00000000000000 %
b00000000000000 )
#8000000
1!
1#
b00011100000000 %
b0100 &
1(
b00011100000000 )
b0100 +
10
#9000000
0!
0(
#10000000
