; ModuleID = '6w30fdgloxr2krx0ungx95csd'
source_filename = "6w30fdgloxr2krx0ungx95csd"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_782debb62b090b525a0675df684f112c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00-\00\00\00\05\00\00\00" }>, align 8
@alloc_7830c888f7e3366782590f9eab6adbed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00.\00\00\00\05\00\00\00" }>, align 8
@alloc_05e2e2a00bc4c6ff34fd34813424c9ff = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00/\00\00\00\05\00\00\00" }>, align 8
@alloc_eef423ea1dd6251d4d6ec1cbd5127f3f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\14\00\00\00" }>, align 8
@alloc_a6c86c585b103f19fbcceab9c3144420 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\05\00\00\00" }>, align 8
@alloc_e1cfc5e65e0e0d8887bc69443fd54186 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\008\00\00\00\05\00\00\00" }>, align 8
@alloc_6939081ac62fb3603135e3880f0726eb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\009\00\00\00\05\00\00\00" }>, align 8
@alloc_05519a5e87539bab8368e2f0eb332379 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00:\00\00\00\05\00\00\00" }>, align 8
@alloc_c37762e37620cd8873dd283d39163521 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00F\00\00\00#\00\00\00" }>, align 8
@alloc_07a5823ff1caf85113fdbc97edbbb664 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\0A\00\00\00" }>, align 8
@alloc_ee77b197ce841c113b18b9c150190dc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\05\00\00\00" }>, align 8
@alloc_df86e900c94cc1f649585c8cd53247f2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\05\00\00\00" }>, align 8
@alloc_deead719f71ad53b5638ca97bfc9168f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00O\00\00\00\1E\00\00\00" }>, align 8
@alloc_99778ed659659356cb10d2257c449031 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Q\00\00\00\0F\00\00\00" }>, align 8
@alloc_7023d7dd2dc015ae228ebdbdb145e634 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Q\00\00\00\0C\00\00\00" }>, align 8
@alloc_1a78067a043a2d5a56903da0f2f8e204 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00R\00\00\00\12\00\00\00" }>, align 8
@alloc_f9a67bec99a265e1c517b42633a964bb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00R\00\00\00\0F\00\00\00" }>, align 8
@alloc_1866c614f19a53741a041dfb5dd4a0ec = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00\0F\00\00\00" }>, align 8
@alloc_7087e34b98f9be50510bda6eaf1aa12a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00\0C\00\00\00" }>, align 8
@alloc_167fbaccc2a0061dfeef6e13ce0d66cb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00X\00\00\00\12\00\00\00" }>, align 8
@alloc_f1e77296c904d9a18450aa101f6c16ae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00X\00\00\00\0F\00\00\00" }>, align 8
@alloc_b7e3bfda11e67cfbb56ad3b153014372 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00\13\00\00\00" }>, align 8
@alloc_db4d7606cd927a81a840b7608f52bc9c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00\0D\00\00\00" }>, align 8
@alloc_e70e63a08882672befeda754e87913b5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00_\00\00\00\13\00\00\00" }>, align 8
@alloc_1d1fd4817106ef77917a2d7a3cfc7715 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00_\00\00\00\0D\00\00\00" }>, align 8
@alloc_25cccdb447fd3f34ffdfc4817c88ace6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00f\00\00\00\0D\00\00\00" }>, align 8
@alloc_58a8d1402218e92b1079e79aaad27c99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00j\00\00\00'\00\00\00" }>, align 8
@alloc_a5d8ba8ebe5a9ea732cec83c7e594909 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00j\00\00\00&\00\00\00" }>, align 8
@alloc_0fc3fdeaf00228abad6c1f57cf2b6498 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00\1B\00\00\00" }>, align 8
@alloc_0e4817f84c4ba2f42b24589c33fcfeb7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00\09\00\00\00" }>, align 8
@alloc_3bfac712494ff7a1c57913de446bf117 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00l\00\00\00\10\00\00\00" }>, align 8
@alloc_cc2739d80bcd3cce1112df60b4b4a818 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00m\00\00\00\11\00\00\00" }>, align 8
@alloc_0a034e83c515461875582c93531b2988 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00l\00\00\00\0F\00\00\00" }>, align 8
@alloc_b8a35e214f5b67f11c730bba6b42a9df = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\14\00\00\00" }>, align 8
@alloc_83f5eb74f1253c6f571b01131205ddde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\05\00\00\00" }>, align 8
@alloc_dd5ca49258844dd049f35feb90dce4cb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00o\00\00\00\05\00\00\00" }>, align 8
@alloc_d8a39a8911ede8c465c1bd6bf329f74c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00x\00\00\00\1E\00\00\00" }>, align 8
@alloc_80b209ea46bdf6ac3d244502dcca4498 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00y\00\00\00\14\00\00\00" }>, align 8
@alloc_69d1daf5dfd60dd92e8de43345645869 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00y\00\00\00\05\00\00\00" }>, align 8
@alloc_263cacb11107734af3d9010f066589b3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00z\00\00\00\05\00\00\00" }>, align 8
@alloc_3d52c5e66b07759dc021a8e1dc8d2cb3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00|\00\00\00\0C\00\00\00" }>, align 8
@alloc_532f8fbd83a50d5bfb271ec8171144ab = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00\12\00\00\00" }>, align 8
@alloc_c3361565a0d31c52460dd068c1f2266f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00~\00\00\00\19\00\00\00" }>, align 8
@alloc_54f2f6070ecc66ee89745c27ca42c93b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00\0F\00\00\00" }>, align 8
@alloc_ed387eff13229608637ccca4228b00c0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\1B\00\00\00" }>, align 8
@alloc_693c2a8883c4b85731770c54313a3051 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\09\00\00\00" }>, align 8
@alloc_2afa17bb556574917de788f969f750b4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\81\00\00\00\1F\00\00\00" }>, align 8
@alloc_e7dd6c9d6d4d5b6c86eb1a650c416891 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\81\00\00\00\0D\00\00\00" }>, align 8
@alloc_37e19761c75fdac2bfbcfd14138266e0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\82\00\00\00\14\00\00\00" }>, align 8
@alloc_acd217f3aa6d2d19b7294a4dc0a9ca3e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\83\00\00\00\15\00\00\00" }>, align 8
@alloc_b2f40e1c54a8952043dad865f74f93ea = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\82\00\00\00\13\00\00\00" }>, align 8
@alloc_00bef763b7c8a922818ac65265b89b4b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\84\00\00\00\0D\00\00\00" }>, align 8
@alloc_f3588b28b94f0809fcc8d717033d3e48 = private unnamed_addr constant [2 x i8] c"\0A\00", align 1
@alloc_3a31753a0b113451bf74f615363720ce = private unnamed_addr constant [3 x i8] c"%d\00", align 1
@alloc_c342a300b2c2a1a4583257315362af00 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8D\00\00\00=\00\00\00" }>, align 8
@alloc_5b2af695ee4d260ec5d60c7976a90afb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\95\00\00\00\0D\00\00\00" }>, align 8
@alloc_24d5e07a5af80252906992eda10adcdc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\95\00\00\00)\00\00\00" }>, align 8
@alloc_6f8a1e61d3d935634fb8f15b658fca34 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\99\00\00\00\1E\00\00\00" }>, align 8
@alloc_61399b6e50c11f1ddc2770eaa8409c28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\9B\00\00\00\0A\00\00\00" }>, align 8
@alloc_6542cd9e805cfec6541b2101a61df9bb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A9\00\00\00\05\00\00\00" }>, align 8
@alloc_05fb4fae89decd22c53c2011812a487d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AC\00\00\00\1F\00\00\00" }>, align 8
@alloc_aadd50d97cfdaf69efb22108d37521a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AC\00\00\00\0D\00\00\00" }>, align 8
@alloc_cd1677b743713ee1af31ab2f0ee427a7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AE\00\00\00\0D\00\00\00" }>, align 8
@alloc_ef9cfd370b10e632b496f9f933984c25 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AF\00\00\00\0D\00\00\00" }>, align 8
@alloc_94a7f08c11ddca29b491c4ae42bc9970 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\C6\00\00\00\0D\00\00\00" }>, align 8
@alloc_1e04deb715bb325c73d896dbbb736c36 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\C6\00\00\00)\00\00\00" }>, align 8
@alloc_68eb52c0333e62f3c528625a6f4018fe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\C8\00\00\00\09\00\00\00" }>, align 8
@alloc_b43a6be7cca4e83fa608b327967ef1b0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\C9\00\00\00\09\00\00\00" }>, align 8
@alloc_7455e906dfe6fb6e425a2da78636b368 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\D4\00\00\00\09\00\00\00" }>, align 8
@alloc_b0b7f15f223ab5b9f460e3d364ac2b7b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\D5\00\00\00\09\00\00\00" }>, align 8
@alloc_7a0763c13c8fe1d0d06abb6c02188e97 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\D6\00\00\00\13\00\00\00" }>, align 8
@alloc_099f67870780589f3a87a983c7d170ce = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\D8\00\00\00\09\00\00\00" }>, align 8
@alloc_262689c08d8c45bfa498968447b27793 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\D9\00\00\00\09\00\00\00" }>, align 8
@alloc_28567221d5183c8898a82b5c6f95ecb7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\DA\00\00\00\13\00\00\00" }>, align 8
@alloc_c6b999c13a732d1f9605ac0835e8e50a = private unnamed_addr constant [6 x i8] c"%c : \00", align 1
@alloc_37da93f9403409921c0c915a6fa6af5e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\DF\00\00\00\0D\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17h7739af40ed61137bE() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #7
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc34e05ee60e26fb6E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define ptr @newNode(i8 signext %data, i32 %freq) unnamed_addr #2 {
start:
  %_3 = call ptr @malloc(i64 24) #8
  %_32 = ptrtoint ptr %_3 to i64
  %_35 = and i64 %_32, 7
  %_36 = icmp eq i64 %_35, 0
  br i1 %_36, label %bb7, label %panic

bb7:                                              ; preds = %start
  %_38 = ptrtoint ptr %_3 to i64
  %_41 = icmp eq i64 %_38, 0
  %_42 = and i1 %_41, true
  %_43 = xor i1 %_42, true
  br i1 %_43, label %bb8, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_32, ptr align 8 @alloc_782debb62b090b525a0675df684f112c) #7
  unreachable

bb8:                                              ; preds = %bb7
  store i8 %data, ptr %_3, align 8
  %_26 = ptrtoint ptr %_3 to i64
  %_29 = and i64 %_26, 7
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb6, label %panic2

panic1:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_782debb62b090b525a0675df684f112c) #7
  unreachable

bb6:                                              ; preds = %bb8
  %_45 = ptrtoint ptr %_3 to i64
  %_48 = icmp eq i64 %_45, 0
  %_49 = and i1 %_48, true
  %_50 = xor i1 %_49, true
  br i1 %_50, label %bb9, label %panic3

panic2:                                           ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_26, ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #7
  unreachable

bb9:                                              ; preds = %bb6
  %0 = getelementptr inbounds i8, ptr %_3, i64 4
  store i32 %freq, ptr %0, align 4
  %_20 = ptrtoint ptr %_3 to i64
  %_23 = and i64 %_20, 7
  %_24 = icmp eq i64 %_23, 0
  br i1 %_24, label %bb5, label %panic4

panic3:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #7
  unreachable

bb5:                                              ; preds = %bb9
  %_52 = ptrtoint ptr %_3 to i64
  %_55 = icmp eq i64 %_52, 0
  %_56 = and i1 %_55, true
  %_57 = xor i1 %_56, true
  br i1 %_57, label %bb10, label %panic5

panic4:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_20, ptr align 8 @alloc_05e2e2a00bc4c6ff34fd34813424c9ff) #7
  unreachable

bb10:                                             ; preds = %bb5
  %1 = getelementptr inbounds i8, ptr %_3, i64 16
  store ptr null, ptr %1, align 8
  %_14 = ptrtoint ptr %_3 to i64
  %_17 = and i64 %_14, 7
  %_18 = icmp eq i64 %_17, 0
  br i1 %_18, label %bb4, label %panic6

panic5:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_05e2e2a00bc4c6ff34fd34813424c9ff) #7
  unreachable

bb4:                                              ; preds = %bb10
  %_59 = ptrtoint ptr %_3 to i64
  %_62 = icmp eq i64 %_59, 0
  %_63 = and i1 %_62, true
  %_64 = xor i1 %_63, true
  br i1 %_64, label %bb11, label %panic7

panic6:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_14, ptr align 8 @alloc_eef423ea1dd6251d4d6ec1cbd5127f3f) #7
  unreachable

bb11:                                             ; preds = %bb4
  %2 = getelementptr inbounds i8, ptr %_3, i64 16
  %_6 = load ptr, ptr %2, align 8
  %_8 = ptrtoint ptr %_3 to i64
  %_11 = and i64 %_8, 7
  %_12 = icmp eq i64 %_11, 0
  br i1 %_12, label %bb3, label %panic8

panic7:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_eef423ea1dd6251d4d6ec1cbd5127f3f) #7
  unreachable

bb3:                                              ; preds = %bb11
  %_66 = ptrtoint ptr %_3 to i64
  %_69 = icmp eq i64 %_66, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb12, label %panic9

panic8:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_8, ptr align 8 @alloc_a6c86c585b103f19fbcceab9c3144420) #7
  unreachable

bb12:                                             ; preds = %bb3
  %3 = getelementptr inbounds i8, ptr %_3, i64 8
  store ptr %_6, ptr %3, align 8
  ret ptr %_3

panic9:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a6c86c585b103f19fbcceab9c3144420) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @createMinHeap(i32 %capacity) unnamed_addr #2 {
start:
  %_2 = call ptr @malloc(i64 16) #8
  %_23 = ptrtoint ptr %_2 to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb8, label %panic

bb8:                                              ; preds = %start
  %_29 = ptrtoint ptr %_2 to i64
  %_32 = icmp eq i64 %_29, 0
  %_33 = and i1 %_32, true
  %_34 = xor i1 %_33, true
  br i1 %_34, label %bb9, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_e1cfc5e65e0e0d8887bc69443fd54186) #7
  unreachable

bb9:                                              ; preds = %bb8
  store i32 0, ptr %_2, align 8
  %_17 = ptrtoint ptr %_2 to i64
  %_20 = and i64 %_17, 7
  %_21 = icmp eq i64 %_20, 0
  br i1 %_21, label %bb7, label %panic2

panic1:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e1cfc5e65e0e0d8887bc69443fd54186) #7
  unreachable

bb7:                                              ; preds = %bb9
  %_36 = ptrtoint ptr %_2 to i64
  %_39 = icmp eq i64 %_36, 0
  %_40 = and i1 %_39, true
  %_41 = xor i1 %_40, true
  br i1 %_41, label %bb10, label %panic3

panic2:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_17, ptr align 8 @alloc_6939081ac62fb3603135e3880f0726eb) #7
  unreachable

bb10:                                             ; preds = %bb7
  %0 = getelementptr inbounds i8, ptr %_2, i64 4
  store i32 %capacity, ptr %0, align 4
  %_9 = sext i32 %capacity to i64
  %_0.i = mul i64 24, %_9
  %_5 = call ptr @malloc(i64 %_0.i) #8
  %_11 = ptrtoint ptr %_2 to i64
  %_14 = and i64 %_11, 7
  %_15 = icmp eq i64 %_14, 0
  br i1 %_15, label %bb6, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6939081ac62fb3603135e3880f0726eb) #7
  unreachable

bb6:                                              ; preds = %bb10
  %_43 = ptrtoint ptr %_2 to i64
  %_46 = icmp eq i64 %_43, 0
  %_47 = and i1 %_46, true
  %_48 = xor i1 %_47, true
  br i1 %_48, label %bb11, label %panic5

panic4:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_11, ptr align 8 @alloc_05519a5e87539bab8368e2f0eb332379) #7
  unreachable

bb11:                                             ; preds = %bb6
  %1 = getelementptr inbounds i8, ptr %_2, i64 8
  store ptr %_5, ptr %1, align 8
  ret ptr %_2

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_05519a5e87539bab8368e2f0eb332379) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @swapMinheapNodes(ptr %a, ptr %b) unnamed_addr #2 {
start:
  %_24 = ptrtoint ptr %a to i64
  %_27 = and i64 %_24, 7
  %_28 = icmp eq i64 %_27, 0
  br i1 %_28, label %bb4, label %panic

bb4:                                              ; preds = %start
  %_30 = ptrtoint ptr %a to i64
  %_33 = icmp eq i64 %_30, 0
  %_34 = and i1 %_33, true
  %_35 = xor i1 %_34, true
  br i1 %_35, label %bb5, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_24, ptr align 8 @alloc_c37762e37620cd8873dd283d39163521) #7
  unreachable

bb5:                                              ; preds = %bb4
  %t = load ptr, ptr %a, align 8
  %_18 = ptrtoint ptr %b to i64
  %_21 = and i64 %_18, 7
  %_22 = icmp eq i64 %_21, 0
  br i1 %_22, label %bb3, label %panic2

panic1:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c37762e37620cd8873dd283d39163521) #7
  unreachable

bb3:                                              ; preds = %bb5
  %_37 = ptrtoint ptr %b to i64
  %_40 = icmp eq i64 %_37, 0
  %_41 = and i1 %_40, true
  %_42 = xor i1 %_41, true
  br i1 %_42, label %bb6, label %panic3

panic2:                                           ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_18, ptr align 8 @alloc_07a5823ff1caf85113fdbc97edbbb664) #7
  unreachable

bb6:                                              ; preds = %bb3
  %_4 = load ptr, ptr %b, align 8
  %_12 = ptrtoint ptr %a to i64
  %_15 = and i64 %_12, 7
  %_16 = icmp eq i64 %_15, 0
  br i1 %_16, label %bb2, label %panic4

panic3:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_07a5823ff1caf85113fdbc97edbbb664) #7
  unreachable

bb2:                                              ; preds = %bb6
  %_44 = ptrtoint ptr %a to i64
  %_47 = icmp eq i64 %_44, 0
  %_48 = and i1 %_47, true
  %_49 = xor i1 %_48, true
  br i1 %_49, label %bb7, label %panic5

panic4:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_12, ptr align 8 @alloc_ee77b197ce841c113b18b9c150190dc5) #7
  unreachable

bb7:                                              ; preds = %bb2
  store ptr %_4, ptr %a, align 8
  %_6 = ptrtoint ptr %b to i64
  %_9 = and i64 %_6, 7
  %_10 = icmp eq i64 %_9, 0
  br i1 %_10, label %bb1, label %panic6

panic5:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ee77b197ce841c113b18b9c150190dc5) #7
  unreachable

bb1:                                              ; preds = %bb7
  %_51 = ptrtoint ptr %b to i64
  %_54 = icmp eq i64 %_51, 0
  %_55 = and i1 %_54, true
  %_56 = xor i1 %_55, true
  br i1 %_56, label %bb8, label %panic7

panic6:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_6, ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #7
  unreachable

bb8:                                              ; preds = %bb1
  store ptr %t, ptr %b, align 8
  ret void

panic7:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @minHeapify(ptr %heap, i32 %i) unnamed_addr #2 {
start:
  %smallest = alloca [4 x i8], align 4
  %_4 = mul i32 2, %i
  %l = add i32 %_4, 1
  %_6 = mul i32 2, %i
  %r = add i32 %_6, 2
  store i32 %i, ptr %smallest, align 4
  %_113 = ptrtoint ptr %heap to i64
  %_116 = and i64 %_113, 7
  %_117 = icmp eq i64 %_116, 0
  br i1 %_117, label %bb26, label %panic

bb26:                                             ; preds = %start
  %_119 = ptrtoint ptr %heap to i64
  %_122 = icmp eq i64 %_119, 0
  %_123 = and i1 %_122, true
  %_124 = xor i1 %_123, true
  br i1 %_124, label %bb27, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_113, ptr align 8 @alloc_deead719f71ad53b5638ca97bfc9168f) #7
  unreachable

bb27:                                             ; preds = %bb26
  %_9 = load i32, ptr %heap, align 8
  %_10 = icmp slt i32 %l, %_9
  br i1 %_10, label %bb1, label %bb5

panic1:                                           ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_deead719f71ad53b5638ca97bfc9168f) #7
  unreachable

bb5:                                              ; preds = %bb4, %bb31, %bb27
  %_21 = icmp slt i32 %r, %_9
  br i1 %_21, label %bb6, label %bb10

bb1:                                              ; preds = %bb27
  %_107 = ptrtoint ptr %heap to i64
  %_110 = and i64 %_107, 7
  %_111 = icmp eq i64 %_110, 0
  br i1 %_111, label %bb25, label %panic2

bb25:                                             ; preds = %bb1
  %_126 = ptrtoint ptr %heap to i64
  %_129 = icmp eq i64 %_126, 0
  %_130 = and i1 %_129, true
  %_131 = xor i1 %_130, true
  br i1 %_131, label %bb28, label %panic3

panic2:                                           ; preds = %bb1
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_107, ptr align 8 @alloc_99778ed659659356cb10d2257c449031) #7
  unreachable

bb28:                                             ; preds = %bb25
  %0 = getelementptr inbounds i8, ptr %heap, i64 8
  %_14 = load ptr, ptr %0, align 8
  %_15 = sext i32 %l to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_14, i64 %_15, i64 8) #8
  %_0.i28 = getelementptr inbounds ptr, ptr %_14, i64 %_15
  %_48 = load ptr, ptr %_0.i28, align 8
  %_101 = ptrtoint ptr %_48 to i64
  %_104 = and i64 %_101, 7
  %_105 = icmp eq i64 %_104, 0
  br i1 %_105, label %bb24, label %panic4

panic3:                                           ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_99778ed659659356cb10d2257c449031) #7
  unreachable

bb24:                                             ; preds = %bb28
  %_133 = ptrtoint ptr %_48 to i64
  %_136 = icmp eq i64 %_133, 0
  %_137 = and i1 %_136, true
  %_138 = xor i1 %_137, true
  br i1 %_138, label %bb29, label %panic5

panic4:                                           ; preds = %bb28
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_101, ptr align 8 @alloc_7023d7dd2dc015ae228ebdbdb145e634) #7
  unreachable

bb29:                                             ; preds = %bb24
  %1 = getelementptr inbounds i8, ptr %_48, i64 4
  %_12 = load i32, ptr %1, align 4
  %_95 = ptrtoint ptr %heap to i64
  %_98 = and i64 %_95, 7
  %_99 = icmp eq i64 %_98, 0
  br i1 %_99, label %bb23, label %panic6

panic5:                                           ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7023d7dd2dc015ae228ebdbdb145e634) #7
  unreachable

bb23:                                             ; preds = %bb29
  %_140 = ptrtoint ptr %heap to i64
  %_143 = icmp eq i64 %_140, 0
  %_144 = and i1 %_143, true
  %_145 = xor i1 %_144, true
  br i1 %_145, label %bb30, label %panic7

panic6:                                           ; preds = %bb29
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_95, ptr align 8 @alloc_1a78067a043a2d5a56903da0f2f8e204) #7
  unreachable

bb30:                                             ; preds = %bb23
  %2 = getelementptr inbounds i8, ptr %heap, i64 8
  %_18 = load ptr, ptr %2, align 8
  %_20 = load i32, ptr %smallest, align 4
  %_19 = sext i32 %_20 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_18, i64 %_19, i64 8) #8
  %_0.i27 = getelementptr inbounds ptr, ptr %_18, i64 %_19
  %_49 = load ptr, ptr %_0.i27, align 8
  %_89 = ptrtoint ptr %_49 to i64
  %_92 = and i64 %_89, 7
  %_93 = icmp eq i64 %_92, 0
  br i1 %_93, label %bb22, label %panic8

panic7:                                           ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1a78067a043a2d5a56903da0f2f8e204) #7
  unreachable

bb22:                                             ; preds = %bb30
  %_147 = ptrtoint ptr %_49 to i64
  %_150 = icmp eq i64 %_147, 0
  %_151 = and i1 %_150, true
  %_152 = xor i1 %_151, true
  br i1 %_152, label %bb31, label %panic9

panic8:                                           ; preds = %bb30
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_89, ptr align 8 @alloc_f9a67bec99a265e1c517b42633a964bb) #7
  unreachable

bb31:                                             ; preds = %bb22
  %3 = getelementptr inbounds i8, ptr %_49, i64 4
  %_16 = load i32, ptr %3, align 4
  %_11 = icmp ult i32 %_12, %_16
  br i1 %_11, label %bb4, label %bb5

panic9:                                           ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f9a67bec99a265e1c517b42633a964bb) #7
  unreachable

bb4:                                              ; preds = %bb31
  store i32 %l, ptr %smallest, align 4
  br label %bb5

bb10:                                             ; preds = %bb9, %bb35, %bb5
  %_33 = load i32, ptr %smallest, align 4
  %_32 = icmp ne i32 %_33, %i
  br i1 %_32, label %bb11, label %bb15

bb6:                                              ; preds = %bb5
  %_83 = ptrtoint ptr %heap to i64
  %_86 = and i64 %_83, 7
  %_87 = icmp eq i64 %_86, 0
  br i1 %_87, label %bb21, label %panic10

bb21:                                             ; preds = %bb6
  %_154 = ptrtoint ptr %heap to i64
  %_157 = icmp eq i64 %_154, 0
  %_158 = and i1 %_157, true
  %_159 = xor i1 %_158, true
  br i1 %_159, label %bb32, label %panic11

panic10:                                          ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_83, ptr align 8 @alloc_1866c614f19a53741a041dfb5dd4a0ec) #7
  unreachable

bb32:                                             ; preds = %bb21
  %4 = getelementptr inbounds i8, ptr %heap, i64 8
  %_25 = load ptr, ptr %4, align 8
  %_26 = sext i32 %r to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_25, i64 %_26, i64 8) #8
  %_0.i26 = getelementptr inbounds ptr, ptr %_25, i64 %_26
  %_50 = load ptr, ptr %_0.i26, align 8
  %_77 = ptrtoint ptr %_50 to i64
  %_80 = and i64 %_77, 7
  %_81 = icmp eq i64 %_80, 0
  br i1 %_81, label %bb20, label %panic12

panic11:                                          ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1866c614f19a53741a041dfb5dd4a0ec) #7
  unreachable

bb20:                                             ; preds = %bb32
  %_161 = ptrtoint ptr %_50 to i64
  %_164 = icmp eq i64 %_161, 0
  %_165 = and i1 %_164, true
  %_166 = xor i1 %_165, true
  br i1 %_166, label %bb33, label %panic13

panic12:                                          ; preds = %bb32
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_77, ptr align 8 @alloc_7087e34b98f9be50510bda6eaf1aa12a) #7
  unreachable

bb33:                                             ; preds = %bb20
  %5 = getelementptr inbounds i8, ptr %_50, i64 4
  %_23 = load i32, ptr %5, align 4
  %_71 = ptrtoint ptr %heap to i64
  %_74 = and i64 %_71, 7
  %_75 = icmp eq i64 %_74, 0
  br i1 %_75, label %bb19, label %panic14

panic13:                                          ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7087e34b98f9be50510bda6eaf1aa12a) #7
  unreachable

bb19:                                             ; preds = %bb33
  %_168 = ptrtoint ptr %heap to i64
  %_171 = icmp eq i64 %_168, 0
  %_172 = and i1 %_171, true
  %_173 = xor i1 %_172, true
  br i1 %_173, label %bb34, label %panic15

panic14:                                          ; preds = %bb33
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_71, ptr align 8 @alloc_167fbaccc2a0061dfeef6e13ce0d66cb) #7
  unreachable

bb34:                                             ; preds = %bb19
  %6 = getelementptr inbounds i8, ptr %heap, i64 8
  %_29 = load ptr, ptr %6, align 8
  %_31 = load i32, ptr %smallest, align 4
  %_30 = sext i32 %_31 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_29, i64 %_30, i64 8) #8
  %_0.i25 = getelementptr inbounds ptr, ptr %_29, i64 %_30
  %_51 = load ptr, ptr %_0.i25, align 8
  %_65 = ptrtoint ptr %_51 to i64
  %_68 = and i64 %_65, 7
  %_69 = icmp eq i64 %_68, 0
  br i1 %_69, label %bb18, label %panic16

panic15:                                          ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_167fbaccc2a0061dfeef6e13ce0d66cb) #7
  unreachable

bb18:                                             ; preds = %bb34
  %_175 = ptrtoint ptr %_51 to i64
  %_178 = icmp eq i64 %_175, 0
  %_179 = and i1 %_178, true
  %_180 = xor i1 %_179, true
  br i1 %_180, label %bb35, label %panic17

panic16:                                          ; preds = %bb34
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_65, ptr align 8 @alloc_f1e77296c904d9a18450aa101f6c16ae) #7
  unreachable

bb35:                                             ; preds = %bb18
  %7 = getelementptr inbounds i8, ptr %_51, i64 4
  %_27 = load i32, ptr %7, align 4
  %_22 = icmp ult i32 %_23, %_27
  br i1 %_22, label %bb9, label %bb10

panic17:                                          ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f1e77296c904d9a18450aa101f6c16ae) #7
  unreachable

bb9:                                              ; preds = %bb35
  store i32 %r, ptr %smallest, align 4
  br label %bb10

bb15:                                             ; preds = %bb38, %bb10
  ret void

bb11:                                             ; preds = %bb10
  %_59 = ptrtoint ptr %heap to i64
  %_62 = and i64 %_59, 7
  %_63 = icmp eq i64 %_62, 0
  br i1 %_63, label %bb17, label %panic18

bb17:                                             ; preds = %bb11
  %_182 = ptrtoint ptr %heap to i64
  %_185 = icmp eq i64 %_182, 0
  %_186 = and i1 %_185, true
  %_187 = xor i1 %_186, true
  br i1 %_187, label %bb36, label %panic19

panic18:                                          ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_59, ptr align 8 @alloc_b7e3bfda11e67cfbb56ad3b153014372) #7
  unreachable

bb36:                                             ; preds = %bb17
  %8 = getelementptr inbounds i8, ptr %heap, i64 8
  %_38 = load ptr, ptr %8, align 8
  %_39 = sext i32 %i to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_38, i64 %_39, i64 8) #8
  %_0.i24 = getelementptr inbounds ptr, ptr %_38, i64 %_39
  %_201 = ptrtoint ptr %_0.i24 to i64
  %_202 = icmp eq i64 %_201, 0
  %_203 = and i1 %_202, true
  %_204 = xor i1 %_203, true
  br i1 %_204, label %bb39, label %panic20

panic19:                                          ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b7e3bfda11e67cfbb56ad3b153014372) #7
  unreachable

bb39:                                             ; preds = %bb36
  %_53 = ptrtoint ptr %heap to i64
  %_56 = and i64 %_53, 7
  %_57 = icmp eq i64 %_56, 0
  br i1 %_57, label %bb16, label %panic21

panic20:                                          ; preds = %bb36
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_db4d7606cd927a81a840b7608f52bc9c) #7
  unreachable

bb16:                                             ; preds = %bb39
  %_189 = ptrtoint ptr %heap to i64
  %_192 = icmp eq i64 %_189, 0
  %_193 = and i1 %_192, true
  %_194 = xor i1 %_193, true
  br i1 %_194, label %bb37, label %panic22

panic21:                                          ; preds = %bb39
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_53, ptr align 8 @alloc_e70e63a08882672befeda754e87913b5) #7
  unreachable

bb37:                                             ; preds = %bb16
  %9 = getelementptr inbounds i8, ptr %heap, i64 8
  %_43 = load ptr, ptr %9, align 8
  %_45 = load i32, ptr %smallest, align 4
  %_44 = sext i32 %_45 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_43, i64 %_44, i64 8) #8
  %_0.i = getelementptr inbounds ptr, ptr %_43, i64 %_44
  %_196 = ptrtoint ptr %_0.i to i64
  %_197 = icmp eq i64 %_196, 0
  %_198 = and i1 %_197, true
  %_199 = xor i1 %_198, true
  br i1 %_199, label %bb38, label %panic23

panic22:                                          ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e70e63a08882672befeda754e87913b5) #7
  unreachable

bb38:                                             ; preds = %bb37
  call void @swapMinheapNodes(ptr %_0.i24, ptr %_0.i) #8
  %_47 = load i32, ptr %smallest, align 4
  call void @minHeapify(ptr %heap, i32 %_47) #8
  br label %bb15

panic23:                                          ; preds = %bb37
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1d1fd4817106ef77917a2d7a3cfc7715) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @isSizeOne(ptr %heap) unnamed_addr #2 {
start:
  %_6 = ptrtoint ptr %heap to i64
  %_9 = and i64 %_6, 7
  %_10 = icmp eq i64 %_9, 0
  br i1 %_10, label %bb1, label %panic

bb1:                                              ; preds = %start
  %_12 = ptrtoint ptr %heap to i64
  %_15 = icmp eq i64 %_12, 0
  %_16 = and i1 %_15, true
  %_17 = xor i1 %_16, true
  br i1 %_17, label %bb2, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_6, ptr align 8 @alloc_25cccdb447fd3f34ffdfc4817c88ace6) #7
  unreachable

bb2:                                              ; preds = %bb1
  %_3 = load i32, ptr %heap, align 8
  %_2 = icmp eq i32 %_3, 1
  %_0 = zext i1 %_2 to i32
  ret i32 %_0

panic1:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_25cccdb447fd3f34ffdfc4817c88ace6) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @extractMin(ptr %heap) unnamed_addr #2 {
start:
  %_68 = ptrtoint ptr %heap to i64
  %_71 = and i64 %_68, 7
  %_72 = icmp eq i64 %_71, 0
  br i1 %_72, label %bb15, label %panic

bb15:                                             ; preds = %start
  %_74 = ptrtoint ptr %heap to i64
  %_77 = icmp eq i64 %_74, 0
  %_78 = and i1 %_77, true
  %_79 = xor i1 %_78, true
  br i1 %_79, label %bb16, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_68, ptr align 8 @alloc_58a8d1402218e92b1079e79aaad27c99) #7
  unreachable

bb16:                                             ; preds = %bb15
  %0 = getelementptr inbounds i8, ptr %heap, i64 8
  %_3 = load ptr, ptr %0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_3, i64 0, i64 8) #8
  %_62 = ptrtoint ptr %_3 to i64
  %_65 = and i64 %_62, 7
  %_66 = icmp eq i64 %_65, 0
  br i1 %_66, label %bb14, label %panic2

panic1:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_58a8d1402218e92b1079e79aaad27c99) #7
  unreachable

bb14:                                             ; preds = %bb16
  %_81 = ptrtoint ptr %_3 to i64
  %_84 = icmp eq i64 %_81, 0
  %_85 = and i1 %_84, true
  %_86 = xor i1 %_85, true
  br i1 %_86, label %bb17, label %panic3

panic2:                                           ; preds = %bb16
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_62, ptr align 8 @alloc_a5d8ba8ebe5a9ea732cec83c7e594909) #7
  unreachable

bb17:                                             ; preds = %bb14
  %root = load ptr, ptr %_3, align 8
  %_56 = ptrtoint ptr %heap to i64
  %_59 = and i64 %_56, 7
  %_60 = icmp eq i64 %_59, 0
  br i1 %_60, label %bb13, label %panic4

panic3:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a5d8ba8ebe5a9ea732cec83c7e594909) #7
  unreachable

bb13:                                             ; preds = %bb17
  %_88 = ptrtoint ptr %heap to i64
  %_91 = icmp eq i64 %_88, 0
  %_92 = and i1 %_91, true
  %_93 = xor i1 %_92, true
  br i1 %_93, label %bb18, label %panic5

panic4:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_56, ptr align 8 @alloc_0fc3fdeaf00228abad6c1f57cf2b6498) #7
  unreachable

bb18:                                             ; preds = %bb13
  %1 = getelementptr inbounds i8, ptr %heap, i64 8
  %_7 = load ptr, ptr %1, align 8
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_7, i64 0, i64 8) #8
  %_137 = ptrtoint ptr %_7 to i64
  %_138 = icmp eq i64 %_137, 0
  %_139 = and i1 %_138, true
  %_140 = xor i1 %_139, true
  br i1 %_140, label %bb25, label %panic6

panic5:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0fc3fdeaf00228abad6c1f57cf2b6498) #7
  unreachable

bb25:                                             ; preds = %bb18
  %_50 = ptrtoint ptr %heap to i64
  %_53 = and i64 %_50, 7
  %_54 = icmp eq i64 %_53, 0
  br i1 %_54, label %bb12, label %panic7

panic6:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0e4817f84c4ba2f42b24589c33fcfeb7) #7
  unreachable

bb12:                                             ; preds = %bb25
  %_95 = ptrtoint ptr %heap to i64
  %_98 = icmp eq i64 %_95, 0
  %_99 = and i1 %_98, true
  %_100 = xor i1 %_99, true
  br i1 %_100, label %bb19, label %panic8

panic7:                                           ; preds = %bb25
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_50, ptr align 8 @alloc_3bfac712494ff7a1c57913de446bf117) #7
  unreachable

bb19:                                             ; preds = %bb12
  %2 = getelementptr inbounds i8, ptr %heap, i64 8
  %_11 = load ptr, ptr %2, align 8
  %_44 = ptrtoint ptr %heap to i64
  %_47 = and i64 %_44, 7
  %_48 = icmp eq i64 %_47, 0
  br i1 %_48, label %bb11, label %panic9

panic8:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3bfac712494ff7a1c57913de446bf117) #7
  unreachable

bb11:                                             ; preds = %bb19
  %_102 = ptrtoint ptr %heap to i64
  %_105 = icmp eq i64 %_102, 0
  %_106 = and i1 %_105, true
  %_107 = xor i1 %_106, true
  br i1 %_107, label %bb20, label %panic10

panic9:                                           ; preds = %bb19
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_44, ptr align 8 @alloc_cc2739d80bcd3cce1112df60b4b4a818) #7
  unreachable

bb20:                                             ; preds = %bb11
  %_14 = load i32, ptr %heap, align 8
  %_0.i19 = sub i32 %_14, 1
  %_12 = zext i32 %_0.i19 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_11, i64 %_12, i64 8) #8
  %_0.i20 = getelementptr inbounds ptr, ptr %_11, i64 %_12
  %_38 = ptrtoint ptr %_0.i20 to i64
  %_41 = and i64 %_38, 7
  %_42 = icmp eq i64 %_41, 0
  br i1 %_42, label %bb10, label %panic11

panic10:                                          ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cc2739d80bcd3cce1112df60b4b4a818) #7
  unreachable

bb10:                                             ; preds = %bb20
  %_109 = ptrtoint ptr %_0.i20 to i64
  %_112 = icmp eq i64 %_109, 0
  %_113 = and i1 %_112, true
  %_114 = xor i1 %_113, true
  br i1 %_114, label %bb21, label %panic12

panic11:                                          ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_38, ptr align 8 @alloc_0a034e83c515461875582c93531b2988) #7
  unreachable

bb21:                                             ; preds = %bb10
  %_9 = load ptr, ptr %_0.i20, align 8
  store ptr %_9, ptr %_7, align 8
  %_32 = ptrtoint ptr %heap to i64
  %_35 = and i64 %_32, 7
  %_36 = icmp eq i64 %_35, 0
  br i1 %_36, label %bb9, label %panic13

panic12:                                          ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0a034e83c515461875582c93531b2988) #7
  unreachable

bb9:                                              ; preds = %bb21
  %_116 = ptrtoint ptr %heap to i64
  %_119 = icmp eq i64 %_116, 0
  %_120 = and i1 %_119, true
  %_121 = xor i1 %_120, true
  br i1 %_121, label %bb22, label %panic14

panic13:                                          ; preds = %bb21
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_32, ptr align 8 @alloc_b8a35e214f5b67f11c730bba6b42a9df) #7
  unreachable

bb22:                                             ; preds = %bb9
  %_17 = load i32, ptr %heap, align 8
  %_0.i = sub i32 %_17, 1
  %_26 = ptrtoint ptr %heap to i64
  %_29 = and i64 %_26, 7
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb8, label %panic15

panic14:                                          ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b8a35e214f5b67f11c730bba6b42a9df) #7
  unreachable

bb8:                                              ; preds = %bb22
  %_123 = ptrtoint ptr %heap to i64
  %_126 = icmp eq i64 %_123, 0
  %_127 = and i1 %_126, true
  %_128 = xor i1 %_127, true
  br i1 %_128, label %bb23, label %panic16

panic15:                                          ; preds = %bb22
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_26, ptr align 8 @alloc_83f5eb74f1253c6f571b01131205ddde) #7
  unreachable

bb23:                                             ; preds = %bb8
  store i32 %_0.i, ptr %heap, align 8
  %_20 = ptrtoint ptr %heap to i64
  %_23 = and i64 %_20, 7
  %_24 = icmp eq i64 %_23, 0
  br i1 %_24, label %bb7, label %panic17

panic16:                                          ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_83f5eb74f1253c6f571b01131205ddde) #7
  unreachable

bb7:                                              ; preds = %bb23
  %_130 = ptrtoint ptr %heap to i64
  %_133 = icmp eq i64 %_130, 0
  %_134 = and i1 %_133, true
  %_135 = xor i1 %_134, true
  br i1 %_135, label %bb24, label %panic18

panic17:                                          ; preds = %bb23
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_20, ptr align 8 @alloc_dd5ca49258844dd049f35feb90dce4cb) #7
  unreachable

bb24:                                             ; preds = %bb7
  call void @minHeapify(ptr %heap, i32 0) #8
  ret ptr %root

panic18:                                          ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_dd5ca49258844dd049f35feb90dce4cb) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @insertMinHeap(ptr %heap, ptr %node) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %_113 = ptrtoint ptr %heap to i64
  %_116 = and i64 %_113, 7
  %_117 = icmp eq i64 %_116, 0
  br i1 %_117, label %bb26, label %panic

bb26:                                             ; preds = %start
  %_119 = ptrtoint ptr %heap to i64
  %_122 = icmp eq i64 %_119, 0
  %_123 = and i1 %_122, true
  %_124 = xor i1 %_123, true
  br i1 %_124, label %bb27, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_113, ptr align 8 @alloc_d8a39a8911ede8c465c1bd6bf329f74c) #7
  unreachable

bb27:                                             ; preds = %bb26
  %_4 = load i32, ptr %heap, align 8
  store i32 %_4, ptr %i, align 4
  %_107 = ptrtoint ptr %heap to i64
  %_110 = and i64 %_107, 7
  %_111 = icmp eq i64 %_110, 0
  br i1 %_111, label %bb25, label %panic2

panic1:                                           ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d8a39a8911ede8c465c1bd6bf329f74c) #7
  unreachable

bb25:                                             ; preds = %bb27
  %_126 = ptrtoint ptr %heap to i64
  %_129 = icmp eq i64 %_126, 0
  %_130 = and i1 %_129, true
  %_131 = xor i1 %_130, true
  br i1 %_131, label %bb28, label %panic3

panic2:                                           ; preds = %bb27
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_107, ptr align 8 @alloc_80b209ea46bdf6ac3d244502dcca4498) #7
  unreachable

bb28:                                             ; preds = %bb25
  %_6 = load i32, ptr %heap, align 8
  %_0.i = add i32 %_6, 1
  %_101 = ptrtoint ptr %heap to i64
  %_104 = and i64 %_101, 7
  %_105 = icmp eq i64 %_104, 0
  br i1 %_105, label %bb24, label %panic4

panic3:                                           ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_80b209ea46bdf6ac3d244502dcca4498) #7
  unreachable

bb24:                                             ; preds = %bb28
  %_133 = ptrtoint ptr %heap to i64
  %_136 = icmp eq i64 %_133, 0
  %_137 = and i1 %_136, true
  %_138 = xor i1 %_137, true
  br i1 %_138, label %bb29, label %panic5

panic4:                                           ; preds = %bb28
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_101, ptr align 8 @alloc_69d1daf5dfd60dd92e8de43345645869) #7
  unreachable

bb29:                                             ; preds = %bb24
  store i32 %_0.i, ptr %heap, align 8
  %_95 = ptrtoint ptr %heap to i64
  %_98 = and i64 %_95, 7
  %_99 = icmp eq i64 %_98, 0
  br i1 %_99, label %bb23, label %panic6

panic5:                                           ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_69d1daf5dfd60dd92e8de43345645869) #7
  unreachable

bb23:                                             ; preds = %bb29
  %_140 = ptrtoint ptr %heap to i64
  %_143 = icmp eq i64 %_140, 0
  %_144 = and i1 %_143, true
  %_145 = xor i1 %_144, true
  br i1 %_145, label %bb2, label %panic7

panic6:                                           ; preds = %bb29
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_95, ptr align 8 @alloc_263cacb11107734af3d9010f066589b3) #7
  unreachable

bb2:                                              ; preds = %bb13, %bb23
  %_7 = load i32, ptr %i, align 4
  %0 = icmp eq i32 %_7, 0
  br i1 %0, label %bb14, label %bb3

panic7:                                           ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_263cacb11107734af3d9010f066589b3) #7
  unreachable

bb14:                                             ; preds = %bb32, %bb2
  %_53 = ptrtoint ptr %heap to i64
  %_56 = and i64 %_53, 7
  %_57 = icmp eq i64 %_56, 0
  br i1 %_57, label %bb16, label %panic15

bb3:                                              ; preds = %bb2
  %_89 = ptrtoint ptr %node to i64
  %_92 = and i64 %_89, 7
  %_93 = icmp eq i64 %_92, 0
  br i1 %_93, label %bb22, label %panic8

bb22:                                             ; preds = %bb3
  %_147 = ptrtoint ptr %node to i64
  %_150 = icmp eq i64 %_147, 0
  %_151 = and i1 %_150, true
  %_152 = xor i1 %_151, true
  br i1 %_152, label %bb30, label %panic9

panic8:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_89, ptr align 8 @alloc_3d52c5e66b07759dc021a8e1dc8d2cb3) #7
  unreachable

bb30:                                             ; preds = %bb22
  %1 = getelementptr inbounds i8, ptr %node, i64 4
  %_9 = load i32, ptr %1, align 4
  %_83 = ptrtoint ptr %heap to i64
  %_86 = and i64 %_83, 7
  %_87 = icmp eq i64 %_86, 0
  br i1 %_87, label %bb21, label %panic10

panic9:                                           ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3d52c5e66b07759dc021a8e1dc8d2cb3) #7
  unreachable

bb21:                                             ; preds = %bb30
  %_154 = ptrtoint ptr %heap to i64
  %_157 = icmp eq i64 %_154, 0
  %_158 = and i1 %_157, true
  %_159 = xor i1 %_158, true
  br i1 %_159, label %bb31, label %panic11

panic10:                                          ; preds = %bb30
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_83, ptr align 8 @alloc_532f8fbd83a50d5bfb271ec8171144ab) #7
  unreachable

bb31:                                             ; preds = %bb21
  %2 = getelementptr inbounds i8, ptr %heap, i64 8
  %_12 = load ptr, ptr %2, align 8
  %_16 = load i32, ptr %i, align 4
  %_15 = sub i32 %_16, 1
  %_20 = icmp eq i32 %_15, -2147483648
  %_21 = and i1 false, %_20
  br i1 %_21, label %panic12, label %bb5

panic11:                                          ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_532f8fbd83a50d5bfb271ec8171144ab) #7
  unreachable

bb5:                                              ; preds = %bb31
  %_14 = sdiv i32 %_15, 2
  %_13 = sext i32 %_14 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_12, i64 %_13, i64 8) #8
  %_0.i30 = getelementptr inbounds ptr, ptr %_12, i64 %_13
  %_51 = load ptr, ptr %_0.i30, align 8
  %_77 = ptrtoint ptr %_51 to i64
  %_80 = and i64 %_77, 7
  %_81 = icmp eq i64 %_80, 0
  br i1 %_81, label %bb20, label %panic13

panic12:                                          ; preds = %bb31
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_c3361565a0d31c52460dd068c1f2266f) #7
  unreachable

bb20:                                             ; preds = %bb5
  %_161 = ptrtoint ptr %_51 to i64
  %_164 = icmp eq i64 %_161, 0
  %_165 = and i1 %_164, true
  %_166 = xor i1 %_165, true
  br i1 %_166, label %bb32, label %panic14

panic13:                                          ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_77, ptr align 8 @alloc_54f2f6070ecc66ee89745c27ca42c93b) #7
  unreachable

bb32:                                             ; preds = %bb20
  %3 = getelementptr inbounds i8, ptr %_51, i64 4
  %_10 = load i32, ptr %3, align 4
  %_8 = icmp ult i32 %_9, %_10
  br i1 %_8, label %bb7, label %bb14

panic14:                                          ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_54f2f6070ecc66ee89745c27ca42c93b) #7
  unreachable

bb7:                                              ; preds = %bb32
  %_71 = ptrtoint ptr %heap to i64
  %_74 = and i64 %_71, 7
  %_75 = icmp eq i64 %_74, 0
  br i1 %_75, label %bb19, label %panic18

bb16:                                             ; preds = %bb14
  %_189 = ptrtoint ptr %heap to i64
  %_192 = icmp eq i64 %_189, 0
  %_193 = and i1 %_192, true
  %_194 = xor i1 %_193, true
  br i1 %_194, label %bb36, label %panic16

panic15:                                          ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_53, ptr align 8 @alloc_ed387eff13229608637ccca4228b00c0) #7
  unreachable

bb36:                                             ; preds = %bb16
  %4 = getelementptr inbounds i8, ptr %heap, i64 8
  %_48 = load ptr, ptr %4, align 8
  %_50 = load i32, ptr %i, align 4
  %_49 = sext i32 %_50 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_48, i64 %_49, i64 8) #8
  %_0.i29 = getelementptr inbounds ptr, ptr %_48, i64 %_49
  %_196 = ptrtoint ptr %_0.i29 to i64
  %_197 = icmp eq i64 %_196, 0
  %_198 = and i1 %_197, true
  %_199 = xor i1 %_198, true
  br i1 %_199, label %bb37, label %panic17

panic16:                                          ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed387eff13229608637ccca4228b00c0) #7
  unreachable

bb37:                                             ; preds = %bb36
  store ptr %node, ptr %_0.i29, align 8
  ret void

panic17:                                          ; preds = %bb36
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_693c2a8883c4b85731770c54313a3051) #7
  unreachable

bb19:                                             ; preds = %bb7
  %_168 = ptrtoint ptr %heap to i64
  %_171 = icmp eq i64 %_168, 0
  %_172 = and i1 %_171, true
  %_173 = xor i1 %_172, true
  br i1 %_173, label %bb33, label %panic19

panic18:                                          ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_71, ptr align 8 @alloc_2afa17bb556574917de788f969f750b4) #7
  unreachable

bb33:                                             ; preds = %bb19
  %5 = getelementptr inbounds i8, ptr %heap, i64 8
  %_24 = load ptr, ptr %5, align 8
  %_26 = load i32, ptr %i, align 4
  %_25 = sext i32 %_26 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_24, i64 %_25, i64 8) #8
  %_0.i28 = getelementptr inbounds ptr, ptr %_24, i64 %_25
  %_201 = ptrtoint ptr %_0.i28 to i64
  %_202 = icmp eq i64 %_201, 0
  %_203 = and i1 %_202, true
  %_204 = xor i1 %_203, true
  br i1 %_204, label %bb38, label %panic20

panic19:                                          ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2afa17bb556574917de788f969f750b4) #7
  unreachable

bb38:                                             ; preds = %bb33
  %_65 = ptrtoint ptr %heap to i64
  %_68 = and i64 %_65, 7
  %_69 = icmp eq i64 %_68, 0
  br i1 %_69, label %bb18, label %panic21

panic20:                                          ; preds = %bb33
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e7dd6c9d6d4d5b6c86eb1a650c416891) #7
  unreachable

bb18:                                             ; preds = %bb38
  %_175 = ptrtoint ptr %heap to i64
  %_178 = icmp eq i64 %_175, 0
  %_179 = and i1 %_178, true
  %_180 = xor i1 %_179, true
  br i1 %_180, label %bb34, label %panic22

panic21:                                          ; preds = %bb38
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_65, ptr align 8 @alloc_37e19761c75fdac2bfbcfd14138266e0) #7
  unreachable

bb34:                                             ; preds = %bb18
  %6 = getelementptr inbounds i8, ptr %heap, i64 8
  %_29 = load ptr, ptr %6, align 8
  %_33 = load i32, ptr %i, align 4
  %_32 = sub i32 %_33, 1
  %_37 = icmp eq i32 %_32, -2147483648
  %_38 = and i1 false, %_37
  br i1 %_38, label %panic23, label %bb10

panic22:                                          ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_37e19761c75fdac2bfbcfd14138266e0) #7
  unreachable

bb10:                                             ; preds = %bb34
  %_31 = sdiv i32 %_32, 2
  %_30 = sext i32 %_31 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_29, i64 %_30, i64 8) #8
  %_0.i27 = getelementptr inbounds ptr, ptr %_29, i64 %_30
  %_59 = ptrtoint ptr %_0.i27 to i64
  %_62 = and i64 %_59, 7
  %_63 = icmp eq i64 %_62, 0
  br i1 %_63, label %bb17, label %panic24

panic23:                                          ; preds = %bb34
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_acd217f3aa6d2d19b7294a4dc0a9ca3e) #7
  unreachable

bb17:                                             ; preds = %bb10
  %_182 = ptrtoint ptr %_0.i27 to i64
  %_185 = icmp eq i64 %_182, 0
  %_186 = and i1 %_185, true
  %_187 = xor i1 %_186, true
  br i1 %_187, label %bb35, label %panic25

panic24:                                          ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_59, ptr align 8 @alloc_b2f40e1c54a8952043dad865f74f93ea) #7
  unreachable

bb35:                                             ; preds = %bb17
  %_27 = load ptr, ptr %_0.i27, align 8
  store ptr %_27, ptr %_0.i28, align 8
  %_40 = load i32, ptr %i, align 4
  %_39 = sub i32 %_40, 1
  %_44 = icmp eq i32 %_39, -2147483648
  %_45 = and i1 false, %_44
  br i1 %_45, label %panic26, label %bb13

panic25:                                          ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b2f40e1c54a8952043dad865f74f93ea) #7
  unreachable

bb13:                                             ; preds = %bb35
  %7 = sdiv i32 %_39, 2
  store i32 %7, ptr %i, align 4
  br label %bb2

panic26:                                          ; preds = %bb35
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_00bef763b7c8a922818ac65265b89b4b) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @printarray(ptr %A, i32 %n) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb8, %start
  %_5 = load i32, ptr %i, align 4
  %_4 = icmp slt i32 %_5, %n
  br i1 %_4, label %bb2, label %bb5

bb5:                                              ; preds = %bb1
  %_15 = call i32 (ptr, ...) @printf(ptr @alloc_f3588b28b94f0809fcc8d717033d3e48) #8
  ret void

bb2:                                              ; preds = %bb1
  %_14 = load i32, ptr %i, align 4
  %_13 = sext i32 %_14 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %A, i64 %_13, i64 4) #8
  %_0.i = getelementptr inbounds i32, ptr %A, i64 %_13
  %_21 = ptrtoint ptr %_0.i to i64
  %_24 = and i64 %_21, 3
  %_25 = icmp eq i64 %_24, 0
  br i1 %_25, label %bb7, label %panic

bb7:                                              ; preds = %bb2
  %_27 = ptrtoint ptr %_0.i to i64
  %_30 = icmp eq i64 %_27, 0
  %_31 = and i1 %_30, true
  %_32 = xor i1 %_31, true
  br i1 %_32, label %bb8, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_21, ptr align 8 @alloc_c342a300b2c2a1a4583257315362af00) #7
  unreachable

bb8:                                              ; preds = %bb7
  %_11 = load i32, ptr %_0.i, align 4
  %_6 = call i32 (ptr, ...) @printf(ptr @alloc_3a31753a0b113451bf74f615363720ce, i32 %_11) #8
  %0 = load i32, ptr %i, align 4
  %1 = add i32 %0, 1
  store i32 %1, ptr %i, align 4
  br label %bb1

panic1:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c342a300b2c2a1a4583257315362af00) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @isLeaf(ptr %node) unnamed_addr #2 {
start:
  %_2 = alloca [1 x i8], align 1
  %_13 = ptrtoint ptr %node to i64
  %_16 = and i64 %_13, 7
  %_17 = icmp eq i64 %_16, 0
  br i1 %_17, label %bb6, label %panic

bb6:                                              ; preds = %start
  %_19 = ptrtoint ptr %node to i64
  %_22 = icmp eq i64 %_19, 0
  %_23 = and i1 %_22, true
  %_24 = xor i1 %_23, true
  br i1 %_24, label %bb7, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_13, ptr align 8 @alloc_5b2af695ee4d260ec5d60c7976a90afb) #7
  unreachable

bb7:                                              ; preds = %bb6
  %0 = getelementptr inbounds i8, ptr %node, i64 8
  %_4 = load ptr, ptr %0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc34e05ee60e26fb6E"(ptr %_4) #8
  br i1 %_3, label %bb2, label %bb3

panic1:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5b2af695ee4d260ec5d60c7976a90afb) #7
  unreachable

bb3:                                              ; preds = %bb7
  store i8 0, ptr %_2, align 1
  br label %bb4

bb2:                                              ; preds = %bb7
  %_7 = ptrtoint ptr %node to i64
  %_10 = and i64 %_7, 7
  %_11 = icmp eq i64 %_10, 0
  br i1 %_11, label %bb5, label %panic2

bb4:                                              ; preds = %bb8, %bb3
  %1 = load i8, ptr %_2, align 1
  %2 = trunc nuw i8 %1 to i1
  %_0 = zext i1 %2 to i32
  ret i32 %_0

bb5:                                              ; preds = %bb2
  %_26 = ptrtoint ptr %node to i64
  %_29 = icmp eq i64 %_26, 0
  %_30 = and i1 %_29, true
  %_31 = xor i1 %_30, true
  br i1 %_31, label %bb8, label %panic3

panic2:                                           ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_7, ptr align 8 @alloc_24d5e07a5af80252906992eda10adcdc) #7
  unreachable

bb8:                                              ; preds = %bb5
  %3 = getelementptr inbounds i8, ptr %node, i64 16
  %_5 = load ptr, ptr %3, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %4 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc34e05ee60e26fb6E"(ptr %_5) #8
  %5 = zext i1 %4 to i8
  store i8 %5, ptr %_2, align 1
  br label %bb4

panic3:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_24d5e07a5af80252906992eda10adcdc) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @buildMinHeap(ptr %heap) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %_13 = ptrtoint ptr %heap to i64
  %_16 = and i64 %_13, 7
  %_17 = icmp eq i64 %_16, 0
  br i1 %_17, label %bb7, label %panic

bb7:                                              ; preds = %start
  %_19 = ptrtoint ptr %heap to i64
  %_22 = icmp eq i64 %_19, 0
  %_23 = and i1 %_22, true
  %_24 = xor i1 %_23, true
  br i1 %_24, label %bb8, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_13, ptr align 8 @alloc_6f8a1e61d3d935634fb8f15b658fca34) #7
  unreachable

bb8:                                              ; preds = %bb7
  %_5 = load i32, ptr %heap, align 8
  %_0.i2 = sub i32 %_5, 1
  %_0.i = udiv i32 %_0.i2, 2
  store i32 %_0.i, ptr %i, align 4
  br label %bb3

panic1:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6f8a1e61d3d935634fb8f15b658fca34) #7
  unreachable

bb3:                                              ; preds = %bb4, %bb8
  %_9 = load i32, ptr %i, align 4
  %_8 = icmp sgt i32 %_9, 0
  br i1 %_8, label %bb4, label %bb6

bb6:                                              ; preds = %bb3
  ret void

bb4:                                              ; preds = %bb3
  %_11 = load i32, ptr %i, align 4
  call void @minHeapify(ptr %heap, i32 %_11) #8
  %0 = load i32, ptr %i, align 4
  %1 = sub i32 %0, 1
  store i32 %1, ptr %i, align 4
  br label %bb3
}

; Function Attrs: nounwind nonlazybind
define ptr @createAndBuildHeap(ptr %data, ptr %freq, i32 %size) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %heap = call ptr @createMinHeap(i32 %size) #8
  %_36 = ptrtoint ptr %heap to i64
  %_39 = and i64 %_36, 7
  %_40 = icmp eq i64 %_39, 0
  br i1 %_40, label %bb12, label %panic

bb12:                                             ; preds = %start
  %_42 = ptrtoint ptr %heap to i64
  %_45 = icmp eq i64 %_42, 0
  %_46 = and i1 %_45, true
  %_47 = xor i1 %_46, true
  br i1 %_47, label %bb13, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_36, ptr align 8 @alloc_6542cd9e805cfec6541b2101a61df9bb) #7
  unreachable

bb13:                                             ; preds = %bb12
  store i32 %size, ptr %heap, align 8
  store i32 0, ptr %i, align 4
  br label %bb2

panic1:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6542cd9e805cfec6541b2101a61df9bb) #7
  unreachable

bb2:                                              ; preds = %bb15, %bb13
  %_6 = load i32, ptr %i, align 4
  %_5 = icmp slt i32 %_6, %size
  br i1 %_5, label %bb3, label %bb8

bb8:                                              ; preds = %bb2
  call void @buildMinHeap(ptr %heap) #8
  ret ptr %heap

bb3:                                              ; preds = %bb2
  %_30 = ptrtoint ptr %heap to i64
  %_33 = and i64 %_30, 7
  %_34 = icmp eq i64 %_33, 0
  br i1 %_34, label %bb11, label %panic2

bb11:                                             ; preds = %bb3
  %_49 = ptrtoint ptr %heap to i64
  %_52 = icmp eq i64 %_49, 0
  %_53 = and i1 %_52, true
  %_54 = xor i1 %_53, true
  br i1 %_54, label %bb14, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_30, ptr align 8 @alloc_05fb4fae89decd22c53c2011812a487d) #7
  unreachable

bb14:                                             ; preds = %bb11
  %0 = getelementptr inbounds i8, ptr %heap, i64 8
  %_9 = load ptr, ptr %0, align 8
  %_11 = load i32, ptr %i, align 4
  %_10 = sext i32 %_11 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %_9, i64 %_10, i64 8) #8
  %_0.i = getelementptr inbounds ptr, ptr %_9, i64 %_10
  %_70 = ptrtoint ptr %_0.i to i64
  %_71 = icmp eq i64 %_70, 0
  %_72 = and i1 %_71, true
  %_73 = xor i1 %_72, true
  br i1 %_73, label %bb17, label %panic4

panic3:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_05fb4fae89decd22c53c2011812a487d) #7
  unreachable

bb17:                                             ; preds = %bb14
  %_16 = load i32, ptr %i, align 4
  %_15 = sext i32 %_16 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %data, i64 %_15, i64 1) #8
  %_0.i8 = getelementptr inbounds i8, ptr %data, i64 %_15
  %_63 = ptrtoint ptr %_0.i8 to i64
  %_66 = icmp eq i64 %_63, 0
  %_67 = and i1 %_66, true
  %_68 = xor i1 %_67, true
  br i1 %_68, label %bb16, label %panic5

panic4:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_aadd50d97cfdaf69efb22108d37521a1) #7
  unreachable

bb16:                                             ; preds = %bb17
  %_13 = load i8, ptr %_0.i8, align 1
  %_21 = load i32, ptr %i, align 4
  %_20 = sext i32 %_21 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %freq, i64 %_20, i64 4) #8
  %_0.i9 = getelementptr inbounds i32, ptr %freq, i64 %_20
  %_24 = ptrtoint ptr %_0.i9 to i64
  %_27 = and i64 %_24, 3
  %_28 = icmp eq i64 %_27, 0
  br i1 %_28, label %bb10, label %panic6

panic5:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cd1677b743713ee1af31ab2f0ee427a7) #7
  unreachable

bb10:                                             ; preds = %bb16
  %_56 = ptrtoint ptr %_0.i9 to i64
  %_59 = icmp eq i64 %_56, 0
  %_60 = and i1 %_59, true
  %_61 = xor i1 %_60, true
  br i1 %_61, label %bb15, label %panic7

panic6:                                           ; preds = %bb16
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_24, ptr align 8 @alloc_ef9cfd370b10e632b496f9f933984c25) #7
  unreachable

bb15:                                             ; preds = %bb10
  %_18 = load i32, ptr %_0.i9, align 4
  %_12 = call ptr @newNode(i8 signext %_13, i32 %_18) #8
  store ptr %_12, ptr %_0.i, align 8
  %1 = load i32, ptr %i, align 4
  %2 = add i32 %1, 1
  store i32 %2, ptr %i, align 4
  br label %bb2

panic7:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ef9cfd370b10e632b496f9f933984c25) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @buildHuffmanTree(ptr %data, ptr %freq, i32 %size) unnamed_addr #2 {
start:
  %top = alloca [8 x i8], align 8
  %right = alloca [8 x i8], align 8
  %left = alloca [8 x i8], align 8
  store ptr null, ptr %left, align 8
  store ptr null, ptr %right, align 8
  store ptr null, ptr %top, align 8
  %heap = call ptr @createAndBuildHeap(ptr %data, ptr %freq, i32 %size) #8
  br label %bb1

bb1:                                              ; preds = %bb17, %start
  %_8 = call i32 @isSizeOne(ptr %heap) #8
  %0 = icmp eq i32 %_8, 0
  br i1 %0, label %bb3, label %bb8

bb3:                                              ; preds = %bb1
  %_9 = call ptr @extractMin(ptr %heap) #8
  store ptr %_9, ptr %left, align 8
  %_10 = call ptr @extractMin(ptr %heap) #8
  store ptr %_10, ptr %right, align 8
  %_39 = load ptr, ptr %left, align 8
  %_40 = ptrtoint ptr %_39 to i64
  %_43 = and i64 %_40, 7
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb13, label %panic

bb8:                                              ; preds = %bb1
  %_0 = call ptr @extractMin(ptr %heap) #8
  ret ptr %_0

bb13:                                             ; preds = %bb3
  %_45 = load ptr, ptr %left, align 8
  %_46 = ptrtoint ptr %_45 to i64
  %_49 = icmp eq i64 %_46, 0
  %_50 = and i1 %_49, true
  %_51 = xor i1 %_50, true
  br i1 %_51, label %bb14, label %panic1

panic:                                            ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_40, ptr align 8 @alloc_94a7f08c11ddca29b491c4ae42bc9970) #7
  unreachable

bb14:                                             ; preds = %bb13
  %1 = load ptr, ptr %left, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 4
  %_15 = load i32, ptr %2, align 4
  %_33 = load ptr, ptr %right, align 8
  %_34 = ptrtoint ptr %_33 to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb12, label %panic2

panic1:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_94a7f08c11ddca29b491c4ae42bc9970) #7
  unreachable

bb12:                                             ; preds = %bb14
  %_52 = load ptr, ptr %right, align 8
  %_53 = ptrtoint ptr %_52 to i64
  %_56 = icmp eq i64 %_53, 0
  %_57 = and i1 %_56, true
  %_58 = xor i1 %_57, true
  br i1 %_58, label %bb15, label %panic3

panic2:                                           ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_1e04deb715bb325c73d896dbbb736c36) #7
  unreachable

bb15:                                             ; preds = %bb12
  %3 = load ptr, ptr %right, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 4
  %_16 = load i32, ptr %4, align 4
  %_0.i = add i32 %_15, %_16
  %_11 = call ptr @newNode(i8 signext 35, i32 %_0.i) #8
  store ptr %_11, ptr %top, align 8
  %_17 = load ptr, ptr %left, align 8
  %_27 = load ptr, ptr %top, align 8
  %_28 = ptrtoint ptr %_27 to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb11, label %panic4

panic3:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1e04deb715bb325c73d896dbbb736c36) #7
  unreachable

bb11:                                             ; preds = %bb15
  %_59 = load ptr, ptr %top, align 8
  %_60 = ptrtoint ptr %_59 to i64
  %_63 = icmp eq i64 %_60, 0
  %_64 = and i1 %_63, true
  %_65 = xor i1 %_64, true
  br i1 %_65, label %bb16, label %panic5

panic4:                                           ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_68eb52c0333e62f3c528625a6f4018fe) #7
  unreachable

bb16:                                             ; preds = %bb11
  %5 = load ptr, ptr %top, align 8
  %6 = getelementptr inbounds i8, ptr %5, i64 8
  store ptr %_17, ptr %6, align 8
  %_18 = load ptr, ptr %right, align 8
  %_21 = load ptr, ptr %top, align 8
  %_22 = ptrtoint ptr %_21 to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb10, label %panic6

panic5:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_68eb52c0333e62f3c528625a6f4018fe) #7
  unreachable

bb10:                                             ; preds = %bb16
  %_66 = load ptr, ptr %top, align 8
  %_67 = ptrtoint ptr %_66 to i64
  %_70 = icmp eq i64 %_67, 0
  %_71 = and i1 %_70, true
  %_72 = xor i1 %_71, true
  br i1 %_72, label %bb17, label %panic7

panic6:                                           ; preds = %bb16
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_b43a6be7cca4e83fa608b327967ef1b0) #7
  unreachable

bb17:                                             ; preds = %bb10
  %7 = load ptr, ptr %top, align 8
  %8 = getelementptr inbounds i8, ptr %7, i64 16
  store ptr %_18, ptr %8, align 8
  %_20 = load ptr, ptr %top, align 8
  call void @insertMinHeap(ptr %heap, ptr %_20) #8
  br label %bb1

panic7:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b43a6be7cca4e83fa608b327967ef1b0) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @pritCodes(ptr %root, ptr %A, i32 %level) unnamed_addr #2 {
start:
  %_64 = ptrtoint ptr %root to i64
  %_67 = and i64 %_64, 7
  %_68 = icmp eq i64 %_67, 0
  br i1 %_68, label %bb19, label %panic

bb19:                                             ; preds = %start
  %_70 = ptrtoint ptr %root to i64
  %_73 = icmp eq i64 %_70, 0
  %_74 = and i1 %_73, true
  %_75 = xor i1 %_74, true
  br i1 %_75, label %bb20, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_64, ptr align 8 @alloc_7455e906dfe6fb6e425a2da78636b368) #7
  unreachable

bb20:                                             ; preds = %bb19
  %0 = getelementptr inbounds i8, ptr %root, i64 8
  %_5 = load ptr, ptr %0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc34e05ee60e26fb6E"(ptr %_5) #8
  br i1 %_4, label %bb4, label %bb2

panic1:                                           ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7455e906dfe6fb6e425a2da78636b368) #7
  unreachable

bb2:                                              ; preds = %bb20
  %_7 = sext i32 %level to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %A, i64 %_7, i64 4) #8
  %_0.i14 = getelementptr inbounds i32, ptr %A, i64 %_7
  %_58 = ptrtoint ptr %_0.i14 to i64
  %_61 = and i64 %_58, 3
  %_62 = icmp eq i64 %_61, 0
  br i1 %_62, label %bb18, label %panic2

bb4:                                              ; preds = %bb22, %bb20
  %_46 = ptrtoint ptr %root to i64
  %_49 = and i64 %_46, 7
  %_50 = icmp eq i64 %_49, 0
  br i1 %_50, label %bb16, label %panic6

bb18:                                             ; preds = %bb2
  %_77 = ptrtoint ptr %_0.i14 to i64
  %_80 = icmp eq i64 %_77, 0
  %_81 = and i1 %_80, true
  %_82 = xor i1 %_81, true
  br i1 %_82, label %bb21, label %panic3

panic2:                                           ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_58, ptr align 8 @alloc_b0b7f15f223ab5b9f460e3d364ac2b7b) #7
  unreachable

bb21:                                             ; preds = %bb18
  store i32 0, ptr %_0.i14, align 4
  %_52 = ptrtoint ptr %root to i64
  %_55 = and i64 %_52, 7
  %_56 = icmp eq i64 %_55, 0
  br i1 %_56, label %bb17, label %panic4

panic3:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b0b7f15f223ab5b9f460e3d364ac2b7b) #7
  unreachable

bb17:                                             ; preds = %bb21
  %_84 = ptrtoint ptr %root to i64
  %_87 = icmp eq i64 %_84, 0
  %_88 = and i1 %_87, true
  %_89 = xor i1 %_88, true
  br i1 %_89, label %bb22, label %panic5

panic4:                                           ; preds = %bb21
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_52, ptr align 8 @alloc_7a0763c13c8fe1d0d06abb6c02188e97) #7
  unreachable

bb22:                                             ; preds = %bb17
  %1 = getelementptr inbounds i8, ptr %root, i64 8
  %_9 = load ptr, ptr %1, align 8
  %_10 = add i32 %level, 1
  call void @pritCodes(ptr %_9, ptr %A, i32 %_10) #8
  br label %bb4

panic5:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7a0763c13c8fe1d0d06abb6c02188e97) #7
  unreachable

bb16:                                             ; preds = %bb4
  %_91 = ptrtoint ptr %root to i64
  %_94 = icmp eq i64 %_91, 0
  %_95 = and i1 %_94, true
  %_96 = xor i1 %_95, true
  br i1 %_96, label %bb23, label %panic7

panic6:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_46, ptr align 8 @alloc_099f67870780589f3a87a983c7d170ce) #7
  unreachable

bb23:                                             ; preds = %bb16
  %2 = getelementptr inbounds i8, ptr %root, i64 16
  %_12 = load ptr, ptr %2, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_11 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc34e05ee60e26fb6E"(ptr %_12) #8
  br i1 %_11, label %bb8, label %bb6

panic7:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_099f67870780589f3a87a983c7d170ce) #7
  unreachable

bb6:                                              ; preds = %bb23
  %_14 = sext i32 %level to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h2093cfe8a0ae10a9E"(ptr %A, i64 %_14, i64 4) #8
  %_0.i = getelementptr inbounds i32, ptr %A, i64 %_14
  %_40 = ptrtoint ptr %_0.i to i64
  %_43 = and i64 %_40, 3
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb15, label %panic8

bb8:                                              ; preds = %bb25, %bb23
  %_18 = call i32 @isLeaf(ptr %root) #8
  %3 = icmp eq i32 %_18, 0
  br i1 %3, label %bb12, label %bb10

bb15:                                             ; preds = %bb6
  %_98 = ptrtoint ptr %_0.i to i64
  %_101 = icmp eq i64 %_98, 0
  %_102 = and i1 %_101, true
  %_103 = xor i1 %_102, true
  br i1 %_103, label %bb24, label %panic9

panic8:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_40, ptr align 8 @alloc_262689c08d8c45bfa498968447b27793) #7
  unreachable

bb24:                                             ; preds = %bb15
  store i32 1, ptr %_0.i, align 4
  %_34 = ptrtoint ptr %root to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb14, label %panic10

panic9:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_262689c08d8c45bfa498968447b27793) #7
  unreachable

bb14:                                             ; preds = %bb24
  %_105 = ptrtoint ptr %root to i64
  %_108 = icmp eq i64 %_105, 0
  %_109 = and i1 %_108, true
  %_110 = xor i1 %_109, true
  br i1 %_110, label %bb25, label %panic11

panic10:                                          ; preds = %bb24
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_28567221d5183c8898a82b5c6f95ecb7) #7
  unreachable

bb25:                                             ; preds = %bb14
  %4 = getelementptr inbounds i8, ptr %root, i64 16
  %_16 = load ptr, ptr %4, align 8
  %_17 = add i32 %level, 1
  call void @pritCodes(ptr %_16, ptr %A, i32 %_17) #8
  br label %bb8

panic11:                                          ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_28567221d5183c8898a82b5c6f95ecb7) #7
  unreachable

bb12:                                             ; preds = %bb26, %bb8
  ret void

bb10:                                             ; preds = %bb8
  %_28 = ptrtoint ptr %root to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb13, label %panic12

bb13:                                             ; preds = %bb10
  %_112 = ptrtoint ptr %root to i64
  %_115 = icmp eq i64 %_112, 0
  %_116 = and i1 %_115, true
  %_117 = xor i1 %_116, true
  br i1 %_117, label %bb26, label %panic13

panic12:                                          ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_37da93f9403409921c0c915a6fa6af5e) #7
  unreachable

bb26:                                             ; preds = %bb13
  %_25 = load i8, ptr %root, align 8
  %_24 = sext i8 %_25 to i32
  %_19 = call i32 (ptr, ...) @printf(ptr @alloc_c6b999c13a732d1f9605ac0835e8e50a, i32 %_24) #8
  call void @printarray(ptr %A, i32 %level) #8
  br label %bb12

panic13:                                          ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_37da93f9403409921c0c915a6fa6af5e) #7
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @HuffmanCodes(ptr %data, ptr %freq, i32 %size) unnamed_addr #2 {
start:
  %A = alloca [120 x i8], align 4
  %root = call ptr @buildHuffmanTree(ptr %data, ptr %freq, i32 %size) #8
  call void @llvm.memset.p0.i64(ptr align 4 %A, i8 0, i64 120, i1 false)
  call void @pritCodes(ptr %root, ptr %A, i32 0) #8
  ret void
}

; core::panicking::panic_const::panic_const_div_by_zero
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const23panic_const_div_by_zero17h167d329a5f43243cE(ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #4

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #4

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; core::panicking::panic_const::panic_const_div_overflow
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8) unnamed_addr #3

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #6

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #4 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #7 = { noreturn nounwind }
attributes #8 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
