Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Reading design: TOP_Memoria_RAM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_Memoria_RAM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_Memoria_RAM"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : TOP_Memoria_RAM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Memoria_RAM.vhd" into library work
Parsing entity <Memoria_RAM>.
Parsing architecture <Behavioral> of entity <memoria_ram>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/Maquina_Memoria_RAM.vhd" into library work
Parsing entity <Maquina_Memoria_RAM>.
Parsing architecture <Behavioral> of entity <maquina_memoria_ram>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/cnt_memoria.vhd" into library work
Parsing entity <cnt_memoria>.
Parsing architecture <Behavioral> of entity <cnt_memoria>.
Parsing VHDL file "/home/pedro/Documents/ISE/RACIMOStorm/TOP_Memoria_RAM.vhd" into library work
Parsing entity <TOP_Memoria_RAM>.
Parsing architecture <Behavioral> of entity <top_memoria_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP_Memoria_RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <Maquina_Memoria_RAM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/pedro/Documents/ISE/RACIMOStorm/Maquina_Memoria_RAM.vhd" Line 119. Case statement is complete. others clause is never selected

Elaborating entity <cnt_memoria> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memoria_RAM> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP_Memoria_RAM>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/TOP_Memoria_RAM.vhd".
INFO:Xst:3210 - "/home/pedro/Documents/ISE/RACIMOStorm/TOP_Memoria_RAM.vhd" line 72: Output port <termino_escritura> of the instance <Inst_Maquina_Memoria_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/Documents/ISE/RACIMOStorm/TOP_Memoria_RAM.vhd" line 72: Output port <sel> of the instance <Inst_Maquina_Memoria_RAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TOP_Memoria_RAM> synthesized.

Synthesizing Unit <Maquina_Memoria_RAM>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Maquina_Memoria_RAM.vhd".
    Found 4-bit register for signal <q_bus>.
    Found finite state machine <FSM_0> for signal <q_bus>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_maquina (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <numero_ter> created at line 36.
    Found 4-bit comparator equal for signal <numero[3]_numero_ter[3]_equal_10_o> created at line 107
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Maquina_Memoria_RAM> synthesized.

Synthesizing Unit <cnt_memoria>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/cnt_memoria.vhd".
    Found 4-bit register for signal <q_bus>.
    Found 4-bit adder for signal <Temp[3]_GND_8_o_add_7_OUT> created at line 44.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_7_OUT<3:0>> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cnt_memoria> synthesized.

Synthesizing Unit <Memoria_RAM>.
    Related source file is "/home/pedro/Documents/ISE/RACIMOStorm/Memoria_RAM.vhd".
    Found 16x12-bit single-port RAM <Mram_Memoria_Temporal> for signal <Memoria_Temporal>.
    Found 12-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <Memoria_RAM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x12-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Registers                                            : 2
 12-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Memoria_RAM>.
INFO:Xst:3231 - The small RAM <Mram_Memoria_Temporal> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_0>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memoria_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <cnt_memoria>.
The following registers are absorbed into accumulator <q_bus>: 1 register on signal <q_bus>.
Unit <cnt_memoria> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x12-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Accumulators                                         : 1
 4-bit updown loadable accumulator                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <q_bus[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 s0         | 0000
 s1         | 0001
 espera1    | 0010
 habi1      | 0011
 desa1      | 0100
 esp_esc    | 0101
 esp_mem    | 0110
 s2         | 0111
 habi2      | 1000
 desa2      | 1001
 senal_fini | 1010
 senal_end  | 1011
------------------------

Optimizing unit <TOP_Memoria_RAM> ...

Optimizing unit <Memoria_RAM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_Memoria_RAM, actual ratio is 0.
FlipFlop Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd1 has been replicated 2 time(s)
FlipFlop Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd2 has been replicated 2 time(s)
FlipFlop Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd3 has been replicated 3 time(s)
FlipFlop Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP_Memoria_RAM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 35
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT5                        : 5
#      LUT6                        : 18
#      MUXF7                       : 4
# FlipFlops/Latches                : 29
#      FDE                         : 12
#      FDR                         : 13
#      FDRE                        : 4
# RAMS                             : 12
#      RAM16X1S                    : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 18
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  11440     0%  
 Number of Slice LUTs:                   43  out of   5720     0%  
    Number used as Logic:                31  out of   5720     0%  
    Number used as Memory:               12  out of   1440     0%  
       Number used as RAM:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:      16  out of     45    35%  
   Number with an unused LUT:             2  out of     45     4%  
   Number of fully used LUT-FF pairs:    27  out of     45    60%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  31  out of    102    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.290ns (Maximum Frequency: 303.911MHz)
   Minimum input arrival time before clock: 3.162ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.290ns (frequency: 303.911MHz)
  Total number of paths / destination ports: 396 / 109
-------------------------------------------------------------------------
Delay:               3.290ns (Levels of Logic = 2)
  Source:            Inst_cnt_memoria/q_bus_3 (FF)
  Destination:       Inst_Memoria_RAM/data_out_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_cnt_memoria/q_bus_3 to Inst_Memoria_RAM/data_out_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.525   1.435  Inst_cnt_memoria/q_bus_3 (Inst_cnt_memoria/q_bus_3)
     RAM16X1S:A3->O        1   0.235   0.682  Inst_Memoria_RAM/Mram_Memoria_Temporal3 (Inst_Memoria_RAM/_n0012<2>)
     LUT6:I5->O            1   0.254   0.000  Inst_Memoria_RAM/data_out_2_dpot (Inst_Memoria_RAM/data_out_2_dpot)
     FDE:D                     0.074          Inst_Memoria_RAM/data_out_2
    ----------------------------------------
    Total                      3.290ns (1.173ns logic, 2.117ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 72 / 38
-------------------------------------------------------------------------
Offset:              3.162ns (Levels of Logic = 3)
  Source:            en_maq (PAD)
  Destination:       Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: en_maq to Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   1.331  en_maq_IBUF (en_maq_IBUF)
     LUT6:I0->O            1   0.254   0.000  Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In3_G (N14)
     MUXF7:I1->O           3   0.175   0.000  Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In3 (Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4-In)
     FDR:D                     0.074          Inst_Maquina_Memoria_RAM/q_bus_FSM_FFd4
    ----------------------------------------
    Total                      3.162ns (1.831ns logic, 1.331ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            Inst_Memoria_RAM/data_out_11 (FF)
  Destination:       memoria_dq_out<11> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Memoria_RAM/data_out_11 to memoria_dq_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  Inst_Memoria_RAM/data_out_11 (Inst_Memoria_RAM/data_out_11)
     OBUF:I->O                 2.912          memoria_dq_out_11_OBUF (memoria_dq_out<11>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.290|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 22.47 secs
 
--> 


Total memory usage is 394212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

