not r0
std r0,r1
ldd r2,r1
inc r1
inc r1