#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 27 10:51:05 2024
# Process ID: 9548
# Current directory: H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/design_1_wrapper.vds
# Journal file: H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 399.582 ; gain = 185.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2658' bound to instance 'design_1_i' of component 'design_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2671]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3160]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:58]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3210]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3239]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3264]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3283]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3290]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_mdm_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3312]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1955]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:174]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:344]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:174]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:451]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1660]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (4#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1660]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1771]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (5#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1771]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (6#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1955]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:535]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:745]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:799]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:827]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:881]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:909]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (7#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:535]
INFO: [Synth 8-3491] module 'design_1_microblaze_1_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_microblaze_1_0_stub.vhdl:5' bound to instance 'microblaze_1' of component 'design_1_microblaze_1_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3509]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_1_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_microblaze_1_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'microblaze_1_local_memory_imp_1PT2J88' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1087]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_1' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1379]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1433]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_1' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_1' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1461]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_lmb_bram_1_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_1_local_memory_imp_1PT2J88' (8#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1087]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3588]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2671]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 438.930 ; gain = 224.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 438.930 ; gain = 224.758
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:344]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_0' instantiated as 'design_1_i/axi_bram_ctrl_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3160]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_timer_0_0' instantiated as 'design_1_i/axi_timer_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3210]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3239]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_blk_mem_gen_0_1' instantiated as 'design_1_i/blk_mem_gen_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3264]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3283]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:745]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_1' instantiated as 'design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1297]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:799]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_1' instantiated as 'design_1_i/microblaze_1_local_memory/dlmb_v10' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1351]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:827]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_1' instantiated as 'design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1379]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:881]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_1' instantiated as 'design_1_i/microblaze_1_local_memory/ilmb_v10' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1433]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:909]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_1' instantiated as 'design_1_i/microblaze_1_local_memory/lmb_bram' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1461]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3290]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_0' instantiated as 'design_1_i/microblaze_0' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3312]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_1_0' instantiated as 'design_1_i/microblaze_1' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3509]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_0_100M_0' instantiated as 'design_1_i/rst_clk_wiz_0_100M' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3588]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [H:/simd_final_test/simd_final/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2553]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_2/design_1_microblaze_1_0_in_context.xdc] for cell 'design_1_i/microblaze_1'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_2/design_1_microblaze_1_0_in_context.xdc] for cell 'design_1_i/microblaze_1'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_5/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_5/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_6/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_6/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_7/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_7/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_8/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_8/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_9/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_9/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_10/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_10/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_11/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/dlmb_v10'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_11/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/dlmb_v10'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_12/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/ilmb_v10'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_12/design_1_ilmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/ilmb_v10'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_13/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_13/design_1_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_14/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_14/design_1_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_15/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/lmb_bram'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_15/design_1_lmb_bram_1_in_context.xdc] for cell 'design_1_i/microblaze_1_local_memory/lmb_bram'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_16/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_16/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_17/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_17/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_18/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_18/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_19/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_19/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_20/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_20/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_21/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_21/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.srcs/constrs_2/new/cons2.xdc]
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.srcs/constrs_2/new/cons2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/simd_final_test/simd_final/project_3/project_3.srcs/constrs_2/new/cons2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 735.309 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_1_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_3/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/.Xil/Vivado-9548-SOE-2307-24/dcp_3/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_1_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_1_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_1_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_1' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_1' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_1_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_1_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0    |         1|
|2     |design_1_axi_timer_0_0        |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_blk_mem_gen_0_1      |         1|
|5     |design_1_clk_wiz_0_0          |         1|
|6     |design_1_mdm_1_0              |         1|
|7     |design_1_microblaze_0_0       |         1|
|8     |design_1_xbar_0               |         1|
|9     |design_1_auto_pc_0            |         1|
|10    |design_1_microblaze_1_0       |         1|
|11    |design_1_rst_clk_wiz_0_100M_0 |         1|
|12    |design_1_dlmb_bram_if_cntlr_0 |         1|
|13    |design_1_dlmb_v10_0           |         1|
|14    |design_1_ilmb_bram_if_cntlr_0 |         1|
|15    |design_1_ilmb_v10_0           |         1|
|16    |design_1_lmb_bram_0           |         1|
|17    |design_1_dlmb_bram_if_cntlr_1 |         1|
|18    |design_1_dlmb_v10_1           |         1|
|19    |design_1_ilmb_bram_if_cntlr_1 |         1|
|20    |design_1_ilmb_v10_1           |         1|
|21    |design_1_lmb_bram_1           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_auto_pc_0_bbox            |     1|
|2     |design_1_axi_bram_ctrl_0_0_bbox    |     1|
|3     |design_1_axi_timer_0_0_bbox        |     1|
|4     |design_1_axi_uartlite_0_0_bbox     |     1|
|5     |design_1_blk_mem_gen_0_1_bbox      |     1|
|6     |design_1_clk_wiz_0_0_bbox          |     1|
|7     |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|8     |design_1_dlmb_bram_if_cntlr_1_bbox |     1|
|9     |design_1_dlmb_v10_0_bbox           |     1|
|10    |design_1_dlmb_v10_1_bbox           |     1|
|11    |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|12    |design_1_ilmb_bram_if_cntlr_1_bbox |     1|
|13    |design_1_ilmb_v10_0_bbox           |     1|
|14    |design_1_ilmb_v10_1_bbox           |     1|
|15    |design_1_lmb_bram_0_bbox           |     1|
|16    |design_1_lmb_bram_1_bbox           |     1|
|17    |design_1_mdm_1_0_bbox              |     1|
|18    |design_1_microblaze_0_0_bbox       |     1|
|19    |design_1_microblaze_1_0_bbox       |     1|
|20    |design_1_rst_clk_wiz_0_100M_0_bbox |     1|
|21    |design_1_xbar_0_bbox               |     1|
|22    |IBUF                               |     2|
|23    |OBUF                               |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2347|
|2     |  design_1_i                  |design_1                              |  2344|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   582|
|4     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   167|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
|6     |    microblaze_1_local_memory |microblaze_1_local_memory_imp_1PT2J88 |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 735.309 ; gain = 114.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 735.309 ; gain = 521.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 735.309 ; gain = 418.172
INFO: [Common 17-1381] The checkpoint 'H:/simd_final_test/simd_final/project_3/project_3.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 735.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 10:52:07 2024...
