--
--	Conversion of Final Code.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Sep 15 15:56:02 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \PWM_L:PWMUDB:km_run\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_572 : bit;
SIGNAL one : bit;
SIGNAL \PWM_L:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_L:PWMUDB:control_7\ : bit;
SIGNAL \PWM_L:PWMUDB:control_6\ : bit;
SIGNAL \PWM_L:PWMUDB:control_5\ : bit;
SIGNAL \PWM_L:PWMUDB:control_4\ : bit;
SIGNAL \PWM_L:PWMUDB:control_3\ : bit;
SIGNAL \PWM_L:PWMUDB:control_2\ : bit;
SIGNAL \PWM_L:PWMUDB:control_1\ : bit;
SIGNAL \PWM_L:PWMUDB:control_0\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_L:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_L:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_L:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_L:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_L:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_L:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_L:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_L:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_L:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_L:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_L:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_L:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_L:PWMUDB:reset\ : bit;
SIGNAL \PWM_L:PWMUDB:status_6\ : bit;
SIGNAL \PWM_L:PWMUDB:status_5\ : bit;
SIGNAL \PWM_L:PWMUDB:status_4\ : bit;
SIGNAL \PWM_L:PWMUDB:status_3\ : bit;
SIGNAL \PWM_L:PWMUDB:status_2\ : bit;
SIGNAL \PWM_L:PWMUDB:status_1\ : bit;
SIGNAL \PWM_L:PWMUDB:status_0\ : bit;
SIGNAL \PWM_L:Net_55\ : bit;
SIGNAL \PWM_L:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_L:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_L:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_L:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_L:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_L:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_L:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_L:PWMUDB:nc2\ : bit;
SIGNAL \PWM_L:PWMUDB:nc3\ : bit;
SIGNAL \PWM_L:PWMUDB:nc1\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:nc4\ : bit;
SIGNAL \PWM_L:PWMUDB:nc5\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:nc6\ : bit;
SIGNAL \PWM_L:PWMUDB:nc7\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_L:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_L:PWMUDB:compare1\ : bit;
SIGNAL \PWM_L:PWMUDB:compare2\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_L:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_L:Net_101\ : bit;
SIGNAL \PWM_L:Net_96\ : bit;
SIGNAL Net_613 : bit;
SIGNAL Net_614 : bit;
SIGNAL \PWM_L:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_263 : bit;
SIGNAL Net_615 : bit;
SIGNAL Net_612 : bit;
SIGNAL \PWM_L:Net_113\ : bit;
SIGNAL \PWM_L:Net_107\ : bit;
SIGNAL \PWM_L:Net_114\ : bit;
SIGNAL \PWM_R:PWMUDB:km_run\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_R:PWMUDB:control_7\ : bit;
SIGNAL \PWM_R:PWMUDB:control_6\ : bit;
SIGNAL \PWM_R:PWMUDB:control_5\ : bit;
SIGNAL \PWM_R:PWMUDB:control_4\ : bit;
SIGNAL \PWM_R:PWMUDB:control_3\ : bit;
SIGNAL \PWM_R:PWMUDB:control_2\ : bit;
SIGNAL \PWM_R:PWMUDB:control_1\ : bit;
SIGNAL \PWM_R:PWMUDB:control_0\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_R:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_R:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_R:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_R:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_R:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_R:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_R:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_R:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_R:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_R:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_R:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_R:PWMUDB:reset\ : bit;
SIGNAL \PWM_R:PWMUDB:status_6\ : bit;
SIGNAL \PWM_R:PWMUDB:status_5\ : bit;
SIGNAL \PWM_R:PWMUDB:status_4\ : bit;
SIGNAL \PWM_R:PWMUDB:status_3\ : bit;
SIGNAL \PWM_R:PWMUDB:status_2\ : bit;
SIGNAL \PWM_R:PWMUDB:status_1\ : bit;
SIGNAL \PWM_R:PWMUDB:status_0\ : bit;
SIGNAL \PWM_R:Net_55\ : bit;
SIGNAL \PWM_R:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_R:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_R:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_R:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_R:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_R:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_R:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_R:PWMUDB:nc2\ : bit;
SIGNAL \PWM_R:PWMUDB:nc3\ : bit;
SIGNAL \PWM_R:PWMUDB:nc1\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:nc4\ : bit;
SIGNAL \PWM_R:PWMUDB:nc5\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:nc6\ : bit;
SIGNAL \PWM_R:PWMUDB:nc7\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_R:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_R:PWMUDB:compare1\ : bit;
SIGNAL \PWM_R:PWMUDB:compare2\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_R:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_R:Net_101\ : bit;
SIGNAL \PWM_R:Net_96\ : bit;
SIGNAL Net_490 : bit;
SIGNAL Net_491 : bit;
SIGNAL \PWM_R:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_297 : bit;
SIGNAL Net_492 : bit;
SIGNAL Net_489 : bit;
SIGNAL \PWM_R:Net_113\ : bit;
SIGNAL \PWM_R:Net_107\ : bit;
SIGNAL \PWM_R:Net_114\ : bit;
SIGNAL \Direction_L:clk\ : bit;
SIGNAL \Direction_L:rst\ : bit;
SIGNAL Net_443 : bit;
SIGNAL \Direction_L:control_out_0\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \Direction_L:control_out_1\ : bit;
SIGNAL Net_100 : bit;
SIGNAL \Direction_L:control_out_2\ : bit;
SIGNAL Net_101 : bit;
SIGNAL \Direction_L:control_out_3\ : bit;
SIGNAL Net_103 : bit;
SIGNAL \Direction_L:control_out_4\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \Direction_L:control_out_5\ : bit;
SIGNAL Net_105 : bit;
SIGNAL \Direction_L:control_out_6\ : bit;
SIGNAL Net_106 : bit;
SIGNAL \Direction_L:control_out_7\ : bit;
SIGNAL \Direction_L:control_7\ : bit;
SIGNAL \Direction_L:control_6\ : bit;
SIGNAL \Direction_L:control_5\ : bit;
SIGNAL \Direction_L:control_4\ : bit;
SIGNAL \Direction_L:control_3\ : bit;
SIGNAL \Direction_L:control_2\ : bit;
SIGNAL \Direction_L:control_1\ : bit;
SIGNAL \Direction_L:control_0\ : bit;
SIGNAL \Direction_R:clk\ : bit;
SIGNAL \Direction_R:rst\ : bit;
SIGNAL Net_472 : bit;
SIGNAL \Direction_R:control_out_0\ : bit;
SIGNAL Net_165 : bit;
SIGNAL \Direction_R:control_out_1\ : bit;
SIGNAL Net_166 : bit;
SIGNAL \Direction_R:control_out_2\ : bit;
SIGNAL Net_167 : bit;
SIGNAL \Direction_R:control_out_3\ : bit;
SIGNAL Net_169 : bit;
SIGNAL \Direction_R:control_out_4\ : bit;
SIGNAL Net_170 : bit;
SIGNAL \Direction_R:control_out_5\ : bit;
SIGNAL Net_171 : bit;
SIGNAL \Direction_R:control_out_6\ : bit;
SIGNAL Net_172 : bit;
SIGNAL \Direction_R:control_out_7\ : bit;
SIGNAL \Direction_R:control_7\ : bit;
SIGNAL \Direction_R:control_6\ : bit;
SIGNAL \Direction_R:control_5\ : bit;
SIGNAL \Direction_R:control_4\ : bit;
SIGNAL \Direction_R:control_3\ : bit;
SIGNAL \Direction_R:control_2\ : bit;
SIGNAL \Direction_R:control_1\ : bit;
SIGNAL \Direction_R:control_0\ : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_259 : bit;
SIGNAL Net_260 : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL Net_293 : bit;
SIGNAL Net_625 : bit;
SIGNAL tmpOE__Motor_L_1_net_0 : bit;
SIGNAL tmpFB_0__Motor_L_1_net_0 : bit;
SIGNAL tmpIO_0__Motor_L_1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_L_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_L_1_net_0 : bit;
SIGNAL tmpOE__Motor_L_2_net_0 : bit;
SIGNAL tmpFB_0__Motor_L_2_net_0 : bit;
SIGNAL tmpIO_0__Motor_L_2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_L_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_L_2_net_0 : bit;
SIGNAL tmpOE__Motor_R_1_net_0 : bit;
SIGNAL tmpFB_0__Motor_R_1_net_0 : bit;
SIGNAL tmpIO_0__Motor_R_1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_R_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_R_1_net_0 : bit;
SIGNAL tmpOE__Motor_R_2_net_0 : bit;
SIGNAL tmpFB_0__Motor_R_2_net_0 : bit;
SIGNAL tmpIO_0__Motor_R_2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_R_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_R_2_net_0 : bit;
SIGNAL \QuadDec_L:Net_1129\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_L:Net_1275\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_L:Net_1251\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_L:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_L:Net_1260\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_L:Net_1264\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_L:Net_1203\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_L:Net_1290\ : bit;
SIGNAL \QuadDec_L:bQuadDec:sync_clock\ : bit;
SIGNAL Net_533 : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_L:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_L:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_534 : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_L:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_L:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_L:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_L:Net_1232\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_L:bQuadDec:error\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_L:Net_530\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_L:Net_611\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_L:bQuadDec:status_6\ : bit;
SIGNAL Net_537 : bit;
SIGNAL \QuadDec_L:Net_1151\ : bit;
SIGNAL \QuadDec_L:Net_1248\ : bit;
SIGNAL \QuadDec_L:Net_1229\ : bit;
SIGNAL \QuadDec_L:Net_1272\ : bit;
SIGNAL \QuadDec_L:Net_1287\ : bit;
SIGNAL \QuadDec_R:Net_1129\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_R:Net_1275\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_R:Net_1251\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_R:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_R:Net_1260\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_R:Net_1264\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_R:Net_1203\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_R:Net_1290\ : bit;
SIGNAL \QuadDec_R:bQuadDec:sync_clock\ : bit;
SIGNAL Net_566 : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_R:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_R:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_567 : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_R:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_R:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_R:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_R:Net_1232\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_R:bQuadDec:error\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_R:Net_530\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_R:Net_611\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_R:bQuadDec:status_6\ : bit;
SIGNAL Net_570 : bit;
SIGNAL \QuadDec_R:Net_1151\ : bit;
SIGNAL \QuadDec_R:Net_1248\ : bit;
SIGNAL \QuadDec_R:Net_1229\ : bit;
SIGNAL \QuadDec_R:Net_1272\ : bit;
SIGNAL \QuadDec_R:Net_1287\ : bit;
SIGNAL tmpOE__Phase_L_A_net_0 : bit;
SIGNAL tmpIO_0__Phase_L_A_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_L_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_L_A_net_0 : bit;
SIGNAL tmpOE__Phase_L_B_net_0 : bit;
SIGNAL tmpIO_0__Phase_L_B_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_L_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_L_B_net_0 : bit;
SIGNAL tmpOE__Phase_R_A_net_0 : bit;
SIGNAL tmpIO_0__Phase_R_A_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_R_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_R_A_net_0 : bit;
SIGNAL tmpOE__Phase_R_B_net_0 : bit;
SIGNAL tmpIO_0__Phase_R_B_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_R_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_R_B_net_0 : bit;
TERMINAL Net_626 : bit;
TERMINAL Net_1132 : bit;
SIGNAL \TIA:Net_37\ : bit;
SIGNAL \TIA:Net_52\ : bit;
SIGNAL \TIA:Net_38\ : bit;
SIGNAL \TIA:Net_39\ : bit;
SIGNAL \TIA:Net_60\ : bit;
TERMINAL Net_1135 : bit;
SIGNAL tmpOE__Red_Pin_net_0 : bit;
SIGNAL tmpFB_0__Red_Pin_net_0 : bit;
SIGNAL tmpIO_0__Red_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Red_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Red_Pin_net_0 : bit;
SIGNAL tmpOE__Green_Pin_net_0 : bit;
SIGNAL tmpFB_0__Green_Pin_net_0 : bit;
SIGNAL tmpIO_0__Green_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Green_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Green_Pin_net_0 : bit;
SIGNAL tmpOE__Blue_Pin_net_0 : bit;
SIGNAL tmpFB_0__Blue_Pin_net_0 : bit;
SIGNAL tmpIO_0__Blue_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Blue_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Blue_Pin_net_0 : bit;
SIGNAL tmpOE__PD_net_0 : bit;
SIGNAL tmpFB_0__PD_net_0 : bit;
SIGNAL tmpIO_0__PD_net_0 : bit;
TERMINAL tmpSIOVREF__PD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PD_net_0 : bit;
SIGNAL \IDAC8:Net_125\ : bit;
SIGNAL \IDAC8:Net_158\ : bit;
SIGNAL \IDAC8:Net_123\ : bit;
TERMINAL \IDAC8:Net_124\ : bit;
SIGNAL \IDAC8:Net_157\ : bit;
SIGNAL \IDAC8:Net_194\ : bit;
SIGNAL \IDAC8:Net_195\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
TERMINAL Net_631 : bit;
SIGNAL Net_633 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \UTimer:Net_260\ : bit;
SIGNAL \UTimer:Net_266\ : bit;
SIGNAL Net_511 : bit;
SIGNAL \UTimer:Net_51\ : bit;
SIGNAL \UTimer:Net_261\ : bit;
SIGNAL \UTimer:Net_57\ : bit;
SIGNAL Net_637 : bit;
SIGNAL Net_642 : bit;
SIGNAL \UTimer:Net_102\ : bit;
SIGNAL Net_638 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_505_1 : bit;
SIGNAL Net_505_0 : bit;
SIGNAL Net_643 : bit;
SIGNAL Net_644 : bit;
SIGNAL Net_645 : bit;
SIGNAL Net_646 : bit;
SIGNAL \demux_3:tmp__demux_3_0_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_1_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_2_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_3_reg\ : bit;
SIGNAL Net_647 : bit;
SIGNAL Net_648 : bit;
SIGNAL Net_649 : bit;
SIGNAL Net_650 : bit;
SIGNAL \Trigger:clk\ : bit;
SIGNAL \Trigger:rst\ : bit;
SIGNAL \Trigger:control_out_0\ : bit;
SIGNAL Net_651 : bit;
SIGNAL \Trigger:control_out_1\ : bit;
SIGNAL Net_652 : bit;
SIGNAL \Trigger:control_out_2\ : bit;
SIGNAL Net_653 : bit;
SIGNAL \Trigger:control_out_3\ : bit;
SIGNAL Net_654 : bit;
SIGNAL \Trigger:control_out_4\ : bit;
SIGNAL Net_655 : bit;
SIGNAL \Trigger:control_out_5\ : bit;
SIGNAL Net_656 : bit;
SIGNAL \Trigger:control_out_6\ : bit;
SIGNAL Net_657 : bit;
SIGNAL \Trigger:control_out_7\ : bit;
SIGNAL \Trigger:control_7\ : bit;
SIGNAL \Trigger:control_6\ : bit;
SIGNAL \Trigger:control_5\ : bit;
SIGNAL \Trigger:control_4\ : bit;
SIGNAL \Trigger:control_3\ : bit;
SIGNAL \Trigger:control_2\ : bit;
SIGNAL \Trigger:control_1\ : bit;
SIGNAL \Trigger:control_0\ : bit;
SIGNAL \USelect:clk\ : bit;
SIGNAL \USelect:rst\ : bit;
SIGNAL \USelect:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \USelect:control_bus_7\:SIGNAL IS 2;
SIGNAL \USelect:control_out_7\ : bit;
SIGNAL \USelect:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \USelect:control_bus_6\:SIGNAL IS 2;
SIGNAL \USelect:control_out_6\ : bit;
SIGNAL \USelect:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \USelect:control_bus_5\:SIGNAL IS 2;
SIGNAL \USelect:control_out_5\ : bit;
SIGNAL \USelect:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \USelect:control_bus_4\:SIGNAL IS 2;
SIGNAL \USelect:control_out_4\ : bit;
SIGNAL \USelect:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \USelect:control_bus_3\:SIGNAL IS 2;
SIGNAL \USelect:control_out_3\ : bit;
SIGNAL \USelect:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \USelect:control_bus_2\:SIGNAL IS 2;
SIGNAL \USelect:control_out_2\ : bit;
SIGNAL \USelect:control_out_1\ : bit;
SIGNAL \USelect:control_out_0\ : bit;
SIGNAL \USelect:control_7\ : bit;
SIGNAL \USelect:control_6\ : bit;
SIGNAL \USelect:control_5\ : bit;
SIGNAL \USelect:control_4\ : bit;
SIGNAL \USelect:control_3\ : bit;
SIGNAL \USelect:control_2\ : bit;
SIGNAL \USelect:control_1\ : bit;
SIGNAL \USelect:control_0\ : bit;
SIGNAL tmpOE__Echo0_net_0 : bit;
SIGNAL tmpIO_0__Echo0_net_0 : bit;
TERMINAL tmpSIOVREF__Echo0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo0_net_0 : bit;
SIGNAL tmpOE__Echo1_net_0 : bit;
SIGNAL tmpIO_0__Echo1_net_0 : bit;
TERMINAL tmpSIOVREF__Echo1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo1_net_0 : bit;
SIGNAL tmpOE__Echo2_net_0 : bit;
SIGNAL tmpIO_0__Echo2_net_0 : bit;
TERMINAL tmpSIOVREF__Echo2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo2_net_0 : bit;
SIGNAL tmpOE__Echo3_net_0 : bit;
SIGNAL tmpIO_0__Echo3_net_0 : bit;
TERMINAL tmpSIOVREF__Echo3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo3_net_0 : bit;
SIGNAL tmpOE__Trigger3_net_0 : bit;
SIGNAL tmpFB_0__Trigger3_net_0 : bit;
SIGNAL tmpIO_0__Trigger3_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger3_net_0 : bit;
SIGNAL tmpOE__Trigger2_net_0 : bit;
SIGNAL tmpFB_0__Trigger2_net_0 : bit;
SIGNAL tmpIO_0__Trigger2_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger2_net_0 : bit;
SIGNAL tmpOE__Trigger1_net_0 : bit;
SIGNAL tmpFB_0__Trigger1_net_0 : bit;
SIGNAL tmpIO_0__Trigger1_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger1_net_0 : bit;
SIGNAL tmpOE__Trigger0_net_0 : bit;
SIGNAL tmpFB_0__Trigger0_net_0 : bit;
SIGNAL tmpIO_0__Trigger0_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger0_net_0 : bit;
SIGNAL \Echo:status_0\ : bit;
SIGNAL \Echo:status_1\ : bit;
SIGNAL \Echo:status_2\ : bit;
SIGNAL \Echo:status_3\ : bit;
SIGNAL \Echo:status_4\ : bit;
SIGNAL \Echo:status_5\ : bit;
SIGNAL \Echo:status_6\ : bit;
SIGNAL \Echo:status_7\ : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2363 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_686 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_687 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_683 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_2365 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_682 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Flag_net_0 : bit;
SIGNAL tmpFB_0__Flag_net_0 : bit;
SIGNAL tmpIO_0__Flag_net_0 : bit;
TERMINAL tmpSIOVREF__Flag_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Flag_net_0 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL \PWM_L:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_L:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_R:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \QuadDec_L:Net_1251\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_L:Net_1203\\D\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_L:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_L:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDec_R:Net_1251\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_R:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_R:Net_1203\\D\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_R:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_R:bQuadDec:state_0\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_683D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_L:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_L:PWMUDB:tc_i\);

\PWM_L:PWMUDB:dith_count_1\\D\ <= ((not \PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:tc_i\ and \PWM_L:PWMUDB:dith_count_0\)
	OR (not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:dith_count_1\)
	OR (not \PWM_L:PWMUDB:tc_i\ and \PWM_L:PWMUDB:dith_count_1\));

\PWM_L:PWMUDB:dith_count_0\\D\ <= ((not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:tc_i\)
	OR (not \PWM_L:PWMUDB:tc_i\ and \PWM_L:PWMUDB:dith_count_0\));

\PWM_L:PWMUDB:cmp1_status\ <= ((not \PWM_L:PWMUDB:prevCompare1\ and \PWM_L:PWMUDB:cmp1_less\));

\PWM_L:PWMUDB:status_2\ <= ((\PWM_L:PWMUDB:runmode_enable\ and \PWM_L:PWMUDB:tc_i\));

\PWM_L:PWMUDB:pwm_i\ <= ((\PWM_L:PWMUDB:runmode_enable\ and \PWM_L:PWMUDB:cmp1_less\));

\PWM_R:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_R:PWMUDB:tc_i\);

\PWM_R:PWMUDB:dith_count_1\\D\ <= ((not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:tc_i\ and \PWM_R:PWMUDB:dith_count_0\)
	OR (not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:tc_i\ and \PWM_R:PWMUDB:dith_count_1\));

\PWM_R:PWMUDB:dith_count_0\\D\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:tc_i\)
	OR (not \PWM_R:PWMUDB:tc_i\ and \PWM_R:PWMUDB:dith_count_0\));

\PWM_R:PWMUDB:cmp1_status\ <= ((not \PWM_R:PWMUDB:prevCompare1\ and \PWM_R:PWMUDB:cmp1_less\));

\PWM_R:PWMUDB:status_2\ <= ((\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:tc_i\));

\PWM_R:PWMUDB:pwm_i\ <= ((\PWM_R:PWMUDB:runmode_enable\ and \PWM_R:PWMUDB:cmp1_less\));

Net_259 <= ((not Net_443 and Net_263));

Net_260 <= ((Net_263 and Net_443));

Net_293 <= ((not Net_472 and Net_297));

Net_625 <= ((Net_297 and Net_472));

\QuadDec_L:Cnt16:CounterUDB:reload\ <= (\QuadDec_L:Cnt16:CounterUDB:overflow\
	OR \QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Net_1260\);

\QuadDec_L:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_L:Cnt16:CounterUDB:prevCompare\ and \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_L:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_L:Cnt16:CounterUDB:overflow\));

\QuadDec_L:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_L:Cnt16:CounterUDB:status_1\));

\QuadDec_L:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_L:Cnt16:CounterUDB:control_7\ and \QuadDec_L:Net_1203\));

\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

\QuadDec_L:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_L:bQuadDec:quad_A_delayed_0\ and \QuadDec_L:bQuadDec:quad_A_delayed_1\ and \QuadDec_L:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_L:bQuadDec:quad_A_delayed_2\ and \QuadDec_L:bQuadDec:quad_A_filt\)
	OR (\QuadDec_L:bQuadDec:quad_A_delayed_1\ and \QuadDec_L:bQuadDec:quad_A_filt\)
	OR (\QuadDec_L:bQuadDec:quad_A_delayed_0\ and \QuadDec_L:bQuadDec:quad_A_filt\));

\QuadDec_L:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_L:bQuadDec:quad_B_delayed_0\ and \QuadDec_L:bQuadDec:quad_B_delayed_1\ and \QuadDec_L:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_L:bQuadDec:quad_B_delayed_2\ and \QuadDec_L:bQuadDec:quad_B_filt\)
	OR (\QuadDec_L:bQuadDec:quad_B_delayed_1\ and \QuadDec_L:bQuadDec:quad_B_filt\)
	OR (\QuadDec_L:bQuadDec:quad_B_delayed_0\ and \QuadDec_L:bQuadDec:quad_B_filt\));

\QuadDec_L:bQuadDec:state_3\\D\ <= ((not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_1\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:quad_B_filt\));

\QuadDec_L:bQuadDec:state_2\\D\ <= ((\QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:state_0\)
	OR (\QuadDec_L:Net_1260\ and \QuadDec_L:bQuadDec:state_0\)
	OR (\QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:state_1\)
	OR (\QuadDec_L:Net_1260\ and \QuadDec_L:bQuadDec:state_1\)
	OR (\QuadDec_L:Net_1260\ and \QuadDec_L:bQuadDec:error\));

\QuadDec_L:bQuadDec:state_1\\D\ <= ((not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:error\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:state_1\));

\QuadDec_L:bQuadDec:state_0\\D\ <= ((not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:error\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_1\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_0\));

\QuadDec_L:Net_1251\\D\ <= ((not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:state_1\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:Net_1251\ and \QuadDec_L:bQuadDec:error\)
	OR (not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:Net_1251\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:Net_1251\ and \QuadDec_L:bQuadDec:state_1\)
	OR (not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:Net_1251\ and \QuadDec_L:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:Net_1251\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:Net_1251\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:Net_1251\ and \QuadDec_L:bQuadDec:quad_B_filt\));

\QuadDec_L:Net_1203\\D\ <= ((not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:Net_1203\ and \QuadDec_L:bQuadDec:error\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:state_1\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_1\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:Net_1260\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and \QuadDec_L:bQuadDec:quad_A_filt\ and \QuadDec_L:bQuadDec:quad_B_filt\ and \QuadDec_L:bQuadDec:state_0\)
	OR (not \QuadDec_L:bQuadDec:quad_B_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_L:bQuadDec:quad_A_filt\ and not \QuadDec_L:bQuadDec:error\ and not \QuadDec_L:bQuadDec:state_1\ and not \QuadDec_L:bQuadDec:state_0\ and \QuadDec_L:bQuadDec:quad_B_filt\));

\QuadDec_L:Net_530\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\ and \QuadDec_L:Net_1251\));

\QuadDec_L:Net_611\ <= ((not \QuadDec_L:Net_1251\ and not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

\QuadDec_R:Cnt16:CounterUDB:reload\ <= (\QuadDec_R:Cnt16:CounterUDB:overflow\
	OR \QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Net_1260\);

\QuadDec_R:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_R:Cnt16:CounterUDB:prevCompare\ and \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_R:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_R:Cnt16:CounterUDB:overflow\));

\QuadDec_R:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_R:Cnt16:CounterUDB:status_1\));

\QuadDec_R:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_R:Cnt16:CounterUDB:control_7\ and \QuadDec_R:Net_1203\));

\QuadDec_R:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Cnt16:CounterUDB:overflow\);

\QuadDec_R:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_R:bQuadDec:quad_A_delayed_0\ and \QuadDec_R:bQuadDec:quad_A_delayed_1\ and \QuadDec_R:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_R:bQuadDec:quad_A_delayed_2\ and \QuadDec_R:bQuadDec:quad_A_filt\)
	OR (\QuadDec_R:bQuadDec:quad_A_delayed_1\ and \QuadDec_R:bQuadDec:quad_A_filt\)
	OR (\QuadDec_R:bQuadDec:quad_A_delayed_0\ and \QuadDec_R:bQuadDec:quad_A_filt\));

\QuadDec_R:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_R:bQuadDec:quad_B_delayed_0\ and \QuadDec_R:bQuadDec:quad_B_delayed_1\ and \QuadDec_R:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_R:bQuadDec:quad_B_delayed_2\ and \QuadDec_R:bQuadDec:quad_B_filt\)
	OR (\QuadDec_R:bQuadDec:quad_B_delayed_1\ and \QuadDec_R:bQuadDec:quad_B_filt\)
	OR (\QuadDec_R:bQuadDec:quad_B_delayed_0\ and \QuadDec_R:bQuadDec:quad_B_filt\));

\QuadDec_R:bQuadDec:state_3\\D\ <= ((not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_1\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:quad_B_filt\));

\QuadDec_R:bQuadDec:state_2\\D\ <= ((\QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:state_0\)
	OR (\QuadDec_R:Net_1260\ and \QuadDec_R:bQuadDec:state_0\)
	OR (\QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:state_1\)
	OR (\QuadDec_R:Net_1260\ and \QuadDec_R:bQuadDec:state_1\)
	OR (\QuadDec_R:Net_1260\ and \QuadDec_R:bQuadDec:error\));

\QuadDec_R:bQuadDec:state_1\\D\ <= ((not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:error\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:state_1\));

\QuadDec_R:bQuadDec:state_0\\D\ <= ((not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:error\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_1\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_0\));

\QuadDec_R:Net_1251\\D\ <= ((not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:state_1\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:Net_1251\ and \QuadDec_R:bQuadDec:error\)
	OR (not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:Net_1251\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:Net_1251\ and \QuadDec_R:bQuadDec:state_1\)
	OR (not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:Net_1251\ and \QuadDec_R:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:Net_1251\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:Net_1251\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:Net_1251\ and \QuadDec_R:bQuadDec:quad_B_filt\));

\QuadDec_R:Net_1203\\D\ <= ((not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:Net_1203\ and \QuadDec_R:bQuadDec:error\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:state_1\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_1\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:Net_1260\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and \QuadDec_R:bQuadDec:quad_A_filt\ and \QuadDec_R:bQuadDec:quad_B_filt\ and \QuadDec_R:bQuadDec:state_0\)
	OR (not \QuadDec_R:bQuadDec:quad_B_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_R:bQuadDec:quad_A_filt\ and not \QuadDec_R:bQuadDec:error\ and not \QuadDec_R:bQuadDec:state_1\ and not \QuadDec_R:bQuadDec:state_0\ and \QuadDec_R:bQuadDec:quad_B_filt\));

\QuadDec_R:Net_530\ <= ((not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\ and \QuadDec_R:Net_1251\));

\QuadDec_R:Net_611\ <= ((not \QuadDec_R:Net_1251\ and not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\));

Net_638 <= ((Net_505_1 and Net_505_0 and Net_646)
	OR (not Net_505_0 and Net_505_1 and Net_645)
	OR (not Net_505_1 and Net_505_0 and Net_644)
	OR (not Net_505_1 and not Net_505_0 and Net_643));

Net_647 <= ((not Net_505_1 and not Net_505_0 and Net_511));

Net_648 <= ((not Net_505_1 and Net_511 and Net_505_0));

Net_649 <= ((not Net_505_0 and Net_511 and Net_505_1));

Net_650 <= ((Net_511 and Net_505_1 and Net_505_0));

Net_2363 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_683D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_2365 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_2365 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_2365)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_2365 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_2365 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_2365 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_2365 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_2365 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_2365));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\PWM_L:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\PWM_L:PWMUDB:ClockOutFromEnBlock\);
\PWM_L:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_L:PWMUDB:control_7\, \PWM_L:PWMUDB:control_6\, \PWM_L:PWMUDB:control_5\, \PWM_L:PWMUDB:control_4\,
			\PWM_L:PWMUDB:control_3\, \PWM_L:PWMUDB:control_2\, \PWM_L:PWMUDB:control_1\, \PWM_L:PWMUDB:control_0\));
\PWM_L:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_L:PWMUDB:status_5\, zero, \PWM_L:PWMUDB:status_3\,
			\PWM_L:PWMUDB:status_2\, \PWM_L:PWMUDB:status_1\, \PWM_L:PWMUDB:status_0\),
		interrupt=>\PWM_L:Net_55\);
\PWM_L:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_L:PWMUDB:tc_i\, \PWM_L:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_L:PWMUDB:nc2\,
		cl0=>\PWM_L:PWMUDB:nc3\,
		z0=>\PWM_L:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_L:PWMUDB:nc4\,
		cl1=>\PWM_L:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_L:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_L:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_L:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_L:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_L:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_L:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_L:PWMUDB:sP16:pwmdp:cap_1\, \PWM_L:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_L:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_L:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_L:PWMUDB:tc_i\, \PWM_L:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_L:PWMUDB:cmp1_eq\,
		cl0=>\PWM_L:PWMUDB:cmp1_less\,
		z0=>\PWM_L:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_L:PWMUDB:cmp2_eq\,
		cl1=>\PWM_L:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_L:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_L:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_L:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_L:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_L:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_L:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_L:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_L:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_L:PWMUDB:sP16:pwmdp:cap_1\, \PWM_L:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_L:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_R:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\PWM_R:PWMUDB:ClockOutFromEnBlock\);
\PWM_R:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_R:PWMUDB:control_7\, \PWM_R:PWMUDB:control_6\, \PWM_R:PWMUDB:control_5\, \PWM_R:PWMUDB:control_4\,
			\PWM_R:PWMUDB:control_3\, \PWM_R:PWMUDB:control_2\, \PWM_R:PWMUDB:control_1\, \PWM_R:PWMUDB:control_0\));
\PWM_R:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_R:PWMUDB:status_5\, zero, \PWM_R:PWMUDB:status_3\,
			\PWM_R:PWMUDB:status_2\, \PWM_R:PWMUDB:status_1\, \PWM_R:PWMUDB:status_0\),
		interrupt=>\PWM_R:Net_55\);
\PWM_R:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_R:PWMUDB:tc_i\, \PWM_R:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_R:PWMUDB:nc2\,
		cl0=>\PWM_R:PWMUDB:nc3\,
		z0=>\PWM_R:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_R:PWMUDB:nc4\,
		cl1=>\PWM_R:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_R:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_R:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_R:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_R:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_R:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_R:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_R:PWMUDB:sP16:pwmdp:cap_1\, \PWM_R:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_R:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_R:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_R:PWMUDB:tc_i\, \PWM_R:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_R:PWMUDB:cmp1_eq\,
		cl0=>\PWM_R:PWMUDB:cmp1_less\,
		z0=>\PWM_R:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_R:PWMUDB:cmp2_eq\,
		cl1=>\PWM_R:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_R:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_R:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_R:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_R:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_R:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_R:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_R:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_R:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_R:PWMUDB:sP16:pwmdp:cap_1\, \PWM_R:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_R:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Direction_L:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Direction_L:control_7\, \Direction_L:control_6\, \Direction_L:control_5\, \Direction_L:control_4\,
			\Direction_L:control_3\, \Direction_L:control_2\, \Direction_L:control_1\, Net_443));
\Direction_R:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Direction_R:control_7\, \Direction_R:control_6\, \Direction_R:control_5\, \Direction_R:control_4\,
			\Direction_R:control_3\, \Direction_R:control_2\, \Direction_R:control_1\, Net_472));
Motor_L_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_259,
		fb=>(tmpFB_0__Motor_L_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_L_1_net_0),
		siovref=>(tmpSIOVREF__Motor_L_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_L_1_net_0);
Motor_L_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"60f63c55-082f-482b-bc7b-e1cf49bd5617",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_260,
		fb=>(tmpFB_0__Motor_L_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_L_2_net_0),
		siovref=>(tmpSIOVREF__Motor_L_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_L_2_net_0);
Motor_R_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca62dd9e-1df0-401f-a547-ce774e27db04",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_293,
		fb=>(tmpFB_0__Motor_R_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_R_1_net_0),
		siovref=>(tmpSIOVREF__Motor_R_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_R_1_net_0);
Motor_R_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d969b95e-0479-4ea3-af9e-db8b61878c01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_625,
		fb=>(tmpFB_0__Motor_R_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_R_2_net_0),
		siovref=>(tmpSIOVREF__Motor_R_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_R_2_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1b1599d6-7e4f-468b-872c-02feee41369b",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_572,
		dig_domain_out=>open);
\QuadDec_L:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\QuadDec_L:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_L:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_L:Cnt16:CounterUDB:control_7\, \QuadDec_L:Cnt16:CounterUDB:control_6\, \QuadDec_L:Cnt16:CounterUDB:control_5\, \QuadDec_L:Cnt16:CounterUDB:control_4\,
			\QuadDec_L:Cnt16:CounterUDB:control_3\, \QuadDec_L:Cnt16:CounterUDB:control_2\, \QuadDec_L:Cnt16:CounterUDB:control_1\, \QuadDec_L:Cnt16:CounterUDB:control_0\));
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_L:Net_1260\,
		clock=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_L:Cnt16:CounterUDB:status_6\, \QuadDec_L:Cnt16:CounterUDB:status_5\, zero, \QuadDec_L:Cnt16:CounterUDB:status_3\,
			\QuadDec_L:Cnt16:CounterUDB:status_2\, \QuadDec_L:Cnt16:CounterUDB:status_1\, \QuadDec_L:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_L:Cnt16:Net_43\);
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_L:Net_1251\, \QuadDec_L:Cnt16:CounterUDB:count_enable\, \QuadDec_L:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_L:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_L:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_L:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_L:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_L:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_L:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_L:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_L:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_L:Net_1251\, \QuadDec_L:Cnt16:CounterUDB:count_enable\, \QuadDec_L:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_L:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_L:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_L:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_L:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_L:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_L:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_L:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_L:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_L:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\QuadDec_L:bQuadDec:sync_clock\);
\QuadDec_L:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_533,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_A_delayed_0\);
\QuadDec_L:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_A_delayed_1\);
\QuadDec_L:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_A_delayed_2\);
\QuadDec_L:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_534,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_B_delayed_0\);
\QuadDec_L:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_B_delayed_1\);
\QuadDec_L:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_B_delayed_2\);
\QuadDec_L:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_L:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_L:bQuadDec:error\,
			\QuadDec_L:Net_1260\, \QuadDec_L:Net_611\, \QuadDec_L:Net_530\),
		interrupt=>Net_537);
\QuadDec_R:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\QuadDec_R:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_R:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_R:Cnt16:CounterUDB:control_7\, \QuadDec_R:Cnt16:CounterUDB:control_6\, \QuadDec_R:Cnt16:CounterUDB:control_5\, \QuadDec_R:Cnt16:CounterUDB:control_4\,
			\QuadDec_R:Cnt16:CounterUDB:control_3\, \QuadDec_R:Cnt16:CounterUDB:control_2\, \QuadDec_R:Cnt16:CounterUDB:control_1\, \QuadDec_R:Cnt16:CounterUDB:control_0\));
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_R:Net_1260\,
		clock=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_R:Cnt16:CounterUDB:status_6\, \QuadDec_R:Cnt16:CounterUDB:status_5\, zero, \QuadDec_R:Cnt16:CounterUDB:status_3\,
			\QuadDec_R:Cnt16:CounterUDB:status_2\, \QuadDec_R:Cnt16:CounterUDB:status_1\, \QuadDec_R:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_R:Cnt16:Net_43\);
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_R:Net_1251\, \QuadDec_R:Cnt16:CounterUDB:count_enable\, \QuadDec_R:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_R:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_R:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_R:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_R:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_R:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_R:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_R:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_R:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_R:Net_1251\, \QuadDec_R:Cnt16:CounterUDB:count_enable\, \QuadDec_R:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_R:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_R:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_R:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_R:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_R:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_R:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_R:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_R:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_R:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_572,
		enable=>one,
		clock_out=>\QuadDec_R:bQuadDec:sync_clock\);
\QuadDec_R:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_566,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_A_delayed_0\);
\QuadDec_R:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_A_delayed_1\);
\QuadDec_R:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_A_delayed_2\);
\QuadDec_R:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_567,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_B_delayed_0\);
\QuadDec_R:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_B_delayed_1\);
\QuadDec_R:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_B_delayed_2\);
\QuadDec_R:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_R:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_R:bQuadDec:error\,
			\QuadDec_R:Net_1260\, \QuadDec_R:Net_611\, \QuadDec_R:Net_530\),
		interrupt=>Net_570);
Phase_L_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_533,
		analog=>(open),
		io=>(tmpIO_0__Phase_L_A_net_0),
		siovref=>(tmpSIOVREF__Phase_L_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_L_A_net_0);
Phase_L_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7823e5d-96f8-43b9-915a-4e93974ad64d",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_534,
		analog=>(open),
		io=>(tmpIO_0__Phase_L_B_net_0),
		siovref=>(tmpSIOVREF__Phase_L_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_L_B_net_0);
Phase_R_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0fe277b1-d295-4306-98f2-57cdca8a7668",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_566,
		analog=>(open),
		io=>(tmpIO_0__Phase_R_A_net_0),
		siovref=>(tmpSIOVREF__Phase_R_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_R_A_net_0);
Phase_R_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3b52f-ea89-4788-88f0-48a759b8b601",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_567,
		analog=>(open),
		io=>(tmpIO_0__Phase_R_B_net_0),
		siovref=>(tmpSIOVREF__Phase_R_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_R_B_net_0);
\TIA:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>Net_626,
		vin=>Net_1132,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\TIA:Net_60\,
		vout=>Net_1135);
Red_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce977134-a9a8-469a-9cda-99f7c8209ed2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Red_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Red_Pin_net_0),
		siovref=>(tmpSIOVREF__Red_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Red_Pin_net_0);
Green_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a0db75ce-ac93-4b86-876a-f5bc274ef819",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Green_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Green_Pin_net_0),
		siovref=>(tmpSIOVREF__Green_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Green_Pin_net_0);
Blue_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d66cabbb-460a-437a-aec1-695546abc092",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Blue_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Blue_Pin_net_0),
		siovref=>(tmpSIOVREF__Blue_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Blue_Pin_net_0);
PD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PD_net_0),
		analog=>Net_1132,
		io=>(tmpIO_0__PD_net_0),
		siovref=>(tmpSIOVREF__PD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PD_net_0);
\IDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8:Net_124\,
		iout=>Net_1132);
\IDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8:Net_124\);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_626);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>20)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_1135,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"68ef9e8a-d171-42c1-869e-67845db9ae0b/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>Net_631);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_633);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"68ef9e8a-d171-42c1-869e-67845db9ae0b/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"326477309.826967",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_633);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_631);
\UTimer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>Net_638,
		capture=>zero,
		timer_reset=>Net_511,
		tc=>\UTimer:Net_51\,
		compare=>\UTimer:Net_261\,
		interrupt=>\UTimer:Net_57\);
\Trigger:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Trigger:control_7\, \Trigger:control_6\, \Trigger:control_5\, \Trigger:control_4\,
			\Trigger:control_3\, \Trigger:control_2\, \Trigger:control_1\, Net_511));
\USelect:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\USelect:control_7\, \USelect:control_6\, \USelect:control_5\, \USelect:control_4\,
			\USelect:control_3\, \USelect:control_2\, Net_505_1, Net_505_0));
Echo0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62b258f6-a87b-4644-bdc6-c889846b4ade",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_643,
		analog=>(open),
		io=>(tmpIO_0__Echo0_net_0),
		siovref=>(tmpSIOVREF__Echo0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo0_net_0);
Echo1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb7ad927-9365-4ece-8cf8-7a084946e65e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_644,
		analog=>(open),
		io=>(tmpIO_0__Echo1_net_0),
		siovref=>(tmpSIOVREF__Echo1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo1_net_0);
Echo2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7617067-0640-4395-bea8-a3291c12ff09",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_645,
		analog=>(open),
		io=>(tmpIO_0__Echo2_net_0),
		siovref=>(tmpSIOVREF__Echo2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo2_net_0);
Echo3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"21a191d7-8f26-4b03-9532-c9d2f612290a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_646,
		analog=>(open),
		io=>(tmpIO_0__Echo3_net_0),
		siovref=>(tmpSIOVREF__Echo3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo3_net_0);
Trigger3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a223ca21-bf61-4af1-a01b-c54d1a5695a7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_650,
		fb=>(tmpFB_0__Trigger3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger3_net_0),
		siovref=>(tmpSIOVREF__Trigger3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger3_net_0);
Trigger2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bfc3ddaf-9180-47ed-9620-07e2dc3171f3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_649,
		fb=>(tmpFB_0__Trigger2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger2_net_0),
		siovref=>(tmpSIOVREF__Trigger2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger2_net_0);
Trigger1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c45ceab-7803-4fb8-b87b-3beb968893a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_648,
		fb=>(tmpFB_0__Trigger1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger1_net_0),
		siovref=>(tmpSIOVREF__Trigger1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger1_net_0);
Trigger0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e9f5f60-fc1f-4d10-810c-739cac86c6eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_647,
		fb=>(tmpFB_0__Trigger0_net_0),
		analog=>(open),
		io=>(tmpIO_0__Trigger0_net_0),
		siovref=>(tmpSIOVREF__Trigger0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger0_net_0);
UClock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"aa8336a8-dad9-47df-8a61-ac29362d052d",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Echo:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_638,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_638));
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2363,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Flag:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c764f33-1792-4bff-9c7b-e8b7b5191496",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Flag_net_0),
		analog=>(open),
		io=>(tmpIO_0__Flag_net_0),
		siovref=>(tmpSIOVREF__Flag_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Flag_net_0);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2365,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
\PWM_L:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:min_kill_reg\);
\PWM_L:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:prevCapture\);
\PWM_L:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:trig_last\);
\PWM_L:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:runmode_enable\);
\PWM_L:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:sc_kill_tmp\);
\PWM_L:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:ltch_kill_reg\);
\PWM_L:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:dith_count_1\);
\PWM_L:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:dith_count_0\);
\PWM_L:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:cmp1_less\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:prevCompare1\);
\PWM_L:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_L:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:status_0\);
\PWM_L:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:status_1\);
\PWM_L:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:status_5\);
\PWM_L:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:pwm_i\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_263);
\PWM_L:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:pwm1_i_reg\);
\PWM_L:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:pwm2_i_reg\);
\PWM_L:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_L:PWMUDB:status_2\,
		clk=>\PWM_L:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_L:PWMUDB:tc_i_reg\);
\PWM_R:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:min_kill_reg\);
\PWM_R:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:prevCapture\);
\PWM_R:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:trig_last\);
\PWM_R:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:runmode_enable\);
\PWM_R:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:sc_kill_tmp\);
\PWM_R:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:ltch_kill_reg\);
\PWM_R:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:dith_count_1\);
\PWM_R:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:dith_count_0\);
\PWM_R:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:cmp1_less\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:prevCompare1\);
\PWM_R:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_R:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:status_0\);
\PWM_R:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:status_1\);
\PWM_R:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:status_5\);
\PWM_R:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:pwm_i\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_297);
\PWM_R:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:pwm1_i_reg\);
\PWM_R:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:pwm2_i_reg\);
\PWM_R:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_R:PWMUDB:status_2\,
		clk=>\PWM_R:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_R:PWMUDB:tc_i_reg\);
\QuadDec_L:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_L:Net_1251\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:Net_1251\);
\QuadDec_L:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Cnt16:CounterUDB:prevCapture\);
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_L:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_L:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_L:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_L:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Net_1275\);
\QuadDec_L:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_L:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Cnt16:CounterUDB:prevCompare\);
\QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_L:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Net_1264\);
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_L:Net_1203\,
		clk=>\QuadDec_L:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_L:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_L:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_L:Net_1203\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:Net_1203\);
\QuadDec_L:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_A_filt\);
\QuadDec_L:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:quad_B_filt\);
\QuadDec_L:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:state_2\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:Net_1260\);
\QuadDec_L:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:state_3\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:error\);
\QuadDec_L:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:state_1\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:state_1\);
\QuadDec_L:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_L:bQuadDec:state_0\\D\,
		clk=>\QuadDec_L:bQuadDec:sync_clock\,
		q=>\QuadDec_L:bQuadDec:state_0\);
\QuadDec_R:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_R:Net_1251\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:Net_1251\);
\QuadDec_R:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Cnt16:CounterUDB:prevCapture\);
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_R:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_R:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_R:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_R:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Net_1275\);
\QuadDec_R:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_R:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Cnt16:CounterUDB:prevCompare\);
\QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_R:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Net_1264\);
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_R:Net_1203\,
		clk=>\QuadDec_R:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_R:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_R:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_R:Net_1203\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:Net_1203\);
\QuadDec_R:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_A_filt\);
\QuadDec_R:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:quad_B_filt\);
\QuadDec_R:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:state_2\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:Net_1260\);
\QuadDec_R:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:state_3\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:error\);
\QuadDec_R:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:state_1\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:state_1\);
\QuadDec_R:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_R:bQuadDec:state_0\\D\,
		clk=>\QuadDec_R:bQuadDec:sync_clock\,
		q=>\QuadDec_R:bQuadDec:state_0\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_683:cy_dff
	PORT MAP(d=>Net_683D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_683);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);

END R_T_L;
