{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755839264033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755839264035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 23:07:43 2025 " "Processing started: Thu Aug 21 23:07:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755839264035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839264035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2gray -c bin2gray " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2gray -c bin2gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839264035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755839264321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755839264321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2gray " "Found entity 1: bin2gray" {  } { { "bin2gray.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/bin2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755839270944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839270944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2gray_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2gray_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2gray_tb " "Found entity 1: bin2gray_tb" {  } { { "bin2gray_tb.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/bin2gray_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755839270946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839270946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin4_to_bcd2.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin4_to_bcd2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin4_to_bcd2 " "Found entity 1: bin4_to_bcd2" {  } { { "bin4_to_bcd2.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/bin4_to_bcd2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755839270947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839270947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segments_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments_hex " "Found entity 1: seven_segments_hex" {  } { { "seven_segments_hex.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/seven_segments_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755839270948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839270948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_bin2gray_hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_bin2gray_hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_bin2gray_hex7seg " "Found entity 1: top_bin2gray_hex7seg" {  } { { "top_bin2gray_hex7seg.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755839270950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839270950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_bin2gray_dec7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_bin2gray_dec7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_bin2gray_dec7seg " "Found entity 1: top_bin2gray_dec7seg" {  } { { "top_bin2gray_dec7seg.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755839270951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839270951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_bin2gray_dec7seg " "Elaborating entity \"top_bin2gray_dec7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755839270975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2gray bin2gray:U0 " "Elaborating entity \"bin2gray\" for hierarchy \"bin2gray:U0\"" {  } { { "top_bin2gray_dec7seg.sv" "U0" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755839270978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin4_to_bcd2 bin4_to_bcd2:U1 " "Elaborating entity \"bin4_to_bcd2\" for hierarchy \"bin4_to_bcd2:U1\"" {  } { { "top_bin2gray_dec7seg.sv" "U1" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755839270980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments_hex seven_segments_hex:U2 " "Elaborating entity \"seven_segments_hex\" for hierarchy \"seven_segments_hex:U2\"" {  } { { "top_bin2gray_dec7seg.sv" "U2" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755839270981 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b GND " "Pin \"seg_b\" is stuck at GND" {  } { { "top_bin2gray_dec7seg.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755839271398 "|top_bin2gray_dec7seg|seg_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c GND " "Pin \"seg_c\" is stuck at GND" {  } { { "top_bin2gray_dec7seg.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755839271398 "|top_bin2gray_dec7seg|seg_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g VCC " "Pin \"seg_g\" is stuck at VCC" {  } { { "top_bin2gray_dec7seg.sv" "" { Text "C:/Users/Mano-/Documents/Documentos/Quartus/Lab1-E1/top_bin2gray_dec7seg.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755839271398 "|top_bin2gray_dec7seg|seg_g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755839271398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755839271460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755839271846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755839271846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755839271914 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755839271914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755839271914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755839271914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755839271924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 23:07:51 2025 " "Processing ended: Thu Aug 21 23:07:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755839271924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755839271924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755839271924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755839271924 ""}
