+ADwAIQ-DOCTYPE html+AD4-
+ADw-html lang+AD0AIg-de+ACIAPg-
	
	
	+ADw-HEAD+AD4-
		+ADw-meta charset+AD0AIg-utf-8+ACIAPg-
+ADw-meta http-equiv+AD0AIg-X-UA-Compatible+ACI- content+AD0AIg-IE+AD0-edge+ACIAPg-
+ADw-meta name+AD0AIg-viewport+ACI- content+AD0AIg-width+AD0-device-width, initial-scale+AD0-1+ACIAPg-
		
		+ADw-TITLE+AD4-Der MC26C31 und der AM26LS30+ADw-/TITLE+AD4-
		+ADw-STYLE TYPE+AD0AIg-text/css+ACIAPg-
			+ADwAIQ---
			A:LINK, A:VISITED
			+AHs-
				color: +ACM-0000FF+ADs-
			+AH0-
			BODY
			+AHs-
				background-color: +ACM-FFFFFF+ADs-
				color: +ACM-000000+ADs-
				font-family: Arial+ADs-
			+AH0-
			--+AD4-
		+ADw-/STYLE+AD4-
	+ADw-link href+AD0AIg-../css/bootstrap.min.css+ACI- rel+AD0AIg-stylesheet+ACIAPg-
+ADw-link href+AD0AIg-../css/style.css+ACI- rel+AD0AIg-stylesheet+ACIAPg-
+ADw-/HEAD+AD4-


	+ADw-body+AD4-
+ADw-div class+AD0AIg-container+ACIAPg-

+ADw-A HREF+AD0AIg-DAC800.html+ACIAPg-Previous+ADw-/A+AD4-
+ADw-A HREF+AD0AIg-ST+AF8-VIDEO.html+ACIAPg-Next+ADw-/A+AD4-
+ADw-A HREF+AD0AIg-Main.html+ACIAPg-TOC+ADw-/A+AD4-
+ADw-BR+AD4APA-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-Der MC26C31 und der AM26LS30+ADw-BR+AD4-
 +ADw-BR+AD4-
 +ADw-BR+AD4-
+ADw-IMG SRC+AD0AIg-../images/chips+AF8-Index1355.png+ACI- ALIGN+AD0AIg-TOP+ACIAPg-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-The MC26C31 is a quad differential line driver designed for digital+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-data transmission over balanced lines. The MC26C31 meets all the re-+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-quirements of standard EIA-422-A while retaining the low-power cha-+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-racteristics of CMOS. The MC26C31 accepts TTL or CMOS input levels+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-and translates these to EIA-422-A output level. This part uses +ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-special output circuitry that enables the individual drivers to +ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-power down without loading down the bus. The MC26C31 also includes+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-special circuitry which will set the outputs to a high impedance+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-mode during power up or down, preventing spurious glitches. This+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-device has enable and disable circuitry common for all four drivers.+ADw-BR+AD4-
 +ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-IMG SRC+AD0AIg-../images/chips+AF8-Index1354.png+ACI- ALIGN+AD0AIg-TOP+ACIAPg-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
 +ADw-BR+AD4-
 +ADw-BR+AD4-
 +ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-The AM26LS30 is a low power Schottky set of line drivers which can+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-be configured as two differential drivers which comply with +ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-EIA-422-A standards, or as four single-ended which comply with+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-EIA-423-A standards. A mode select pin and appropriate choice of+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-power supplies determine the mode. Each driver can source and sink+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-currents in excess of 50mA.+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-In the differential mode (EIA-422-A) the drivers can be used up to+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-10Mbaud. A disable pin for each driver permits setting the outputs+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-into a high impedance mode within a +-10 V common mode range.+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-In the single-ended mode (EIA-423-A) each driver has a slew rate+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-control pin which permits settings the slew rate of the output signal+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-so as to comply with EIA-423-A and FCC requirements and to reduce+ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-crosstalk. When operated from symmetrical supplies (+-5.0V), the +ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-outputs exhibit zero imbalance.+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
+ADw-BR+AD4-
 +ADw-BR+AD4-
+ADw-TT+AD4AJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAJg-nbsp+ADsAPA-/TT+AD4-Kapitel Der MC26C31 und der AM26LS30, Seite 1+ADw-BR+AD4-
	+ADw-/div+AD4-
+ADw-script src+AD0AIg-https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js+ACIAPgA8-/script+AD4-
+ADw-script src+AD0AIg-../js/bootstrap.min.js+ACIAPgA8-/script+AD4-
+ADw-/body+AD4-
+ADw-/HTML+AD4-
