Config: data_base=0x2000, sim_threshold=10, idle_threshold=10
system CPU {
  SRAM_val = [b32; 262144];
  |- Read  by: SRAM_val_rd = SRAM_val[word_addr_cast_1] in icache
  `- Write by: SRAM_val[word_addr_cast_1] <= (0:b32) /* icache */ // meta cond (0:b1) in icache
  SRAM_rdata = [b32; 1];
  |- Read  by: instr = SRAM_rdata[(0:u1)] in IssuerInstance
  `- Write by: SRAM_rdata[(0:u1)] <= SRAM_val_rd /* icache */ // meta cond re_3 in icache
  SRAM_1_val = [b32; 262144];
  |- Read  by: SRAM_1_val_rd = SRAM_1_val[word_addr_cast] in dcache
  `- Write by: SRAM_1_val[word_addr_cast] <= data_cast /* dcache */ // meta cond mem_write_1 in dcache
  SRAM_1_rdata = [b32; 1];
  |- Read  by: SRAM_1_rdata_rd = SRAM_1_rdata[(0:u1)] in LSUInstance
  `- Write by: SRAM_1_rdata[(0:u1)] <= SRAM_1_val_rd /* dcache */ // meta cond re_2 in dcache
  regs = [u32; 32];
  |- Read  by: regs_rd = regs[array_080f5_rd_2] in CommiterInstance
  |- Read  by: regs_rd_1 = regs[rs1_5] in IsserImpl
  |- Read  by: regs_rd_2 = regs[rs2_3] in IsserImpl
  |- Read  by: regs_rd_3 = regs[array_08176_rd_1] in LSQ_downstream
  `- Write by: regs[array_080f5_rd_2] <= array_080fb_rd_1 /* CommiterInstance */ // meta cond can_commit_and__not_ in CommiterInstance
  reg_pending = [b4; 32];
  |- Read  by: reg_pending_rd = reg_pending[array_080f5_rd_1] in CommiterInstance
  |- Read  by: reg_pending_rd_1 = reg_pending[array_080f5_rd_2] in CommiterInstance
  |- Read  by: rs1_pending = reg_pending[rs1_5] in IsserImpl
  |- Read  by: rs2_pending = reg_pending[rs2_3] in IsserImpl
  |- Read  by: reg_pending_rd_4 = reg_pending[rs1_5_slice_9] in IsserImpl
  |- Read  by: reg_pending_rd_5 = reg_pending[rs1_5_slice_11] in IsserImpl
  |- Read  by: reg_pending_rd_6 = reg_pending[rs1_5_slice_18] in IsserImpl
  |- Write by: reg_pending[array_080f5_rd_2] <= (0:b4) /* CommiterInstance */ // meta cond can_commit_and__clear_pen in CommiterInstance
  `- Write by: reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5 in IsserImpl
  array_0805c = [b1; 1];
  |- Read  by: array_0805c_rd = array_0805c[(0:u1)] in IsserImpl
  |- Read  by: array_0805c_rd_1 = array_0805c[(0:u1)] in IsserImpl
  |- Read  by: array_0805c_rd_2 = array_0805c[(0:u1)] in RS_downstream
  |- Read  by: array_0805c_rd_3 = array_0805c[(0:u1)] in RS_downstream
  |- Read  by: busy_flag = array_0805c[(0:u1)] in RS_downstream
  |- Read  by: array_0805c_rd_5 = array_0805c[(0:u1)] in RS_downstream
  |- Write by: array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  `- Write by: array_0805c[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1 in RS_downstream
  array_0805f = [b15; 1];
  |- Read  by: array_0805f_rd = array_0805f[(0:u1)] in IsserImpl
  |- Read  by: array_0805f_rd_1 = array_0805f[(0:u1)] in RS_downstream
  |- Read  by: array_0805f_rd_2 = array_0805f[(0:u1)] in RS_downstream
  `- Write by: array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_08065 = [u32; 1];
  |- Read  by: array_08065_rd = array_08065[(0:u1)] in IsserImpl
  |- Read  by: array_08065_rd_1 = array_08065[(0:u1)] in RS_downstream
  |- Read  by: array_08065_rd_2 = array_08065[(0:u1)] in RS_downstream
  |- Write by: array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  `- Write by: array_08065[(0:u1)] <= ROB_idx_cast_8 /* RS_downstream */ // meta cond ROB_idx_and__array_08071 in RS_downstream
  array_0806b = [u32; 1];
  |- Read  by: array_0806b_rd = array_0806b[(0:u1)] in IsserImpl
  |- Read  by: array_0806b_rd_1 = array_0806b[(0:u1)] in RS_downstream
  |- Read  by: array_0806b_rd_2 = array_0806b[(0:u1)] in RS_downstream
  |- Write by: array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  `- Write by: array_0806b[(0:u1)] <= ROB_idx_cast_10 /* RS_downstream */ // meta cond ROB_idx_and__array_08077 in RS_downstream
  array_08071 = [b4; 1];
  |- Read  by: array_08071_rd = array_08071[(0:u1)] in IsserImpl
  |- Read  by: array_08071_rd_1 = array_08071[(0:u1)] in RS_downstream
  |- Read  by: array_08071_rd_2 = array_08071[(0:u1)] in RS_downstream
  `- Write by: array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_08077 = [b4; 1];
  |- Read  by: array_08077_rd = array_08077[(0:u1)] in IsserImpl
  |- Read  by: array_08077_rd_1 = array_08077[(0:u1)] in RS_downstream
  |- Read  by: array_08077_rd_2 = array_08077[(0:u1)] in RS_downstream
  `- Write by: array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_0807d = [b1; 1];
  |- Read  by: array_0807d_rd = array_0807d[(0:u1)] in IsserImpl
  |- Read  by: array_0807d_rd_1 = array_0807d[(0:u1)] in RS_downstream
  |- Read  by: array_0807d_rd_2 = array_0807d[(0:u1)] in RS_downstream
  |- Read  by: array_0807d_rd_3 = array_0807d[(0:u1)] in RS_downstream
  |- Read  by: array_0807d_rd_4 = array_0807d[(0:u1)] in RS_downstream
  |- Read  by: array_0807d_rd_5 = array_0807d[(0:u1)] in RS_downstream
  |- Read  by: array_0807d_rd_6 = array_0807d[(0:u1)] in RS_downstream
  |- Write by: array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  |- Write by: array_0807d[(0:u1)] <= (1:b1) /* RS_downstream */ // meta cond ROB_idx_and__array_08071 in RS_downstream
  `- Write by: array_0807d[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1 in RS_downstream
  array_08083 = [b1; 1];
  |- Read  by: array_08083_rd = array_08083[(0:u1)] in IsserImpl
  |- Read  by: array_08083_rd_1 = array_08083[(0:u1)] in RS_downstream
  |- Read  by: array_08083_rd_2 = array_08083[(0:u1)] in RS_downstream
  |- Read  by: array_08083_rd_3 = array_08083[(0:u1)] in RS_downstream
  |- Read  by: array_08083_rd_4 = array_08083[(0:u1)] in RS_downstream
  |- Read  by: array_08083_rd_5 = array_08083[(0:u1)] in RS_downstream
  |- Read  by: array_08083_rd_6 = array_08083[(0:u1)] in RS_downstream
  |- Write by: array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  |- Write by: array_08083[(0:u1)] <= (1:b1) /* RS_downstream */ // meta cond ROB_idx_and__array_08077 in RS_downstream
  `- Write by: array_08083[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1 in RS_downstream
  array_08089 = [b5; 1];
  |- Read  by: array_08089_rd = array_08089[(0:u1)] in IsserImpl
  `- Write by: array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_0808f = [b4; 1];
  |- Read  by: array_0808f_rd = array_0808f[(0:u1)] in IsserImpl
  |- Read  by: array_0808f_rd_1 = array_0808f[(0:u1)] in RS_downstream
  |- Read  by: array_0808f_rd_2 = array_0808f[(0:u1)] in RS_downstream
  |- Read  by: array_0808f_rd_3 = array_0808f[(0:u1)] in RS_downstream
  |- Read  by: array_0808f_rd_4 = array_0808f[(0:u1)] in RS_downstream
  `- Write by: array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_08095 = [u32; 1];
  |- Read  by: array_08095_rd = array_08095[(0:u1)] in IsserImpl
  |- Read  by: array_08095_rd_1 = array_08095[(0:u1)] in RS_downstream
  `- Write by: array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_0809b = [b1; 1];
  |- Read  by: array_0809b_rd = array_0809b[(0:u1)] in IsserImpl
  |- Read  by: array_0809b_rd_1 = array_0809b[(0:u1)] in RS_downstream
  `- Write by: array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080a1 = [b1; 1];
  |- Read  by: array_080a1_rd = array_080a1[(0:u1)] in IsserImpl
  |- Read  by: array_080a1_rd_1 = array_080a1[(0:u1)] in RS_downstream
  `- Write by: array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080a7 = [b1; 1];
  |- Read  by: array_080a7_rd = array_080a7[(0:u1)] in IsserImpl
  |- Read  by: array_080a7_rd_1 = array_080a7[(0:u1)] in RS_downstream
  `- Write by: array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080ad = [b1; 1];
  |- Read  by: array_080ad_rd = array_080ad[(0:u1)] in IsserImpl
  `- Write by: array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080b3 = [b1; 1];
  |- Read  by: array_080b3_rd = array_080b3[(0:u1)] in IsserImpl
  `- Write by: array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080bf = [u32; 1];
  |- Read  by: array_080bf_rd = array_080bf[(0:u1)] in IsserImpl
  |- Read  by: array_080bf_rd_1 = array_080bf[(0:u1)] in RS_downstream
  `- Write by: array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080c2 = [b1; 1];
  |- Read  by: array_080c2_rd = array_080c2[(0:u1)] in IsserImpl
  `- Write by: array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1 in IsserImpl
  array_080c8 = [b1; 1];
  |- Read  by: array_080c8_rd = array_080c8[(0:u1)] in RS_downstream
  |- Read  by: array_080c8_rd_1 = array_080c8[(0:u1)] in RS_downstream
  |- Read  by: array_080c8_rd_2 = array_080c8[(0:u1)] in RS_downstream
  |- Write by: array_080c8[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1 in RS_downstream
  `- Write by: array_080c8[(0:u1)] <= (1:b1) /* RS_downstream */ // meta cond busy_flag_and__array_080c in RS_downstream
  array_080e0 = [u3; 1];
  |- Read  by: head = array_080e0[(0:u1)] in CommiterInstance
  |- Read  by: array_080e0_rd_1 = array_080e0[(0:u1)] in CommiterInstance
  |- Read  by: array_080e0_rd_2 = array_080e0[(0:u1)] in IsserImpl
  |- Read  by: array_080e0_rd_3 = array_080e0[(0:u1)] in IsserImpl
  `- Write by: array_080e0[(0:u1)] <= next_head /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  array_080e3 = [u3; 1];
  |- Read  by: array_080e3_rd = array_080e3[(0:u1)] in IsserImpl
  |- Read  by: rob_idx = array_080e3[(0:u1)] in IsserImpl
  `- Write by: array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_080e9 = [b1; 8];
  |- Read  by: array_080e9_rd = array_080e9[head] in CommiterInstance
  |- Read  by: array_080e9_rd_1 = array_080e9[head] in CommiterInstance
  |- Read  by: array_080e9_rd_2 = array_080e9[array_080e0_rd_3] in IsserImpl
  |- Read  by: array_080e9_rd_3 = array_080e9[rob_idx] in IsserImpl
  |- Read  by: array_080e9_rd_4 = array_080e9[array_08164_rd_2] in LSQ_downstream
  |- Write by: array_080e9[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_080ef = [b1; 8];
  |- Read  by: array_080ef_rd = array_080ef[head] in CommiterInstance
  |- Read  by: array_080ef_rd_1 = array_080ef[head] in CommiterInstance
  |- Read  by: array_080ef_rd_2 = array_080ef[ROB_idx] in CDB_Arbitrator
  |- Read  by: array_080ef_rd_3 = array_080ef[rs1_rob_tag] in IsserImpl
  |- Read  by: array_080ef_rd_4 = array_080ef[rs2_rob_tag] in IsserImpl
  |- Read  by: array_080ef_rd_5 = array_080ef[rob_idx] in IsserImpl
  |- Write by: array_080ef[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  |- Write by: array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid in CDB_Arbitrator
  `- Write by: array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_080f5 = [b5; 8];
  |- Read  by: array_080f5_rd = array_080f5[head] in CommiterInstance
  |- Read  by: array_080f5_rd_1 = array_080f5[head] in CommiterInstance
  |- Read  by: array_080f5_rd_2 = array_080f5[head] in CommiterInstance
  |- Read  by: array_080f5_rd_3 = array_080f5[rob_idx] in IsserImpl
  |- Write by: array_080f5[head] <= (0:b5) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_080fb = [u32; 8];
  |- Read  by: array_080fb_rd = array_080fb[head] in CommiterInstance
  |- Read  by: array_080fb_rd_1 = array_080fb[head] in CommiterInstance
  |- Read  by: array_080fb_rd_2 = array_080fb[head] in CommiterInstance
  |- Read  by: array_080fb_rd_3 = array_080fb[ROB_idx] in CDB_Arbitrator
  |- Read  by: array_080fb_rd_4 = array_080fb[rs1_rob_tag] in IsserImpl
  |- Read  by: array_080fb_rd_5 = array_080fb[rs2_rob_tag] in IsserImpl
  |- Read  by: array_080fb_rd_6 = array_080fb[rob_idx] in IsserImpl
  |- Write by: array_080fb[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  |- Write by: array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid in CDB_Arbitrator
  `- Write by: array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_08101 = [b1; 8];
  |- Read  by: array_08101_rd = array_08101[head] in CommiterInstance
  |- Read  by: array_08101_rd_1 = array_08101[rob_idx] in IsserImpl
  |- Write by: array_08101[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_08107 = [u32; 8];
  |- Read  by: array_08107_rd = array_08107[head] in CommiterInstance
  |- Read  by: array_08107_rd_1 = array_08107[head] in CommiterInstance
  |- Read  by: array_08107_rd_2 = array_08107[rob_idx] in IsserImpl
  |- Write by: array_08107[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_0810d = [b1; 8];
  |- Read  by: array_0810d_rd = array_0810d[head] in CommiterInstance
  |- Read  by: array_0810d_rd_1 = array_0810d[rob_idx] in IsserImpl
  |- Write by: array_0810d[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_08113 = [b1; 8];
  |- Read  by: array_08113_rd = array_08113[head] in CommiterInstance
  |- Read  by: array_08113_rd_1 = array_08113[head] in CommiterInstance
  |- Read  by: array_08113_rd_2 = array_08113[head] in CommiterInstance
  |- Read  by: array_08113_rd_3 = array_08113[rob_idx] in IsserImpl
  |- Read  by: array_08113_rd_4 = array_08113[(0:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_5 = array_08113[(1:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_6 = array_08113[(2:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_7 = array_08113[(3:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_8 = array_08113[(4:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_9 = array_08113[(5:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_10 = array_08113[(6:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_11 = array_08113[(7:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_12 = array_08113[(0:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_13 = array_08113[(1:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_14 = array_08113[(2:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_15 = array_08113[(3:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_16 = array_08113[(4:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_17 = array_08113[(5:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_18 = array_08113[(6:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_19 = array_08113[(7:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_20 = array_08113[(0:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_21 = array_08113[(1:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_22 = array_08113[(2:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_23 = array_08113[(3:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_24 = array_08113[(4:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_25 = array_08113[(5:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_26 = array_08113[(6:u3)] in LSQ_downstream
  |- Read  by: array_08113_rd_27 = array_08113[(7:u3)] in LSQ_downstream
  |- Write by: array_08113[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_ in IsserImpl
  array_08119 = [u32; 8];
  |- Read  by: array_08119_rd = array_08119[head] in CommiterInstance
  |- Read  by: array_08119_rd_1 = array_08119[head] in CommiterInstance
  |- Read  by: array_08119_rd_2 = array_08119[ROB_idx] in CDB_Arbitrator
  |- Write by: array_08119[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid in CDB_Arbitrator
  array_0811f = [u32; 8];
  |- Read  by: array_0811f_rd = array_0811f[head] in CommiterInstance
  |- Read  by: array_0811f_rd_1 = array_0811f[head] in CommiterInstance
  |- Read  by: array_0811f_rd_2 = array_0811f[ROB_idx] in CDB_Arbitrator
  |- Write by: array_0811f[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit in CommiterInstance
  `- Write by: array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid in CDB_Arbitrator
  array_0812b = [b1; 1];
  |- Read  by: array_0812b_rd = array_0812b[(0:u1)] in IsserImpl
  |- Read  by: array_0812b_rd_1 = array_0812b[(0:u1)] in IsserImpl
  |- Read  by: array_0812b_rd_2 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_3 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_4 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_5 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_6 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_7 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_8 = array_0812b[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812b_rd_9 = array_0812b[(0:u1)] in LSQ_downstream
  |- Write by: array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  `- Write by: array_0812b[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx in LSQ_downstream
  array_0812e = [b1; 1];
  |- Read  by: array_0812e_rd = array_0812e[(0:u1)] in IsserImpl
  |- Read  by: array_0812e_rd_1 = array_0812e[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812e_rd_2 = array_0812e[(0:u1)] in LSQ_downstream
  |- Read  by: array_0812e_rd_3 = array_0812e[(0:u1)] in LSQ_downstream
  `- Write by: array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_08134 = [b1; 1];
  |- Read  by: array_08134_rd = array_08134[(0:u1)] in IsserImpl
  |- Read  by: array_08134_rd_1 = array_08134[(0:u1)] in LSQ_downstream
  |- Read  by: array_08134_rd_2 = array_08134[(0:u1)] in LSQ_downstream
  `- Write by: array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_0813a = [b4; 1];
  |- Read  by: array_0813a_rd = array_0813a[(0:u1)] in IsserImpl
  |- Read  by: array_0813a_rd_1 = array_0813a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0813a_rd_2 = array_0813a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0813a_rd_3 = array_0813a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0813a_rd_4 = array_0813a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0813a_rd_5 = array_0813a[(0:u1)] in LSQ_downstream
  `- Write by: array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_08140 = [b5; 1];
  array_08146 = [u32; 1];
  array_0814c = [b5; 1];
  |- Read  by: array_0814c_rd = array_0814c[(0:u1)] in IsserImpl
  `- Write by: array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_08152 = [b1; 1];
  |- Read  by: array_08152_rd = array_08152[(0:u1)] in IsserImpl
  |- Read  by: array_08152_rd_1 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_2 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_3 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_4 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_5 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_6 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_7 = array_08152[(0:u1)] in LSQ_downstream
  |- Read  by: array_08152_rd_8 = array_08152[(0:u1)] in LSQ_downstream
  |- Write by: array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  |- Write by: array_08152[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e in LSQ_downstream
  `- Write by: array_08152[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx in LSQ_downstream
  array_08158 = [b1; 1];
  |- Read  by: array_08158_rd = array_08158[(0:u1)] in IsserImpl
  |- Read  by: array_08158_rd_1 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_2 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_3 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_4 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_5 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_6 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_7 = array_08158[(0:u1)] in LSQ_downstream
  |- Read  by: array_08158_rd_8 = array_08158[(0:u1)] in LSQ_downstream
  |- Write by: array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  |- Write by: array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164 in LSQ_downstream
  |- Write by: array_08158[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx in LSQ_downstream
  `- Write by: array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__not__1 in LSQ_downstream
  array_0815e = [b4; 1];
  |- Read  by: array_0815e_rd = array_0815e[(0:u1)] in IsserImpl
  |- Read  by: array_0815e_rd_1 = array_0815e[(0:u1)] in LSQ_downstream
  |- Read  by: array_0815e_rd_2 = array_0815e[(0:u1)] in LSQ_downstream
  `- Write by: array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_08164 = [b4; 1];
  |- Read  by: array_08164_rd = array_08164[(0:u1)] in IsserImpl
  |- Read  by: array_08164_rd_1 = array_08164[(0:u1)] in LSQ_downstream
  |- Read  by: array_08164_rd_2 = array_08164[(0:u1)] in LSQ_downstream
  `- Write by: array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_0816a = [u32; 1];
  |- Read  by: array_0816a_rd = array_0816a[(0:u1)] in IsserImpl
  |- Read  by: array_0816a_rd_1 = array_0816a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0816a_rd_2 = array_0816a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0816a_rd_3 = array_0816a[(0:u1)] in LSQ_downstream
  |- Read  by: array_0816a_rd_4 = array_0816a[(0:u1)] in LSQ_downstream
  |- Write by: array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  `- Write by: array_0816a[(0:u1)] <= ROB_idx_cast_1 /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e in LSQ_downstream
  array_08170 = [u32; 1];
  |- Read  by: array_08170_rd = array_08170[(0:u1)] in IsserImpl
  |- Read  by: array_08170_rd_1 = array_08170[(0:u1)] in LSQ_downstream
  |- Read  by: array_08170_rd_2 = array_08170[(0:u1)] in LSQ_downstream
  |- Read  by: array_08170_rd_3 = array_08170[(0:u1)] in LSQ_downstream
  |- Write by: array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  |- Write by: array_08170[(0:u1)] <= ROB_idx_cast_3 /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164 in LSQ_downstream
  `- Write by: array_08170[(0:u1)] <= regs_rd_3 /* LSQ_downstream */ // meta cond array_0812b_and__not__1 in LSQ_downstream
  array_08176 = [b5; 1];
  |- Read  by: array_08176_rd = array_08176[(0:u1)] in IsserImpl
  |- Read  by: array_08176_rd_1 = array_08176[(0:u1)] in LSQ_downstream
  `- Write by: array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_0817c = [u32; 1];
  |- Read  by: array_0817c_rd = array_0817c[(0:u1)] in IsserImpl
  |- Read  by: array_0817c_rd_1 = array_0817c[(0:u1)] in LSQ_downstream
  |- Read  by: array_0817c_rd_2 = array_0817c[(0:u1)] in LSQ_downstream
  |- Read  by: array_0817c_rd_3 = array_0817c[(0:u1)] in LSQ_downstream
  `- Write by: array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem in IsserImpl
  array_08182 = [b1; 1];
  |- Read  by: array_08182_rd = array_08182[(0:u1)] in LSQ_downstream
  |- Read  by: array_08182_rd_1 = array_08182[(0:u1)] in LSQ_downstream
  |- Read  by: array_08182_rd_2 = array_08182[(0:u1)] in LSQ_downstream
  |- Read  by: array_08182_rd_3 = array_08182[(0:u1)] in LSQ_downstream
  |- Read  by: array_08182_rd_4 = array_08182[(0:u1)] in LSQ_downstream
  |- Write by: array_08182[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx in LSQ_downstream
  |- Write by: array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_3 in LSQ_downstream
  `- Write by: array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_4 in LSQ_downstream
  pc_reg = [u32; 1];
  |- Read  by: pc_addr = pc_reg[(0:u1)] in FetcherInstance
  |- Read  by: pc_reg_rd_1 = pc_reg[(0:u1)] in FetcherImpl
  `- Write by: pc_reg[(0:u1)] <= fetch_pc_add /* FetcherImpl */ // meta cond re_3_eq_extra_14 in FetcherImpl
  is_init = [u1; 1];
  |- Read  by: is_init_rd = is_init[(0:u1)] in Driver
  |- Read  by: is_init_rd_1 = is_init[(0:u1)] in Driver
  |- Read  by: is_init_rd_2 = is_init[(0:u1)] in Driver
  `- Write by: is_init[(0:u1)] <= (0:u1) /* Driver */ // meta cond is_init_eq in Driver
  tick_reg = [b8; 1];
  |- Read  by: tick_reg_rd = tick_reg[(0:u1)] in Driver
  |- Read  by: tick_reg_rd_1 = tick_reg[(0:u1)] in Driver
  |- Read  by: tick_reg_rd_2 = tick_reg[(0:u1)] in Driver
  `- Write by: tick_reg[(0:u1)] <= tick_reg_add /* Driver */ // meta cond (1:b1) in Driver
  lsu_cbd_reg = [b103; 1];
  |- Read  by: lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)] in CDB_Arbitrator
  |- Read  by: lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)] in CDB_Arbitrator
  |- Read  by: lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)] in CDB_Arbitrator
  |- Write by: lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C in CDB_Arbitrator
  `- Write by: lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB in CDB_Arbitrator
  alu_cbd_reg = [b70; 1];
  |- Read  by: alu_cbd_reg_rd = alu_cbd_reg[(0:u1)] in CDB_Arbitrator
  |- Read  by: alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)] in CDB_Arbitrator
  |- Read  by: alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)] in CDB_Arbitrator
  |- Write by: alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C in CDB_Arbitrator
  `- Write by: alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB in CDB_Arbitrator
  re_reg = [b1; 1];
  |- Read  by: re_reg_rd = re_reg[(0:u1)] in FetcherImpl
  |- Read  by: re_reg_rd_1 = re_reg[(0:u1)] in FetcherImpl
  |- Read  by: re_reg_rd_2 = re_reg[(0:u1)] in FetcherImpl
  `- Write by: re_reg[(0:u1)] <= re_3 /* FetcherImpl */ // meta cond (1:b1) in FetcherImpl

  
  FetcherInstance = module FetcherInstance {
    pc_addr = pc_reg[(0:u1)]
  }

  #[timing: 2] 
  IssuerInstance = module IssuerInstance {
    pc_addr: Port<u32>
  } {
    pc_addr_valid = IssuerInstance.pc_addr.valid()
    side effect intrinsic.wait_until({'pc_addr_valid'})
    pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
    instr = SRAM_rdata[(0:u1)]
    pc_addr_neq_alu_res = pc_addr_2 != (0:u32)
    re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  }

  
  Driver = module Driver {
    is_init_rd = is_init[(0:u1)]
    is_init_eq = is_init_rd == (1:u1)
    if is_init_eq { // PUSH_CONDITION
      is_init_rd_1 = is_init[(0:u1)]
      is_init[(0:u1)] <= (0:u1) /* Driver */ // meta cond is_init_eq
      bind = FetcherInstance.bind([])
      async_call bind // meta cond is_init_eq
      bind_1 = CommiterInstance.bind([])
      async_call bind_1 // meta cond is_init_eq
      log('CPU Simulation Started') // meta cond is_init_eq
    } // POP_CONDITION
    is_init_rd_2 = is_init[(0:u1)]
    is_init_eq_1 = is_init_rd_2 == (0:u1)
    if is_init_eq_1 { // PUSH_CONDITION
      bind_2 = FetcherInstance.bind([])
      async_call bind_2 // meta cond is_init_eq_1
    } // POP_CONDITION
    bind_3 = CommiterInstance.bind([])
    async_call bind_3 // meta cond (1:b1)
    tick_reg_rd = tick_reg[(0:u1)]
    tick_reg_rd_1 = tick_reg[(0:u1)]
    tick_reg_add = tick_reg_rd_1 + (1:b8)
    tick_reg[(0:u1)] <= tick_reg_add /* Driver */ // meta cond (1:b1)
    tick_reg_rd_2 = tick_reg[(0:u1)]
  }

  #[timing: 2] 
  ALUInstance = module ALUInstance {
    alu_signals: Port<record { ROB_idx: u4, imm_val: u32, pc_addr: u32, is_jalr: b1, is_jal: b1, is_B: b1, alu_type: b15, op2_val: u32, op1_val: u32 }>
  } {
    alu_signals_valid = ALUInstance.alu_signals.valid()
    side effect intrinsic.wait_until({'alu_signals_valid'})
    signal = ALUInstance.alu_signals.pop() // meta cond (1:b1)
    signal_slice = signal[(118:u7):(149:u8)]
    op1 = bitcast signal_slice to u32
    signal_slice_1 = signal[(86:u7):(117:u7)]
    op2 = bitcast signal_slice_1 to u32
    alu_type = signal[(71:u7):(85:u7)]
    shamt = op2[(0:u1):(4:u3)]
    op1_s = bitcast op1 to i32
    op2_s = bitcast op2 to i32
    op1_add_op2 = op1 + op2
    op1_add_cast = bitcast op1_add_op2 to u32
    op1_sub_op2 = op1 - op2
    op1_sub_cast = bitcast op1_sub_op2 to u32
    op1_and__op2 = op1 & op2
    op1_and_cast = bitcast op1_and__op2 to u32
    op1_or__op2 = op1 | op2
    op1_or_cast = bitcast op1_or__op2 to u32
    op1_xor__op2 = op1 ^ op2
    op1_xor_cast = bitcast op1_xor__op2 to u32
    op1_shl_shamt = op1 << shamt
    op1_shl_cast = bitcast op1_shl_shamt to u32
    op1_shr_shamt = op1 >> shamt
    op1_shr_cast = bitcast op1_shr_shamt to u32
    op1_s_shr_shamt = op1_s >> shamt
    op1_s_cast = bitcast op1_s_shr_shamt to u32
    op1_eq_op2 = op1 == op2
    op1_eq_cast = zext op1_eq_op2 to u32
    op1_s_lt_op2_s = op1_s < op2_s
    op1_s_cast_1 = zext op1_s_lt_op2_s to u32
    op1_lt_op2 = op1 < op2
    op1_lt_cast = zext op1_lt_op2 to u32
    op1_s_ge_op2_s = op1_s >= op2_s
    op1_s_cast_2 = zext op1_s_ge_op2_s to u32
    op1_ge_op2 = op1 >= op2
    op1_ge_cast = zext op1_ge_op2 to u32
    op1_neq_op2 = op1 != op2
    op1_neq_cast = zext op1_neq_op2 to u32
    alu_type_eq = alu_type == (1:b15)
    alu_res_basic_1 = alu_type_eq ? op1_add_cast : (0:u32)
    alu_type_eq_1 = alu_type == (2:b15)
    alu_res_basic_2 = alu_type_eq_1 ? op1_sub_cast : alu_res_basic_1
    alu_type_eq_2 = alu_type == (4:b15)
    alu_res_basic_3 = alu_type_eq_2 ? op1_xor_cast : alu_res_basic_2
    alu_type_eq_3 = alu_type == (8:b15)
    alu_res_basic_4 = alu_type_eq_3 ? op1_or_cast : alu_res_basic_3
    alu_type_eq_4 = alu_type == (16:b15)
    alu_res_basic_5 = alu_type_eq_4 ? op1_and_cast : alu_res_basic_4
    alu_type_eq_5 = alu_type == (32:b15)
    alu_res_basic_6 = alu_type_eq_5 ? op1_shl_cast : alu_res_basic_5
    alu_type_eq_6 = alu_type == (64:b15)
    alu_res_basic_7 = alu_type_eq_6 ? op1_shr_cast : alu_res_basic_6
    alu_type_eq_7 = alu_type == (128:b15)
    alu_res_basic_8 = alu_type_eq_7 ? op1_s_cast : alu_res_basic_7
    alu_type_eq_8 = alu_type == (256:b15)
    alu_res_basic_9 = alu_type_eq_8 ? op1_eq_cast : alu_res_basic_8
    alu_type_eq_9 = alu_type == (512:b15)
    alu_res_basic_10 = alu_type_eq_9 ? op1_s_cast_1 : alu_res_basic_9
    alu_type_eq_10 = alu_type == (1024:b15)
    alu_res_basic_11 = alu_type_eq_10 ? op1_lt_cast : alu_res_basic_10
    alu_type_eq_11 = alu_type == (2048:b15)
    alu_res_basic_12 = alu_type_eq_11 ? op1_s_cast_2 : alu_res_basic_11
    alu_type_eq_12 = alu_type == (4096:b15)
    alu_res_basic_13 = alu_type_eq_12 ? op1_ge_cast : alu_res_basic_12
    alu_type_eq_13 = alu_type == (8192:b15)
    alu_res_basic_14 = alu_type_eq_13 ? op1_neq_cast : alu_res_basic_13
    alu_type_eq_14 = alu_type == (16384:b15)
    alu_res_basic_15 = alu_type_eq_14 ? (0:u32) : alu_res_basic_14
    signal_slice_3 = signal[(69:u7):(69:u7)]
    signal_slice_4 = signal[(68:u7):(68:u7)]
    signal_slice_or__signal_s = signal_slice_3 | signal_slice_4
    signal_slice_5 = signal[(36:u6):(67:u7)]
    signal_slice_cast_2 = bitcast signal_slice_5 to u32
    signal_slice_add = signal_slice_cast_2 + (4:u32)
    alu_res = signal_slice_or__signal_s ? signal_slice_add : alu_res_basic_15
    signal_slice_6 = signal[(70:u7):(70:u7)]
    signal_slice_7 = signal[(69:u7):(69:u7)]
    signal_slice_or__signal_s_1 = signal_slice_6 | signal_slice_7
    signal_slice_8 = signal[(68:u7):(68:u7)]
    is_branch = signal_slice_or__signal_s_1 | signal_slice_8
    branch_taken = alu_res_basic_15 != (0:u32)
    signal_slice_9 = signal[(36:u6):(67:u7)]
    signal_slice_cast_3 = bitcast signal_slice_9 to u32
    signal_slice_10 = signal[(4:u3):(35:u6)]
    signal_slice_cast_4 = bitcast signal_slice_10 to u32
    signal_slice_add_signal_s = signal_slice_cast_3 + signal_slice_cast_4
    signal_slice_11 = signal[(36:u6):(67:u7)]
    signal_slice_cast_5 = bitcast signal_slice_11 to u32
    signal_slice_add_1 = signal_slice_cast_5 + (4:u32)
    branch_pc = branch_taken ? signal_slice_add_signal_s : signal_slice_add_1
    signal_slice_12 = signal[(69:u7):(69:u7)]
    signal_slice_13 = signal[(36:u6):(67:u7)]
    signal_slice_cast_6 = bitcast signal_slice_13 to u32
    signal_slice_14 = signal[(4:u3):(35:u6)]
    signal_slice_cast_7 = bitcast signal_slice_14 to u32
    signal_slice_add_signal_s_1 = signal_slice_cast_6 + signal_slice_cast_7
    signal_slice_15 = signal[(68:u7):(68:u7)]
    signal_slice_16 = signal[(70:u7):(70:u7)]
    signal_slice_mux_1 = signal_slice_16 ? branch_pc : alu_res_basic_15
    signal_slice_mux_2 = signal_slice_15 ? alu_res_basic_15 : signal_slice_mux_1
    next_pc = signal_slice_12 ? signal_slice_add_signal_s_1 : signal_slice_mux_2
    log('alu_res_basic = {:08x}, alu_res = {:08x}, next_pc = {:08x}, is_branch = {}', alu_res_basic_15, alu_res, next_pc, is_branch) // meta cond (1:b1)
    signal_slice_17 = signal[(0:u1):(3:u2)]
    signal_slice_cast_8 = bitcast signal_slice_17 to u4
    signal_slice_cat_alu_res = { signal_slice_cast_8 alu_res }
    signal_slice_cat = { signal_slice_cat_alu_res (1:b1) }
    signal_slice_cat_is_branc = { signal_slice_cat is_branch }
    signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  }

  #[timing: 2] 
  LSUInstance = module LSUInstance {
    lsu_signal: Port<record { rs2_value: u32, address: u32, ROB_idx: u4, is_store: b1, is_load: b1 }>
  } {
    lsu_signal_valid = LSUInstance.lsu_signal.valid()
    side effect intrinsic.wait_until({'lsu_signal_valid'})
    LSU_signal = LSUInstance.lsu_signal.pop() // meta cond (1:b1)
    LSU_signal_slice = LSU_signal[(69:u7):(69:u7)]
    LSU_signal_slice_1 = LSU_signal[(68:u7):(68:u7)]
    LSU_signal_slice_2 = LSU_signal[(32:u6):(63:u6)]
    LSU_signal_cast = bitcast LSU_signal_slice_2 to u32
    LSU_signal_slice_3 = LSU_signal[(0:u1):(31:u5)]
    LSU_signal_cast_1 = bitcast LSU_signal_slice_3 to u32
    LSU_signal_slice_4 = LSU_signal[(64:u7):(67:u7)]
    LSU_signal_cast_2 = bitcast LSU_signal_slice_4 to u4
    log('LSU: req is_load={} is_store={} addr=0x{:08x} rs2=0x{:08x} rob_idx={}', LSU_signal_slice, LSU_signal_slice_1, LSU_signal_cast, LSU_signal_cast_1, LSU_signal_cast_2) // meta cond (1:b1)
    LSU_signal_slice_5 = LSU_signal[(64:u7):(67:u7)]
    LSU_signal_cast_3 = bitcast LSU_signal_slice_5 to u4
    LSU_signal_slice_6 = LSU_signal[(69:u7):(69:u7)]
    SRAM_1_rdata_rd = SRAM_1_rdata[(0:u1)]
    SRAM_1_cast = bitcast SRAM_1_rdata_rd to u32
    LSU_signal_mux = LSU_signal_slice_6 ? SRAM_1_cast : (0:u32)
    LSU_signal_slice_7 = LSU_signal[(69:u7):(69:u7)]
    LSU_signal_slice_8 = LSU_signal[(68:u7):(68:u7)]
    LSU_signal_slice_9 = LSU_signal[(32:u6):(63:u6)]
    LSU_signal_cast_4 = bitcast LSU_signal_slice_9 to u32
    LSU_signal_slice_10 = LSU_signal[(0:u1):(31:u5)]
    LSU_signal_cast_5 = bitcast LSU_signal_slice_10 to u32
    LSU_signal_cat_LSU_signal = { LSU_signal_cast_3 LSU_signal_mux }
    LSU_signal_cat = { LSU_signal_cat_LSU_signal (1:b1) }
    LSU_signal_cat_LSU_signal_1 = { LSU_signal_cat LSU_signal_slice_7 }
    LSU_signal_cat_LSU_signal_2 = { LSU_signal_cat_LSU_signal_1 LSU_signal_slice_8 }
    LSU_signal_cat_LSU_signal_3 = { LSU_signal_cat_LSU_signal_2 LSU_signal_cast_4 }
    LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  }

  
  CommiterInstance = module CommiterInstance {
    head = array_080e0[(0:u1)]
    array_080e9_rd = array_080e9[head]
    array_080ef_rd = array_080ef[head]
    can_commit = array_080e9_rd & array_080ef_rd
    array_08113_rd = array_08113[head]
    mem_we = can_commit & array_08113_rd
    array_08119_rd = array_08119[head]
    mem_addr = mem_we ? array_08119_rd : (0:u32)
    array_0811f_rd = array_0811f[head]
    mem_data = mem_we ? array_0811f_rd : (0:u32)
    array_08113_rd_1 = array_08113[head]
    array_080f5_rd = array_080f5[head]
    array_080fb_rd = array_080fb[head]
    log('commit: can_commit={} head={} is_store={} rd={} value={}', can_commit, head, array_08113_rd_1, array_080f5_rd, array_080fb_rd) // meta cond (1:b1)
    head_add = head + (1:u3)
    head_tag = bitcast head_add to b4
    array_080f5_rd_1 = array_080f5[head]
    reg_pending_rd = reg_pending[array_080f5_rd_1]
    clear_pending = reg_pending_rd == head_tag
    if can_commit { // PUSH_CONDITION
      array_0810d_rd = array_0810d[head]
      can_commit_and__array_081_1 = can_commit & array_0810d_rd
      if array_0810d_rd { // PUSH_CONDITION
        array_08107_rd = array_08107[head]
        log('commit: hit syscall/ebreak at pc=0x{:08x}', array_08107_rd) // meta cond can_commit_and__array_081_1
        side effect intrinsic.finish({''})
      } // POP_CONDITION
      array_08113_rd_2 = array_08113[head]
      not__array_08113 = !array_08113_rd_2
      array_080f5_rd_2 = array_080f5[head]
      array_080f5_neq = array_080f5_rd_2 != (0:b5)
      not__and__array_080f5 = not__array_08113 & array_080f5_neq
      can_commit_and__not_ = can_commit & not__and__array_080f5
      if not__and__array_080f5 { // PUSH_CONDITION
        regs_rd = regs[array_080f5_rd_2]
        array_080fb_rd_1 = array_080fb[head]
        regs[array_080f5_rd_2] <= array_080fb_rd_1 /* CommiterInstance */ // meta cond can_commit_and__not_
        can_commit_and__clear_pen = can_commit_and__not_ & clear_pending
        if clear_pending { // PUSH_CONDITION
          reg_pending_rd_1 = reg_pending[array_080f5_rd_2]
          reg_pending[array_080f5_rd_2] <= (0:b4) /* CommiterInstance */ // meta cond can_commit_and__clear_pen
        } // POP_CONDITION
        log('commit: writeback rd={} value={}', array_080f5_rd_2, array_080fb_rd_1) // meta cond can_commit_and__not_
      } // POP_CONDITION
      array_080e9_rd_1 = array_080e9[head]
      array_080e9[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080ef_rd_1 = array_080ef[head]
      array_080ef[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08101_rd = array_08101[head]
      array_08101[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_0810d[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08113[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080f5[head] <= (0:b5) /* CommiterInstance */ // meta cond can_commit
      array_080fb_rd_2 = array_080fb[head]
      array_080fb[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08107_rd_1 = array_08107[head]
      array_08107[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08119_rd_1 = array_08119[head]
      array_08119[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_0811f_rd_1 = array_0811f[head]
      array_0811f[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      head_add_1 = head + (1:u3)
      head_add_and_ = head_add_1 & (7:u3)
      next_head = bitcast head_add_and_ to u3
      array_080e0_rd_1 = array_080e0[(0:u1)]
      array_080e0[(0:u1)] <= next_head /* CommiterInstance */ // meta cond can_commit
    } // POP_CONDITION
  }

  // External: re_3 = stall_2 ? (1:b1) : start_effective_mux_1
  //  .usedby: is_J_and__re_3 = (0:b1) & re_3
  //  .usedby: side effect intrinsic.PUSH_CONDITION({'re_3'})
  // External: word_addr_cast_1 = bitcast word_addr_1 to b18
  //  .usedby: SRAM_val[word_addr_cast_1] <= (0:b32) /* icache */ // meta cond (0:b1)
  //  .usedby: SRAM_val_rd = SRAM_val[word_addr_cast_1]
  #[memory.SRAM]
  icache = module icache {
    is_J_and__re_3 = (0:b1) & re_3
    not__is_J = !is_J_and__re_3
    side effect intrinsic.assert({'not__is_J'})
    if (0:b1) { // PUSH_CONDITION
      SRAM_val[word_addr_cast_1] <= (0:b32) /* icache */ // meta cond (0:b1)
    } // POP_CONDITION
    if re_3 { // PUSH_CONDITION
      SRAM_val_rd = SRAM_val[word_addr_cast_1]
      SRAM_rdata[(0:u1)] <= SRAM_val_rd /* icache */ // meta cond re_3
    } // POP_CONDITION
  }


  // External: mem_write_1 = mem_we_valid ? mem_we : (0:b1)
  //  .usedby: mem_write_and__re_2 = mem_write_1 & re_2
  //  .usedby: side effect intrinsic.PUSH_CONDITION({'mem_write_1'})
  // External: re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
  //  .usedby: mem_write_and__re_2 = mem_write_1 & re_2
  //  .usedby: side effect intrinsic.PUSH_CONDITION({'re_2'})
  // External: word_addr_cast = bitcast word_addr to b18
  //  .usedby: SRAM_1_val[word_addr_cast] <= data_cast /* dcache */ // meta cond mem_write_1
  //  .usedby: SRAM_1_val_rd = SRAM_1_val[word_addr_cast]
  // External: data_cast = bitcast data to b32
  //  .usedby: SRAM_1_val[word_addr_cast] <= data_cast /* dcache */ // meta cond mem_write_1
  #[memory.SRAM]
  dcache = module dcache {
    mem_write_and__re_2 = mem_write_1 & re_2
    not__mem_write = !mem_write_and__re_2
    side effect intrinsic.assert({'not__mem_write'})
    if mem_write_1 { // PUSH_CONDITION
      SRAM_1_val[word_addr_cast] <= data_cast /* dcache */ // meta cond mem_write_1
    } // POP_CONDITION
    if re_2 { // PUSH_CONDITION
      SRAM_1_val_rd = SRAM_1_val[word_addr_cast]
      SRAM_1_rdata[(0:u1)] <= SRAM_1_val_rd /* dcache */ // meta cond re_2
    } // POP_CONDITION
  }


  // External: re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  //  .usedby: re_valid = re.valid()
  //  .usedby: re_1 = re_valid ? re : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid = pc_addr_2.valid()
  //  .usedby: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  // External: instr = SRAM_rdata[(0:u1)]
  //  .usedby: instr_valid = instr.valid()
  //  .usedby: instr_1 = instr_valid ? instr : (0:b32)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
  //  .usedby: cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
  #[downstream]
  IsserImpl = module IsserImpl {
    re_valid = re.valid()
    re_1 = re_valid ? re : (0:b1)
    pc_addr_2_valid = pc_addr_2.valid()
    stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
    instr_valid = instr.valid()
    instr_1 = instr_valid ? instr : (0:b32)
    ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
    cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
    opcode = instr_1[(0:u1):(6:u3)]
    funct3 = instr_1[(12:u4):(14:u4)]
    funct7 = instr_1[(25:u5):(31:u5)]
    rd = instr_1[(7:u3):(11:u4)]
    rs1 = instr_1[(15:u4):(19:u5)]
    rs2 = instr_1[(20:u5):(24:u5)]
    opcode_eq = opcode == (51:b7)
    funct3_eq = funct3 == (0:b3)
    opcode_eq_and__funct3_eq = opcode_eq & funct3_eq
    funct7_eq = funct7 == (0:b7)
    eq = opcode_eq_and__funct3_eq & funct7_eq
    is_R_1 = (0:b1) | eq
    alu_type_2 = eq ? (1:b15) : (16384:b15)
    if eq { // PUSH_CONDITION
      log('Decoded R-type instruction: add') // meta cond eq
    } // POP_CONDITION
    opcode_eq_1 = opcode == (51:b7)
    funct3_eq_1 = funct3 == (0:b3)
    opcode_eq_and__funct3_eq_1 = opcode_eq_1 & funct3_eq_1
    funct7_eq_1 = funct7 == (32:b7)
    eq_1 = opcode_eq_and__funct3_eq_1 & funct7_eq_1
    is_R_2 = is_R_1 | eq_1
    alu_type_3 = eq_1 ? (2:b15) : alu_type_2
    if eq_1 { // PUSH_CONDITION
      log('Decoded R-type instruction: sub') // meta cond eq_1
    } // POP_CONDITION
    opcode_eq_2 = opcode == (51:b7)
    funct3_eq_2 = funct3 == (7:b3)
    opcode_eq_and__funct3_eq_2 = opcode_eq_2 & funct3_eq_2
    funct7_eq_2 = funct7 == (0:b7)
    eq_2 = opcode_eq_and__funct3_eq_2 & funct7_eq_2
    is_R_3 = is_R_2 | eq_2
    alu_type_4 = eq_2 ? (16:b15) : alu_type_3
    if eq_2 { // PUSH_CONDITION
      log('Decoded R-type instruction: and') // meta cond eq_2
    } // POP_CONDITION
    opcode_eq_3 = opcode == (51:b7)
    funct3_eq_3 = funct3 == (6:b3)
    opcode_eq_and__funct3_eq_3 = opcode_eq_3 & funct3_eq_3
    funct7_eq_3 = funct7 == (0:b7)
    eq_3 = opcode_eq_and__funct3_eq_3 & funct7_eq_3
    is_R_4 = is_R_3 | eq_3
    alu_type_5 = eq_3 ? (8:b15) : alu_type_4
    if eq_3 { // PUSH_CONDITION
      log('Decoded R-type instruction: or') // meta cond eq_3
    } // POP_CONDITION
    opcode_eq_4 = opcode == (51:b7)
    funct3_eq_4 = funct3 == (4:b3)
    opcode_eq_and__funct3_eq_4 = opcode_eq_4 & funct3_eq_4
    funct7_eq_4 = funct7 == (0:b7)
    eq_4 = opcode_eq_and__funct3_eq_4 & funct7_eq_4
    is_R_5 = is_R_4 | eq_4
    alu_type_6 = eq_4 ? (4:b15) : alu_type_5
    if eq_4 { // PUSH_CONDITION
      log('Decoded R-type instruction: xor') // meta cond eq_4
    } // POP_CONDITION
    opcode_eq_5 = opcode == (51:b7)
    funct3_eq_5 = funct3 == (1:b3)
    opcode_eq_and__funct3_eq_5 = opcode_eq_5 & funct3_eq_5
    funct7_eq_5 = funct7 == (0:b7)
    eq_5 = opcode_eq_and__funct3_eq_5 & funct7_eq_5
    is_R_6 = is_R_5 | eq_5
    alu_type_7 = eq_5 ? (32:b15) : alu_type_6
    if eq_5 { // PUSH_CONDITION
      log('Decoded R-type instruction: sll') // meta cond eq_5
    } // POP_CONDITION
    opcode_eq_6 = opcode == (51:b7)
    funct3_eq_6 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_6 = opcode_eq_6 & funct3_eq_6
    funct7_eq_6 = funct7 == (0:b7)
    eq_6 = opcode_eq_and__funct3_eq_6 & funct7_eq_6
    is_R_7 = is_R_6 | eq_6
    alu_type_8 = eq_6 ? (64:b15) : alu_type_7
    if eq_6 { // PUSH_CONDITION
      log('Decoded R-type instruction: srl') // meta cond eq_6
    } // POP_CONDITION
    opcode_eq_7 = opcode == (51:b7)
    funct3_eq_7 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_7 = opcode_eq_7 & funct3_eq_7
    funct7_eq_7 = funct7 == (32:b7)
    eq_7 = opcode_eq_and__funct3_eq_7 & funct7_eq_7
    is_R_8 = is_R_7 | eq_7
    alu_type_9 = eq_7 ? (128:b15) : alu_type_8
    if eq_7 { // PUSH_CONDITION
      log('Decoded R-type instruction: sra') // meta cond eq_7
    } // POP_CONDITION
    opcode_eq_8 = opcode == (51:b7)
    funct3_eq_8 = funct3 == (2:b3)
    opcode_eq_and__funct3_eq_8 = opcode_eq_8 & funct3_eq_8
    funct7_eq_8 = funct7 == (0:b7)
    eq_8 = opcode_eq_and__funct3_eq_8 & funct7_eq_8
    is_R_9 = is_R_8 | eq_8
    alu_type_10 = eq_8 ? (512:b15) : alu_type_9
    if eq_8 { // PUSH_CONDITION
      log('Decoded R-type instruction: slt') // meta cond eq_8
    } // POP_CONDITION
    opcode_eq_9 = opcode == (51:b7)
    funct3_eq_9 = funct3 == (3:b3)
    opcode_eq_and__funct3_eq_9 = opcode_eq_9 & funct3_eq_9
    funct7_eq_9 = funct7 == (0:b7)
    eq_9 = opcode_eq_and__funct3_eq_9 & funct7_eq_9
    is_R_10 = is_R_9 | eq_9
    alu_type_11 = eq_9 ? (1024:b15) : alu_type_10
    if eq_9 { // PUSH_CONDITION
      log('Decoded R-type instruction: sltu') // meta cond eq_9
    } // POP_CONDITION
    imm = instr_1[(20:u5):(31:u5)]
    rs1_1 = instr_1[(15:u4):(19:u5)]
    rd_1 = instr_1[(7:u3):(11:u4)]
    opcode_1 = instr_1[(0:u1):(6:u3)]
    funct3_1 = instr_1[(12:u4):(14:u4)]
    opcode_1_eq = opcode_1 == (103:b7)
    funct3_1_eq = funct3_1 == (0:b3)
    opcode_1_and__funct3_1 = opcode_1_eq & funct3_1_eq
    is_jalr = opcode_1_and__funct3_1 & (1:b1)
    is_I_1 = (0:b1) | is_jalr
    alu_type_13 = is_jalr ? (1:b15) : (16384:b15)
    if is_jalr { // PUSH_CONDITION
      log('Decoded I-type instruction: jalr') // meta cond is_jalr
    } // POP_CONDITION
    opcode_1_eq_1 = opcode_1 == (3:b7)
    funct3_1_eq_1 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_1 = opcode_1_eq_1 & funct3_1_eq_1
    eq_11 = opcode_1_and__funct3_1_1 & (1:b1)
    is_I_2 = is_I_1 | eq_11
    alu_type_14 = eq_11 ? (1:b15) : alu_type_13
    if eq_11 { // PUSH_CONDITION
      log('Decoded I-type instruction: lb') // meta cond eq_11
    } // POP_CONDITION
    opcode_1_eq_2 = opcode_1 == (3:b7)
    funct3_1_eq_2 = funct3_1 == (1:b3)
    opcode_1_and__funct3_1_2 = opcode_1_eq_2 & funct3_1_eq_2
    eq_12 = opcode_1_and__funct3_1_2 & (1:b1)
    is_I_3 = is_I_2 | eq_12
    alu_type_15 = eq_12 ? (1:b15) : alu_type_14
    if eq_12 { // PUSH_CONDITION
      log('Decoded I-type instruction: lh') // meta cond eq_12
    } // POP_CONDITION
    opcode_1_eq_3 = opcode_1 == (3:b7)
    funct3_1_eq_3 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_3 = opcode_1_eq_3 & funct3_1_eq_3
    eq_13 = opcode_1_and__funct3_1_3 & (1:b1)
    is_I_4 = is_I_3 | eq_13
    alu_type_16 = eq_13 ? (1:b15) : alu_type_15
    if eq_13 { // PUSH_CONDITION
      log('Decoded I-type instruction: lw') // meta cond eq_13
    } // POP_CONDITION
    opcode_1_eq_4 = opcode_1 == (3:b7)
    funct3_1_eq_4 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_4 = opcode_1_eq_4 & funct3_1_eq_4
    eq_14 = opcode_1_and__funct3_1_4 & (1:b1)
    is_I_5 = is_I_4 | eq_14
    alu_type_17 = eq_14 ? (1:b15) : alu_type_16
    if eq_14 { // PUSH_CONDITION
      log('Decoded I-type instruction: lbu') // meta cond eq_14
    } // POP_CONDITION
    opcode_1_eq_5 = opcode_1 == (3:b7)
    funct3_1_eq_5 = funct3_1 == (5:b3)
    opcode_1_and__funct3_1_5 = opcode_1_eq_5 & funct3_1_eq_5
    eq_15 = opcode_1_and__funct3_1_5 & (1:b1)
    is_I_6 = is_I_5 | eq_15
    alu_type_18 = eq_15 ? (1:b15) : alu_type_17
    if eq_15 { // PUSH_CONDITION
      log('Decoded I-type instruction: lhu') // meta cond eq_15
    } // POP_CONDITION
    opcode_1_eq_6 = opcode_1 == (19:b7)
    funct3_1_eq_6 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_6 = opcode_1_eq_6 & funct3_1_eq_6
    eq_16 = opcode_1_and__funct3_1_6 & (1:b1)
    is_I_7 = is_I_6 | eq_16
    alu_type_19 = eq_16 ? (1:b15) : alu_type_18
    if eq_16 { // PUSH_CONDITION
      log('Decoded I-type instruction: addi') // meta cond eq_16
    } // POP_CONDITION
    opcode_1_eq_7 = opcode_1 == (19:b7)
    funct3_1_eq_7 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_7 = opcode_1_eq_7 & funct3_1_eq_7
    eq_17 = opcode_1_and__funct3_1_7 & (1:b1)
    is_I_8 = is_I_7 | eq_17
    alu_type_20 = eq_17 ? (512:b15) : alu_type_19
    if eq_17 { // PUSH_CONDITION
      log('Decoded I-type instruction: slti') // meta cond eq_17
    } // POP_CONDITION
    opcode_1_eq_8 = opcode_1 == (19:b7)
    funct3_1_eq_8 = funct3_1 == (3:b3)
    opcode_1_and__funct3_1_8 = opcode_1_eq_8 & funct3_1_eq_8
    eq_18 = opcode_1_and__funct3_1_8 & (1:b1)
    is_I_9 = is_I_8 | eq_18
    alu_type_21 = eq_18 ? (1024:b15) : alu_type_20
    if eq_18 { // PUSH_CONDITION
      log('Decoded I-type instruction: sltiu') // meta cond eq_18
    } // POP_CONDITION
    opcode_1_eq_9 = opcode_1 == (19:b7)
    funct3_1_eq_9 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_9 = opcode_1_eq_9 & funct3_1_eq_9
    eq_19 = opcode_1_and__funct3_1_9 & (1:b1)
    is_I_10 = is_I_9 | eq_19
    alu_type_22 = eq_19 ? (4:b15) : alu_type_21
    if eq_19 { // PUSH_CONDITION
      log('Decoded I-type instruction: xori') // meta cond eq_19
    } // POP_CONDITION
    opcode_1_eq_10 = opcode_1 == (19:b7)
    funct3_1_eq_10 = funct3_1 == (6:b3)
    opcode_1_and__funct3_1_10 = opcode_1_eq_10 & funct3_1_eq_10
    eq_20 = opcode_1_and__funct3_1_10 & (1:b1)
    is_I_11 = is_I_10 | eq_20
    alu_type_23 = eq_20 ? (8:b15) : alu_type_22
    if eq_20 { // PUSH_CONDITION
      log('Decoded I-type instruction: ori') // meta cond eq_20
    } // POP_CONDITION
    opcode_1_eq_11 = opcode_1 == (19:b7)
    funct3_1_eq_11 = funct3_1 == (7:b3)
    opcode_1_and__funct3_1_11 = opcode_1_eq_11 & funct3_1_eq_11
    eq_21 = opcode_1_and__funct3_1_11 & (1:b1)
    is_I_12 = is_I_11 | eq_21
    alu_type_24 = eq_21 ? (16:b15) : alu_type_23
    if eq_21 { // PUSH_CONDITION
      log('Decoded I-type instruction: andi') // meta cond eq_21
    } // POP_CONDITION
    extra_13 = imm == (0:b12)
    opcode_1_eq_12 = opcode_1 == (115:b7)
    funct3_1_eq_12 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_12 = opcode_1_eq_12 & funct3_1_eq_12
    is_ecall = opcode_1_and__funct3_1_12 & extra_13
    is_I_13 = is_I_12 | is_ecall
    alu_type_25 = is_ecall ? (16384:b15) : alu_type_24
    if is_ecall { // PUSH_CONDITION
      log('Decoded I-type instruction: ecall') // meta cond is_ecall
    } // POP_CONDITION
    extra_15 = imm == (1:b12)
    opcode_1_eq_13 = opcode_1 == (115:b7)
    funct3_1_eq_13 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_13 = opcode_1_eq_13 & funct3_1_eq_13
    is_ebreak = opcode_1_and__funct3_1_13 & extra_15
    is_I_14 = is_I_13 | is_ebreak
    alu_type_26 = is_ebreak ? (16384:b15) : alu_type_25
    if is_ebreak { // PUSH_CONDITION
      log('Decoded I-type instruction: ebreak') // meta cond is_ebreak
    } // POP_CONDITION
    imm_1 = instr_1[(20:u5):(31:u5)]
    imm11_5 = instr_1[(25:u5):(31:u5)]
    rs1_2 = instr_1[(15:u4):(19:u5)]
    rd_2 = instr_1[(7:u3):(11:u4)]
    opcode_2 = instr_1[(0:u1):(6:u3)]
    funct3_2 = instr_1[(12:u4):(14:u4)]
    extra_16 = imm11_5 == (0:b7)
    opcode_2_eq = opcode_2 == (19:b7)
    funct3_2_eq = funct3_2 == (1:b3)
    opcode_2_and__funct3_2 = opcode_2_eq & funct3_2_eq
    eq_24 = opcode_2_and__funct3_2 & extra_16
    is_I_star_1 = (0:b1) | eq_24
    alu_type_28 = eq_24 ? (32:b15) : (16384:b15)
    if eq_24 { // PUSH_CONDITION
      log('Decoded I*-type instruction: slli') // meta cond eq_24
    } // POP_CONDITION
    extra_17 = imm11_5 == (0:b7)
    opcode_2_eq_1 = opcode_2 == (19:b7)
    funct3_2_eq_1 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_1 = opcode_2_eq_1 & funct3_2_eq_1
    eq_25 = opcode_2_and__funct3_2_1 & extra_17
    is_I_star_2 = is_I_star_1 | eq_25
    alu_type_29 = eq_25 ? (64:b15) : alu_type_28
    if eq_25 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srli') // meta cond eq_25
    } // POP_CONDITION
    extra_18 = imm11_5 == (32:b7)
    opcode_2_eq_2 = opcode_2 == (19:b7)
    funct3_2_eq_2 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_2 = opcode_2_eq_2 & funct3_2_eq_2
    eq_26 = opcode_2_and__funct3_2_2 & extra_18
    is_I_star_3 = is_I_star_2 | eq_26
    alu_type_30 = eq_26 ? (128:b15) : alu_type_29
    if eq_26 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srai') // meta cond eq_26
    } // POP_CONDITION
    imm11_5_1 = instr_1[(25:u5):(31:u5)]
    imm4_0 = instr_1[(7:u3):(11:u4)]
    imm_2 = { imm11_5_1 imm4_0 }
    rs1_3 = instr_1[(15:u4):(19:u5)]
    rs2_1 = instr_1[(20:u5):(24:u5)]
    opcode_3 = instr_1[(0:u1):(6:u3)]
    funct3_3 = instr_1[(12:u4):(14:u4)]
    opcode_3_eq = opcode_3 == (35:b7)
    funct3_3_eq = funct3_3 == (0:b3)
    eq_27 = opcode_3_eq & funct3_3_eq
    is_S_1 = (0:b1) | eq_27
    if eq_27 { // PUSH_CONDITION
      log('Decoded S-type instruction: sb') // meta cond eq_27
    } // POP_CONDITION
    opcode_3_eq_1 = opcode_3 == (35:b7)
    funct3_3_eq_1 = funct3_3 == (1:b3)
    eq_28 = opcode_3_eq_1 & funct3_3_eq_1
    is_S_2 = is_S_1 | eq_28
    if eq_28 { // PUSH_CONDITION
      log('Decoded S-type instruction: sh') // meta cond eq_28
    } // POP_CONDITION
    opcode_3_eq_2 = opcode_3 == (35:b7)
    funct3_3_eq_2 = funct3_3 == (2:b3)
    eq_29 = opcode_3_eq_2 & funct3_3_eq_2
    is_S_3 = is_S_2 | eq_29
    if eq_29 { // PUSH_CONDITION
      log('Decoded S-type instruction: sw') // meta cond eq_29
    } // POP_CONDITION
    imm12 = instr_1[(31:u5):(31:u5)]
    imm11 = instr_1[(7:u3):(7:u3)]
    imm10_5 = instr_1[(25:u5):(30:u5)]
    imm4_1 = instr_1[(8:u4):(11:u4)]
    imm12_cat_imm11 = { imm12 imm11 }
    imm12_cat_cat_imm10_5 = { imm12_cat_imm11 imm10_5 }
    imm12_cat_cat_imm4_1 = { imm12_cat_cat_imm10_5 imm4_1 }
    imm_3 = { imm12_cat_cat_imm4_1 (0:b1) }
    rs1_4 = instr_1[(15:u4):(19:u5)]
    rs2_2 = instr_1[(20:u5):(24:u5)]
    opcode_4 = instr_1[(0:u1):(6:u3)]
    funct3_4 = instr_1[(12:u4):(14:u4)]
    opcode_4_eq = opcode_4 == (99:b7)
    funct3_4_eq = funct3_4 == (0:b3)
    eq_30 = opcode_4_eq & funct3_4_eq
    is_B_1 = (0:b1) | eq_30
    alu_type_32 = eq_30 ? (256:b15) : (16384:b15)
    if eq_30 { // PUSH_CONDITION
      log('Decoded B-type instruction: beq') // meta cond eq_30
    } // POP_CONDITION
    opcode_4_eq_1 = opcode_4 == (99:b7)
    funct3_4_eq_1 = funct3_4 == (1:b3)
    eq_31 = opcode_4_eq_1 & funct3_4_eq_1
    is_B_2 = is_B_1 | eq_31
    alu_type_33 = eq_31 ? (8192:b15) : alu_type_32
    if eq_31 { // PUSH_CONDITION
      log('Decoded B-type instruction: bne') // meta cond eq_31
    } // POP_CONDITION
    opcode_4_eq_2 = opcode_4 == (99:b7)
    funct3_4_eq_2 = funct3_4 == (4:b3)
    eq_32 = opcode_4_eq_2 & funct3_4_eq_2
    is_B_3 = is_B_2 | eq_32
    alu_type_34 = eq_32 ? (512:b15) : alu_type_33
    if eq_32 { // PUSH_CONDITION
      log('Decoded B-type instruction: blt') // meta cond eq_32
    } // POP_CONDITION
    opcode_4_eq_3 = opcode_4 == (99:b7)
    funct3_4_eq_3 = funct3_4 == (5:b3)
    eq_33 = opcode_4_eq_3 & funct3_4_eq_3
    is_B_4 = is_B_3 | eq_33
    alu_type_35 = eq_33 ? (2048:b15) : alu_type_34
    if eq_33 { // PUSH_CONDITION
      log('Decoded B-type instruction: bge') // meta cond eq_33
    } // POP_CONDITION
    opcode_4_eq_4 = opcode_4 == (99:b7)
    funct3_4_eq_4 = funct3_4 == (6:b3)
    eq_34 = opcode_4_eq_4 & funct3_4_eq_4
    is_B_5 = is_B_4 | eq_34
    alu_type_36 = eq_34 ? (1024:b15) : alu_type_35
    if eq_34 { // PUSH_CONDITION
      log('Decoded B-type instruction: bltu') // meta cond eq_34
    } // POP_CONDITION
    opcode_4_eq_5 = opcode_4 == (99:b7)
    funct3_4_eq_5 = funct3_4 == (7:b3)
    eq_35 = opcode_4_eq_5 & funct3_4_eq_5
    is_B_6 = is_B_5 | eq_35
    alu_type_37 = eq_35 ? (4096:b15) : alu_type_36
    if eq_35 { // PUSH_CONDITION
      log('Decoded B-type instruction: bgeu') // meta cond eq_35
    } // POP_CONDITION
    imm_4 = instr_1[(12:u4):(31:u5)]
    rd_3 = instr_1[(7:u3):(11:u4)]
    opcode_5 = instr_1[(0:u1):(6:u3)]
    is_lui = opcode_5 == (55:b7)
    is_U_1 = (0:b1) | is_lui
    if is_lui { // PUSH_CONDITION
      log('Decoded U-type instruction: lui') // meta cond is_lui
    } // POP_CONDITION
    is_auipc = opcode_5 == (23:b7)
    is_U_2 = is_U_1 | is_auipc
    if is_auipc { // PUSH_CONDITION
      log('Decoded U-type instruction: auipc') // meta cond is_auipc
    } // POP_CONDITION
    rd_4 = instr_1[(7:u3):(11:u4)]
    opcode_6 = instr_1[(0:u1):(6:u3)]
    imm20 = instr_1[(31:u5):(31:u5)]
    imm10_1 = instr_1[(21:u5):(30:u5)]
    imm11_1 = instr_1[(20:u5):(20:u5)]
    imm19_12 = instr_1[(12:u4):(19:u5)]
    imm20_cat_imm19_12 = { imm20 imm19_12 }
    imm20_cat_cat_imm11_1 = { imm20_cat_imm19_12 imm11_1 }
    imm20_cat_cat_imm10_1 = { imm20_cat_cat_imm11_1 imm10_1 }
    imm_5 = { imm20_cat_cat_imm10_1 (0:b1) }
    eq_38 = opcode_6 == (111:b7)
    is_jal = (0:b1) | eq_38
    if eq_38 { // PUSH_CONDITION
      log('Decoded J-type instruction: jal') // meta cond eq_38
    } // POP_CONDITION
    is_R_or__is_I = is_R_10 | is_I_14
    is_R_or__is_I_1 = is_R_or__is_I | is_I_star_3
    is_R_or__is_S = is_R_or__is_I_1 | is_S_3
    rs1_used = is_R_or__is_S | is_B_6
    is_B_mux = is_B_6 ? rs1_4 : (0:b5)
    is_S_mux = is_S_3 ? rs1_3 : is_B_mux
    is_I_mux = is_I_star_3 ? rs1_2 : is_S_mux
    is_I_mux_1 = is_I_14 ? rs1_1 : is_I_mux
    rs1_5 = is_R_10 ? rs1 : is_I_mux_1
    is_R_or__is_S_1 = is_R_10 | is_S_3
    rs2_used = is_R_or__is_S_1 | is_B_6
    is_B_mux_1 = is_B_6 ? rs2_2 : (0:b5)
    is_S_mux_1 = is_S_3 ? rs2_1 : is_B_mux_1
    rs2_3 = is_R_10 ? rs2 : is_S_mux_1
    ecall_or__ebreak = is_ecall | is_ebreak
    not__ecall_or = !ecall_or__ebreak
    is_I_writes = is_I_14 & not__ecall_or
    is_R_or__is_I_2 = is_R_10 | is_I_writes
    is_R_or__is_I_3 = is_R_or__is_I_2 | is_I_star_3
    is_R_or__is_U = is_R_or__is_I_3 | is_U_2
    rd_used = is_R_or__is_U | is_jal
    is_J_mux = is_jal ? rd_4 : (0:b5)
    is_U_mux = is_U_2 ? rd_3 : is_J_mux
    is_I_mux_2 = is_I_star_3 ? rd_2 : is_U_mux
    is_I_mux_3 = is_I_writes ? rd_1 : is_I_mux_2
    rd_5 = is_R_10 ? rd : is_I_mux_3
    is_I_or__is_I = is_I_14 | is_I_star_3
    is_I_or__is_S = is_I_or__is_I | is_S_3
    is_I_or__is_B = is_I_or__is_S | is_B_6
    is_I_or__is_U = is_I_or__is_B | is_U_2
    imm_used = is_I_or__is_U | is_jal
    I_sign = imm[(11:u4):(11:u4)]
    I_high = I_sign ? (1048575:b20) : (0:b20)
    imm_I_sext = { I_high imm }
    S_sign = imm_2[(11:u4):(11:u4)]
    S_high = S_sign ? (1048575:b20) : (0:b20)
    imm_S_sext = { S_high imm_2 }
    B_sign = imm_3[(12:u4):(12:u4)]
    B_high = B_sign ? (524287:b19) : (0:b19)
    imm_B_sext = { B_high imm_3 }
    J_sign = imm_5[(20:u5):(20:u5)]
    J_high = J_sign ? (2047:b11) : (0:b11)
    imm_J_sext = { J_high imm_5 }
    imm_U_shifted = { imm_4 (0:b12) }
    imm_Istar_zext = zext imm_1 to b32
    is_J_mux_1 = is_jal ? imm_J_sext : (0:b32)
    is_U_mux_1 = is_U_2 ? imm_U_shifted : is_J_mux_1
    is_B_mux_2 = is_B_6 ? imm_B_sext : is_U_mux_1
    is_S_mux_2 = is_S_3 ? imm_S_sext : is_B_mux_2
    is_I_mux_4 = is_I_star_3 ? imm_Istar_zext : is_S_mux_2
    imm_6 = is_I_14 ? imm_I_sext : is_I_mux_4
    eq_11_or__eq_12 = eq_11 | eq_12
    eq_11_or__eq_13 = eq_11_or__eq_12 | eq_13
    eq_11_or__eq_14 = eq_11_or__eq_13 | eq_14
    mem_read = eq_11_or__eq_14 | eq_15
    eq_27_or__eq_28 = eq_27 | eq_28
    mem_write = eq_27_or__eq_28 | eq_29
    is_B_or__is_J = is_B_6 | is_jal
    is_branch_1 = is_B_or__is_J | is_jalr
    instr_1_slice_40 = instr_1[(12:u4):(14:u4)]
    branch_type = is_B_6 ? instr_1_slice_40 : (0:b3)
    is_U_mux_2 = is_U_2 ? (1:b15) : (16384:b15)
    is_B_mux_4 = is_B_6 ? alu_type_37 : is_U_mux_2
    is_I_mux_6 = is_I_star_3 ? alu_type_30 : is_B_mux_4
    is_I_mux_7 = is_I_14 ? alu_type_26 : is_I_mux_6
    alu_type_38 = is_R_10 ? alu_type_11 : is_I_mux_7
    rs1_pending = reg_pending[rs1_5]
    rs2_pending = reg_pending[rs2_3]
    rs1_rob_tag_used = rs1_pending != (0:u4)
    rs2_rob_tag_used = rs2_pending != (0:u4)
    rs1_pending_sub = rs1_pending - (1:u4)
    rs1_pending_cast = bitcast rs1_pending_sub to u3
    rs1_rob_tag = rs1_rob_tag_used ? rs1_pending_cast : (0:u3)
    rs2_pending_sub = rs2_pending - (1:u4)
    rs2_pending_cast = bitcast rs2_pending_sub to u3
    rs2_rob_tag = rs2_rob_tag_used ? rs2_pending_cast : (0:u3)
    rs1_5_neq = rs1_5 != (0:b5)
    rs1_used_or__rs1_5 = rs1_used | rs1_5_neq
    cbd_payload_slice = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_1 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast = bitcast cbd_payload_slice_1 to u4
    rs1_rob_eq_cbd_payload = rs1_rob_tag == cbd_payload_cast
    cbd_payload_and__rs1_rob = cbd_payload_slice & rs1_rob_eq_cbd_payload
    array_080ef_rd_3 = array_080ef[rs1_rob_tag]
    cbd_payload_mux = cbd_payload_and__rs1_rob ? (1:b1) : array_080ef_rd_3
    rs1_rob_mux_1 = rs1_rob_tag_used ? cbd_payload_mux : (1:b1)
    rs1_valid = rs1_used_or__rs1_5 ? rs1_rob_mux_1 : (1:b1)
    rs2_3_neq = rs2_3 != (0:b5)
    rs2_used_or__rs2_3 = rs2_used | rs2_3_neq
    cbd_payload_slice_2 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_3 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_1 = bitcast cbd_payload_slice_3 to u4
    rs2_rob_eq_cbd_payload = rs2_rob_tag == cbd_payload_cast_1
    cbd_payload_and__rs2_rob = cbd_payload_slice_2 & rs2_rob_eq_cbd_payload
    array_080ef_rd_4 = array_080ef[rs2_rob_tag]
    cbd_payload_mux_1 = cbd_payload_and__rs2_rob ? (1:b1) : array_080ef_rd_4
    rs2_rob_mux_1 = rs2_rob_tag_used ? cbd_payload_mux_1 : (1:b1)
    rs2_valid = rs2_used_or__rs2_3 ? rs2_rob_mux_1 : (1:b1)
    rs1_5_neq_1 = rs1_5 != (0:b5)
    rs1_used_or__rs1_5_1 = rs1_used | rs1_5_neq_1
    cbd_payload_slice_4 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_5 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_2 = bitcast cbd_payload_slice_5 to u4
    rs1_rob_eq_cbd_payload_1 = rs1_rob_tag == cbd_payload_cast_2
    cbd_payload_and__rs1_rob_1 = cbd_payload_slice_4 & rs1_rob_eq_cbd_payload_1
    cbd_payload_slice_6 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_3 = bitcast cbd_payload_slice_6 to u32
    array_080fb_rd_4 = array_080fb[rs1_rob_tag]
    cbd_payload_mux_2 = cbd_payload_and__rs1_rob_1 ? cbd_payload_cast_3 : array_080fb_rd_4
    regs_rd_1 = regs[rs1_5]
    rs1_rob_mux_2 = rs1_rob_tag_used ? cbd_payload_mux_2 : regs_rd_1
    rs1_value = rs1_used_or__rs1_5_1 ? rs1_rob_mux_2 : (0:u32)
    rs2_3_neq_1 = rs2_3 != (0:b5)
    rs2_used_or__rs2_3_1 = rs2_used | rs2_3_neq_1
    cbd_payload_slice_7 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_8 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_4 = bitcast cbd_payload_slice_8 to u4
    rs2_rob_eq_cbd_payload_1 = rs2_rob_tag == cbd_payload_cast_4
    cbd_payload_and__rs2_rob_1 = cbd_payload_slice_7 & rs2_rob_eq_cbd_payload_1
    cbd_payload_slice_9 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_5 = bitcast cbd_payload_slice_9 to u32
    array_080fb_rd_5 = array_080fb[rs2_rob_tag]
    cbd_payload_mux_3 = cbd_payload_and__rs2_rob_1 ? cbd_payload_cast_5 : array_080fb_rd_5
    regs_rd_2 = regs[rs2_3]
    rs2_rob_mux_2 = rs2_rob_tag_used ? cbd_payload_mux_3 : regs_rd_2
    rs2_value = rs2_used_or__rs2_3_1 ? rs2_rob_mux_2 : (0:u32)
    is_valid = rs1_valid & rs2_valid
    log('decoder: alu_type(onehot)={:014b}', alu_type_38) // meta cond (1:b1)
    rs1_5_cat_rs1_used = { rs1_5 rs1_used }
    rs1_5_cat_rs1_value = { rs1_5_cat_rs1_used rs1_value }
    rs1_5_cat_rs1_valid = { rs1_5_cat_rs1_value rs1_valid }
    rs1_5_cat_rs2_3 = { rs1_5_cat_rs1_valid rs2_3 }
    rs1_5_cat_rs2_used = { rs1_5_cat_rs2_3 rs2_used }
    rs1_5_cat_rs2_value = { rs1_5_cat_rs2_used rs2_value }
    rs1_5_cat_rs2_valid = { rs1_5_cat_rs2_value rs2_valid }
    rs1_5_cat_rd_5 = { rs1_5_cat_rs2_valid rd_5 }
    rs1_5_cat_rd_used = { rs1_5_cat_rd_5 rd_used }
    rs1_5_cat_imm_6 = { rs1_5_cat_rd_used imm_6 }
    rs1_5_cat_imm_used = { rs1_5_cat_imm_6 imm_used }
    rs1_5_cat_alu_type = { rs1_5_cat_imm_used alu_type_38 }
    rs1_5_cat_mem_read = { rs1_5_cat_alu_type mem_read }
    rs1_5_cat_mem_write = { rs1_5_cat_mem_read mem_write }
    rs1_5_cat_is_branch = { rs1_5_cat_mem_write is_branch_1 }
    rs1_5_cat_branch_type = { rs1_5_cat_is_branch branch_type }
    rs1_5_cat_is_jal = { rs1_5_cat_branch_type is_jal }
    rs1_5_cat_is_jalr = { rs1_5_cat_is_jal is_jalr }
    rs1_5_cat_is_ecall = { rs1_5_cat_is_jalr is_ecall }
    rs1_5_cat_is_ebreak = { rs1_5_cat_is_ecall is_ebreak }
    rs1_5_cat_is_lui = { rs1_5_cat_is_ebreak is_lui }
    rs1_5_cat_is_auipc = { rs1_5_cat_is_lui is_auipc }
    rs1_5_cat_is_valid = { rs1_5_cat_is_auipc is_valid }
    rs1_5_slice = rs1_5_cat_is_valid[(12:u4):(12:u4)]
    rs1_5_slice_1 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
    is_mem = rs1_5_slice | rs1_5_slice_1
    array_080e3_rd = array_080e3[(0:u1)]
    array_080e3_add = array_080e3_rd + (1:u3)
    array_080e3_cast = bitcast array_080e3_add to u3
    array_080e0_rd_2 = array_080e0[(0:u1)]
    array_080e3_eq_array_080e = array_080e3_cast == array_080e0_rd_2
    array_080e0_rd_3 = array_080e0[(0:u1)]
    array_080e9_rd_2 = array_080e9[array_080e0_rd_3]
    array_080e3_and__array_08 = array_080e3_eq_array_080e & array_080e9_rd_2
    array_0812b_rd = array_0812b[(0:u1)]
    array_0805c_rd = array_0805c[(0:u1)]
    is_mem_mux = is_mem ? array_0812b_rd : array_0805c_rd
    array_080e3_or__is_mem = array_080e3_and__array_08 | is_mem_mux
    stall_1 = array_080e3_or__is_mem & re_1
    not__stall_1 = !stall_1
    rs1_5_slice_2 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
    not__and__rs1_5 = not__stall_1 & rs1_5_slice_2
    stop_signal_1 = not__and__rs1_5 & re_1
    re_1_eq_extra_14 = re_1 == (1:b1)
    if re_1_eq_extra_14 { // PUSH_CONDITION
      log('issuer: pc=0x{:08x} instr=0x{:08x} is_mem={} stall={}', stall_pc_1, instr_1, is_mem, stall_1) // meta cond re_1_eq_extra_14
      not__stall_1_1 = !stall_1
      re_1_and__not_ = re_1_eq_extra_14 & not__stall_1_1
      if not__stall_1_1 { // PUSH_CONDITION
        rob_idx = array_080e3[(0:u1)]
        rob_idx_add = rob_idx + (1:u3)
        rob_idx_and_ = rob_idx_add & (7:u3)
        next_tail = bitcast rob_idx_and_ to u3
        array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_
        array_080e9_rd_3 = array_080e9[rob_idx]
        array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_080ef_rd_5 = array_080ef[rob_idx]
        array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_08107_rd_2 = array_08107[rob_idx]
        array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_080f5_rd_3 = array_080f5[rob_idx]
        rs1_5_slice_3 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_
        array_080fb_rd_6 = array_080fb[rob_idx]
        array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_
        array_08101_rd_1 = array_08101[rob_idx]
        rs1_5_slice_4 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
        array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_
        array_0810d_rd_1 = array_0810d[rob_idx]
        rs1_5_slice_5 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
        rs1_5_slice_6 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
        rs1_5_or__rs1_5_1 = rs1_5_slice_5 | rs1_5_slice_6
        array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_08113_rd_3 = array_08113[rob_idx]
        rs1_5_slice_7 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
        array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_
        rs1_5_slice_8 = rs1_5_cat_is_valid[(139:u8):(139:u8)]
        rs1_5_slice_9 = rs1_5_cat_is_valid[(140:u8):(144:u8)]
        reg_pending_rd_4 = reg_pending[rs1_5_slice_9]
        qj_raw = rs1_5_slice_8 ? reg_pending_rd_4 : (0:b4)
        rs1_5_slice_10 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
        rs1_5_slice_11 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
        reg_pending_rd_5 = reg_pending[rs1_5_slice_11]
        qk_raw = rs1_5_slice_10 ? reg_pending_rd_5 : (0:b4)
        qj_raw_sub = qj_raw - (1:b4)
        qj = bitcast qj_raw_sub to b4
        qk_raw_sub = qk_raw - (1:b4)
        qk = bitcast qk_raw_sub to b4
        rs1_5_slice_12 = rs1_5_cat_is_valid[(107:u7):(138:u8)]
        op1_val = bitcast rs1_5_slice_12 to u32
        rs1_5_slice_13 = rs1_5_cat_is_valid[(68:u7):(99:u7)]
        rs2_val = bitcast rs1_5_slice_13 to u32
        qj_valid = rs1_5_cat_is_valid[(106:u7):(106:u7)]
        qk_valid = rs1_5_cat_is_valid[(67:u7):(67:u7)]
        rs1_5_slice_16 = rs1_5_cat_is_valid[(61:u6):(61:u6)]
        rs1_5_slice_17 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        rs1_5_neq_2 = rs1_5_slice_17 != (0:b5)
        rs1_5_and__rs1_5 = rs1_5_slice_16 & rs1_5_neq_2
        re_1_and__rs1_5 = re_1_and__not_ & rs1_5_and__rs1_5
        if rs1_5_and__rs1_5 { // PUSH_CONDITION
          rs1_5_slice_18 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          reg_pending_rd_6 = reg_pending[rs1_5_slice_18]
          rob_idx_add_1 = rob_idx + (1:u3)
          rob_idx_cast_1 = bitcast rob_idx_add_1 to b4
          reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5
        } // POP_CONDITION
        re_1_and__is_mem = re_1_and__not_ & is_mem
        if is_mem { // PUSH_CONDITION
          rs1_5_slice_19 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> LSQ: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_19, qj, qk) // meta cond re_1_and__is_mem
          array_0812b_rd_1 = array_0812b[(0:u1)]
          array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0812e_rd = array_0812e[(0:u1)]
          rs1_5_slice_20 = rs1_5_cat_is_valid[(12:u4):(12:u4)]
          array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08134_rd = array_08134[(0:u1)]
          rs1_5_slice_21 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
          array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0813a_rd = array_0813a[(0:u1)]
          rob_idx_cast_2 = zext rob_idx to b4
          array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0814c_rd = array_0814c[(0:u1)]
          rs1_5_slice_22 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0815e_rd = array_0815e[(0:u1)]
          array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08164_rd = array_08164[(0:u1)]
          array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08152_rd = array_08152[(0:u1)]
          array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08158_rd = array_08158[(0:u1)]
          array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0816a_rd = array_0816a[(0:u1)]
          array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08170_rd = array_08170[(0:u1)]
          array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08176_rd = array_08176[(0:u1)]
          rs1_5_slice_23 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
          array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0817c_rd = array_0817c[(0:u1)]
          rs1_5_slice_24 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_2 = bitcast rs1_5_slice_24 to u32
          array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
        } // POP_CONDITION
        not__is_mem = !is_mem
        re_1_and__not__1 = re_1_and__not_ & not__is_mem
        if not__is_mem { // PUSH_CONDITION
          rs1_5_slice_25 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> RS: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_25, qj, qk) // meta cond re_1_and__not__1
          array_0805c_rd_1 = array_0805c[(0:u1)]
          array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1
          array_0805f_rd = array_0805f[(0:u1)]
          rs1_5_slice_26 = rs1_5_cat_is_valid[(13:u4):(27:u5)]
          array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_27 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_28 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_3 = bitcast rs1_5_slice_28 to u32
          op2_val = rs1_5_slice_27 ? rs2_val : rs1_5_cast_3
          rs1_5_slice_29 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          rs1_5_slice_30 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          rs1_5_mux_3 = rs1_5_slice_30 ? stall_pc_1 : op1_val
          op1_val_1 = rs1_5_slice_29 ? (0:u32) : rs1_5_mux_3
          array_08065_rd = array_08065[(0:u1)]
          array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_31 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_32 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_4 = bitcast rs1_5_slice_32 to u32
          op2_val_1 = rs1_5_slice_31 ? rs2_val : rs1_5_cast_4
          array_0806b_rd = array_0806b[(0:u1)]
          array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08071_rd = array_08071[(0:u1)]
          array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1
          array_08077_rd = array_08077[(0:u1)]
          array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1
          array_0807d_rd = array_0807d[(0:u1)]
          array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08083_rd = array_08083[(0:u1)]
          array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08089_rd = array_08089[(0:u1)]
          rs1_5_slice_33 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0808f_rd = array_0808f[(0:u1)]
          rob_idx_cast_3 = zext rob_idx to b4
          array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08095_rd = array_08095[(0:u1)]
          rs1_5_slice_34 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_5 = bitcast rs1_5_slice_34 to u32
          array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0809b_rd = array_0809b[(0:u1)]
          rs1_5_slice_35 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
          array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a1_rd = array_080a1[(0:u1)]
          rs1_5_slice_36 = rs1_5_cat_is_valid[(6:u3):(6:u3)]
          array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a7_rd = array_080a7[(0:u1)]
          rs1_5_slice_37 = rs1_5_cat_is_valid[(5:u3):(5:u3)]
          array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080ad_rd = array_080ad[(0:u1)]
          rs1_5_slice_38 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080b3_rd = array_080b3[(0:u1)]
          rs1_5_slice_39 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080bf_rd = array_080bf[(0:u1)]
          array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080c2_rd = array_080c2[(0:u1)]
          rs1_5_slice_40 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
          rs1_5_slice_41 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
          rs1_5_or__rs1_5_2 = rs1_5_slice_40 | rs1_5_slice_41
          array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1
        } // POP_CONDITION
      } // POP_CONDITION
    } // POP_CONDITION
  }


  // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid_1 = stall_1.valid()
  //  .usedby: issue_stall_1 = stall_1_valid_1 ? stall_1 : (0:b1)
  // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid_2 = tick_reg_rd_2.valid()
  //  .usedby: metadata_2 = tick_reg_rd_2_valid_2 ? tick_reg_rd_2 : (0:b8)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_slice_7 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_8 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_9 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_10 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_11 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_12 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_13 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_14 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_15 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_16 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  #[downstream]
  RS_downstream = module RS_downstream {
    stall_1_valid_1 = stall_1.valid()
    issue_stall_1 = stall_1_valid_1 ? stall_1 : (0:b1)
    tick_reg_rd_2_valid_2 = tick_reg_rd_2.valid()
    metadata_2 = tick_reg_rd_2_valid_2 ? tick_reg_rd_2 : (0:b8)
    __1 = metadata_2 == metadata_2
    array_0805c_rd_2 = array_0805c[(0:u1)]
    array_0807d_rd_1 = array_0807d[(0:u1)]
    array_08083_rd_1 = array_08083[(0:u1)]
    array_0808f_rd_1 = array_0808f[(0:u1)]
    array_0805f_rd_1 = array_0805f[(0:u1)]
    log('RS downstream metadata={} busy={} qj_v={} qk_v={} rob_idx={} op={:014b}', metadata_2, array_0805c_rd_2, array_0807d_rd_1, array_08083_rd_1, array_0808f_rd_1, array_0805f_rd_1) // meta cond (1:b1)
    ROB_idx_slice_7 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    ROB_idx_slice_8 = ROB_idx_cat_valid[(33:u6):(36:u6)]
    ROB_idx_cast_5 = bitcast ROB_idx_slice_8 to u4
    ROB_idx_slice_9 = ROB_idx_cat_valid[(1:u1):(32:u6)]
    ROB_idx_cast_6 = bitcast ROB_idx_slice_9 to u32
    log('cbd_signal valid={} ROB_idx={} rd_data=0x{:08x}', ROB_idx_slice_7, ROB_idx_cast_5, ROB_idx_cast_6) // meta cond (1:b1)
    ROB_idx_slice_10 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0805c_rd_3 = array_0805c[(0:u1)]
    array_0805c_eq_extra_14 = array_0805c_rd_3 == (1:b1)
    ROB_idx_and__array_0805c = ROB_idx_slice_10 & array_0805c_eq_extra_14
    if ROB_idx_and__array_0805c { // PUSH_CONDITION
      array_08071_rd_1 = array_08071[(0:u1)]
      ROB_idx_slice_11 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast_7 = bitcast ROB_idx_slice_11 to u4
      array_08071_eq_ROB_idx = array_08071_rd_1 == ROB_idx_cast_7
      array_0807d_rd_2 = array_0807d[(0:u1)]
      not__array_0807d = !array_0807d_rd_2
      array_08071_and__not_ = array_08071_eq_ROB_idx & not__array_0807d
      ROB_idx_and__array_08071 = ROB_idx_and__array_0805c & array_08071_and__not_
      if array_08071_and__not_ { // PUSH_CONDITION
        array_08065_rd_1 = array_08065[(0:u1)]
        ROB_idx_slice_12 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_8 = bitcast ROB_idx_slice_12 to u32
        array_08065[(0:u1)] <= ROB_idx_cast_8 /* RS_downstream */ // meta cond ROB_idx_and__array_08071
        array_0807d[(0:u1)] <= (1:b1) /* RS_downstream */ // meta cond ROB_idx_and__array_08071
      } // POP_CONDITION
      array_08077_rd_1 = array_08077[(0:u1)]
      ROB_idx_slice_13 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast_9 = bitcast ROB_idx_slice_13 to u4
      array_08077_eq_ROB_idx = array_08077_rd_1 == ROB_idx_cast_9
      array_08083_rd_2 = array_08083[(0:u1)]
      not__array_08083 = !array_08083_rd_2
      array_08077_and__not_ = array_08077_eq_ROB_idx & not__array_08083
      ROB_idx_and__array_08077 = ROB_idx_and__array_0805c & array_08077_and__not_
      if array_08077_and__not_ { // PUSH_CONDITION
        array_0806b_rd_1 = array_0806b[(0:u1)]
        ROB_idx_slice_14 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_10 = bitcast ROB_idx_slice_14 to u32
        array_0806b[(0:u1)] <= ROB_idx_cast_10 /* RS_downstream */ // meta cond ROB_idx_and__array_08077
        array_08083[(0:u1)] <= (1:b1) /* RS_downstream */ // meta cond ROB_idx_and__array_08077
      } // POP_CONDITION
    } // POP_CONDITION
    busy_flag = array_0805c[(0:u1)]
    ROB_idx_slice_15 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    busy_flag_eq_extra_14 = busy_flag == (1:b1)
    ROB_idx_and__busy_flag = ROB_idx_slice_15 & busy_flag_eq_extra_14
    ROB_idx_slice_16 = ROB_idx_cat_valid[(33:u6):(36:u6)]
    ROB_idx_cast_11 = bitcast ROB_idx_slice_16 to u4
    array_0808f_rd_2 = array_0808f[(0:u1)]
    ROB_idx_eq_array_0808f = ROB_idx_cast_11 == array_0808f_rd_2
    ROB_idx_and__ROB_idx_1 = ROB_idx_and__busy_flag & ROB_idx_eq_array_0808f
    if ROB_idx_and__ROB_idx_1 { // PUSH_CONDITION
      array_0805c_rd_5 = array_0805c[(0:u1)]
      array_0805c[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1
      array_0807d_rd_3 = array_0807d[(0:u1)]
      array_0807d[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1
      array_08083_rd_3 = array_08083[(0:u1)]
      array_08083[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1
      array_080c8_rd = array_080c8[(0:u1)]
      array_080c8[(0:u1)] <= (0:b1) /* RS_downstream */ // meta cond ROB_idx_and__ROB_idx_1
    } // POP_CONDITION
    busy_flag_eq_extra_14_1 = busy_flag == (1:b1)
    array_0807d_rd_4 = array_0807d[(0:u1)]
    array_08083_rd_4 = array_08083[(0:u1)]
    array_0807d_and__array_08 = array_0807d_rd_4 & array_08083_rd_4
    not__array_0807d_1 = !array_0807d_and__array_08
    busy_flag_and__not_ = busy_flag_eq_extra_14_1 & not__array_0807d_1
    if busy_flag_and__not_ { // PUSH_CONDITION
      array_0808f_rd_3 = array_0808f[(0:u1)]
      array_0807d_rd_5 = array_0807d[(0:u1)]
      array_08083_rd_5 = array_08083[(0:u1)]
      array_08071_rd_2 = array_08071[(0:u1)]
      array_08077_rd_2 = array_08077[(0:u1)]
      log('RS waiting rob_idx={} qj_valid={} qk_valid={} qj={} qk={}', array_0808f_rd_3, array_0807d_rd_5, array_08083_rd_5, array_08071_rd_2, array_08077_rd_2) // meta cond busy_flag_and__not_
    } // POP_CONDITION
    busy_flag_eq_extra_14_2 = busy_flag == (1:b1)
    array_0807d_rd_6 = array_0807d[(0:u1)]
    array_08083_rd_6 = array_08083[(0:u1)]
    array_0807d_and__array_08_1 = array_0807d_rd_6 & array_08083_rd_6
    busy_flag_and__array_0807 = busy_flag_eq_extra_14_2 & array_0807d_and__array_08_1
    array_080c8_rd_1 = array_080c8[(0:u1)]
    array_080c8_eq_is_J = array_080c8_rd_1 == (0:b1)
    busy_flag_and__array_080c = busy_flag_and__array_0807 & array_080c8_eq_is_J
    if busy_flag_and__array_080c { // PUSH_CONDITION
      array_0808f_rd_4 = array_0808f[(0:u1)]
      array_08065_rd_2 = array_08065[(0:u1)]
      array_0806b_rd_2 = array_0806b[(0:u1)]
      array_0805f_rd_2 = array_0805f[(0:u1)]
      log('RS fire ALU: rob_idx={} op1=0x{:08x} op2=0x{:08x} op={:014b}', array_0808f_rd_4, array_08065_rd_2, array_0806b_rd_2, array_0805f_rd_2) // meta cond busy_flag_and__array_080c
      array_0809b_rd_1 = array_0809b[(0:u1)]
      array_080a1_rd_1 = array_080a1[(0:u1)]
      array_080a7_rd_1 = array_080a7[(0:u1)]
      array_080bf_rd_1 = array_080bf[(0:u1)]
      array_08095_rd_1 = array_08095[(0:u1)]
      array_08065_cat_array_080 = { array_08065_rd_2 array_0806b_rd_2 }
      array_08065_cat_array_080_1 = { array_08065_cat_array_080 array_0805f_rd_2 }
      array_08065_cat_array_080_2 = { array_08065_cat_array_080_1 array_0809b_rd_1 }
      array_08065_cat_array_080_3 = { array_08065_cat_array_080_2 array_080a1_rd_1 }
      array_08065_cat_array_080_4 = { array_08065_cat_array_080_3 array_080a7_rd_1 }
      array_08065_cat_array_080_5 = { array_08065_cat_array_080_4 array_080bf_rd_1 }
      array_08065_cat_array_080_6 = { array_08065_cat_array_080_5 array_08095_rd_1 }
      array_08065_cat_array_080_7 = { array_08065_cat_array_080_6 array_0808f_rd_4 }
      ALUInstance.alu_signals.push(array_08065_cat_array_080_7) // handle = alu_signals_push // meta cond busy_flag_and__array_080c
      bind_6 = ALUInstance.bind([alu_signals_push /* ALUInstance.alu_signals=array_08065_cat_array_080_7 */])
      async_call bind_6 // meta cond busy_flag_and__array_080c
      array_080c8_rd_2 = array_080c8[(0:u1)]
      array_080c8[(0:u1)] <= (1:b1) /* RS_downstream */ // meta cond busy_flag_and__array_080c
    } // POP_CONDITION
  }


  // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid = stall_1.valid()
  //  .usedby: issue_stall = stall_1_valid ? stall_1 : (0:b1)
  // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
  //  .usedby: metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  #[downstream]
  LSQ_downstream = module LSQ_downstream {
    stall_1_valid = stall_1.valid()
    issue_stall = stall_1_valid ? stall_1 : (0:b1)
    tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
    metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
    _ = metadata_1 == metadata_1
    array_0812b_rd_2 = array_0812b[(0:u1)]
    array_08152_rd_1 = array_08152[(0:u1)]
    array_08158_rd_1 = array_08158[(0:u1)]
    array_0813a_rd_1 = array_0813a[(0:u1)]
    log('LSQ downstream metadata={} busy={} qj_v={} qk_v={} rob_idx={}', metadata_1, array_0812b_rd_2, array_08152_rd_1, array_08158_rd_1, array_0813a_rd_1) // meta cond (1:b1)
    ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_3 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14 = array_0812b_rd_3 == (1:b1)
    ROB_idx_and__array_0812b = ROB_idx_slice & array_0812b_eq_extra_14
    if ROB_idx_and__array_0812b { // PUSH_CONDITION
      array_0815e_rd_1 = array_0815e[(0:u1)]
      ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast = bitcast ROB_idx_slice_1 to u4
      array_0815e_eq_ROB_idx = array_0815e_rd_1 == ROB_idx_cast
      array_08152_rd_2 = array_08152[(0:u1)]
      not__array_08152 = !array_08152_rd_2
      array_0815e_and__not_ = array_0815e_eq_ROB_idx & not__array_08152
      ROB_idx_and__array_0815e = ROB_idx_and__array_0812b & array_0815e_and__not_
      if array_0815e_and__not_ { // PUSH_CONDITION
        array_0816a_rd_1 = array_0816a[(0:u1)]
        ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_1 = bitcast ROB_idx_slice_2 to u32
        array_0816a[(0:u1)] <= ROB_idx_cast_1 /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
        array_08152[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
      } // POP_CONDITION
      array_08164_rd_1 = array_08164[(0:u1)]
      ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast_2 = bitcast ROB_idx_slice_3 to u4
      array_08164_eq_ROB_idx = array_08164_rd_1 == ROB_idx_cast_2
      array_08158_rd_2 = array_08158[(0:u1)]
      not__array_08158 = !array_08158_rd_2
      array_08164_and__not_ = array_08164_eq_ROB_idx & not__array_08158
      ROB_idx_and__array_08164 = ROB_idx_and__array_0812b & array_08164_and__not_
      if array_08164_and__not_ { // PUSH_CONDITION
        array_08170_rd_1 = array_08170[(0:u1)]
        ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_3 = bitcast ROB_idx_slice_4 to u32
        array_08170[(0:u1)] <= ROB_idx_cast_3 /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
      } // POP_CONDITION
    } // POP_CONDITION
    ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_4 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14_1 = array_0812b_rd_4 == (1:b1)
    ROB_idx_and__array_0812b_1 = ROB_idx_slice_5 & array_0812b_eq_extra_14_1
    ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
    ROB_idx_cast_4 = bitcast ROB_idx_slice_6 to u4
    array_0813a_rd_2 = array_0813a[(0:u1)]
    ROB_idx_eq_array_0813a = ROB_idx_cast_4 == array_0813a_rd_2
    ROB_idx_and__ROB_idx = ROB_idx_and__array_0812b_1 & ROB_idx_eq_array_0813a
    if ROB_idx_and__ROB_idx { // PUSH_CONDITION
      array_0812b_rd_5 = array_0812b[(0:u1)]
      array_0812b[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08152_rd_3 = array_08152[(0:u1)]
      array_08152[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08158_rd_3 = array_08158[(0:u1)]
      array_08158[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08182_rd = array_08182[(0:u1)]
      array_08182[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
    } // POP_CONDITION
    array_0812b_rd_6 = array_0812b[(0:u1)]
    array_0812e_rd_1 = array_0812e[(0:u1)]
    array_08134_rd_1 = array_08134[(0:u1)]
    array_08152_rd_4 = array_08152[(0:u1)]
    array_08158_rd_4 = array_08158[(0:u1)]
    array_08113_rd_4 = array_08113[(0:u3)]
    not__array_08113_1 = !array_08113_rd_4
    extra_14_and__not_ = (1:b1) & not__array_08113_1
    array_08113_rd_5 = array_08113[(1:u3)]
    not__array_08113_2 = !array_08113_rd_5
    extra_14_and__not__1 = extra_14_and__not_ & not__array_08113_2
    array_08113_rd_6 = array_08113[(2:u3)]
    not__array_08113_3 = !array_08113_rd_6
    extra_14_and__not__2 = extra_14_and__not__1 & not__array_08113_3
    array_08113_rd_7 = array_08113[(3:u3)]
    not__array_08113_4 = !array_08113_rd_7
    extra_14_and__not__3 = extra_14_and__not__2 & not__array_08113_4
    array_08113_rd_8 = array_08113[(4:u3)]
    not__array_08113_5 = !array_08113_rd_8
    extra_14_and__not__4 = extra_14_and__not__3 & not__array_08113_5
    array_08113_rd_9 = array_08113[(5:u3)]
    not__array_08113_6 = !array_08113_rd_9
    extra_14_and__not__5 = extra_14_and__not__4 & not__array_08113_6
    array_08113_rd_10 = array_08113[(6:u3)]
    not__array_08113_7 = !array_08113_rd_10
    extra_14_and__not__6 = extra_14_and__not__5 & not__array_08113_7
    array_08113_rd_11 = array_08113[(7:u3)]
    not__array_08113_8 = !array_08113_rd_11
    extra_14_and__not__7 = extra_14_and__not__6 & not__array_08113_8
    log('LSQ debug: busy={} is_load={} is_store={} qj_v={} qk_v={} has_no_store={}', array_0812b_rd_6, array_0812e_rd_1, array_08134_rd_1, array_08152_rd_4, array_08158_rd_4, extra_14_and__not__7) // meta cond (1:b1)
    array_0812b_rd_7 = array_0812b[(0:u1)]
    array_08152_rd_5 = array_08152[(0:u1)]
    array_08158_rd_5 = array_08158[(0:u1)]
    array_08152_and__array_08 = array_08152_rd_5 & array_08158_rd_5
    not__array_08152_1 = !array_08152_and__array_08
    array_0812b_and__not_ = array_0812b_rd_7 & not__array_08152_1
    if array_0812b_and__not_ { // PUSH_CONDITION
      array_0813a_rd_3 = array_0813a[(0:u1)]
      array_08152_rd_6 = array_08152[(0:u1)]
      array_08158_rd_6 = array_08158[(0:u1)]
      array_0815e_rd_2 = array_0815e[(0:u1)]
      array_08164_rd_2 = array_08164[(0:u1)]
      log('LSQ waiting rob_idx={} qj_valid={} qk_valid={} qj={} qk={}', array_0813a_rd_3, array_08152_rd_6, array_08158_rd_6, array_0815e_rd_2, array_08164_rd_2) // meta cond array_0812b_and__not_
      not__array_08158_1 = !array_08158_rd_6
      array_080e9_rd_4 = array_080e9[array_08164_rd_2]
      array_080e9_eq_is_J = array_080e9_rd_4 == (0:b1)
      not__and__array_080e9 = not__array_08158_1 & array_080e9_eq_is_J
      array_0812b_and__not__1 = array_0812b_and__not_ & not__and__array_080e9
      if not__and__array_080e9 { // PUSH_CONDITION
        array_08170_rd_2 = array_08170[(0:u1)]
        array_08176_rd_1 = array_08176[(0:u1)]
        regs_rd_3 = regs[array_08176_rd_1]
        array_08170[(0:u1)] <= regs_rd_3 /* LSQ_downstream */ // meta cond array_0812b_and__not__1
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__not__1
      } // POP_CONDITION
    } // POP_CONDITION
    array_0812b_rd_8 = array_0812b[(0:u1)]
    array_08152_rd_7 = array_08152[(0:u1)]
    array_08158_rd_7 = array_08158[(0:u1)]
    array_08152_and__array_08_1 = array_08152_rd_7 & array_08158_rd_7
    array_0812b_and__array_08 = array_0812b_rd_8 & array_08152_and__array_08_1
    array_08182_rd_1 = array_08182[(0:u1)]
    not__array_08182 = !array_08182_rd_1
    array_0812b_and__not__2 = array_0812b_and__array_08 & not__array_08182
    array_0812e_rd_2 = array_0812e[(0:u1)]
    array_0812b_and__array_08_1 = array_0812b_and__not__2 & array_0812e_rd_2
    array_08113_rd_12 = array_08113[(0:u3)]
    not__array_08113_9 = !array_08113_rd_12
    extra_14_and__not__8 = (1:b1) & not__array_08113_9
    array_08113_rd_13 = array_08113[(1:u3)]
    not__array_08113_10 = !array_08113_rd_13
    extra_14_and__not__9 = extra_14_and__not__8 & not__array_08113_10
    array_08113_rd_14 = array_08113[(2:u3)]
    not__array_08113_11 = !array_08113_rd_14
    extra_14_and__not__10 = extra_14_and__not__9 & not__array_08113_11
    array_08113_rd_15 = array_08113[(3:u3)]
    not__array_08113_12 = !array_08113_rd_15
    extra_14_and__not__11 = extra_14_and__not__10 & not__array_08113_12
    array_08113_rd_16 = array_08113[(4:u3)]
    not__array_08113_13 = !array_08113_rd_16
    extra_14_and__not__12 = extra_14_and__not__11 & not__array_08113_13
    array_08113_rd_17 = array_08113[(5:u3)]
    not__array_08113_14 = !array_08113_rd_17
    extra_14_and__not__13 = extra_14_and__not__12 & not__array_08113_14
    array_08113_rd_18 = array_08113[(6:u3)]
    not__array_08113_15 = !array_08113_rd_18
    extra_14_and__not__14 = extra_14_and__not__13 & not__array_08113_15
    array_08113_rd_19 = array_08113[(7:u3)]
    not__array_08113_16 = !array_08113_rd_19
    extra_14_and__not__15 = extra_14_and__not__14 & not__array_08113_16
    re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
    array_0812b_rd_9 = array_0812b[(0:u1)]
    array_08152_rd_8 = array_08152[(0:u1)]
    array_08158_rd_8 = array_08158[(0:u1)]
    array_08152_and__array_08_2 = array_08152_rd_8 & array_08158_rd_8
    array_0812b_and__array_08_2 = array_0812b_rd_9 & array_08152_and__array_08_2
    array_08182_rd_2 = array_08182[(0:u1)]
    not__array_08182_1 = !array_08182_rd_2
    array_0812b_and__not__3 = array_0812b_and__array_08_2 & not__array_08182_1
    if array_0812b_and__not__3 { // PUSH_CONDITION
      array_08134_rd_2 = array_08134[(0:u1)]
      array_0812b_and__array_08_3 = array_0812b_and__not__3 & array_08134_rd_2
      if array_08134_rd_2 { // PUSH_CONDITION
        array_0813a_rd_4 = array_0813a[(0:u1)]
        array_0816a_rd_2 = array_0816a[(0:u1)]
        array_0817c_rd_1 = array_0817c[(0:u1)]
        array_0816a_add_array_081 = array_0816a_rd_2 + array_0817c_rd_1
        array_08170_rd_3 = array_08170[(0:u1)]
        log('LSQ fire store: rob_idx={} addr=0x{:08x} data=0x{:08x}', array_0813a_rd_4, array_0816a_add_array_081, array_08170_rd_3) // meta cond array_0812b_and__array_08_3
        array_0816a_add_array_081_1 = array_0816a_rd_2 + array_0817c_rd_1
        cat_array_0813a = { (1:b2) array_0813a_rd_4 }
        cat_array_cat_array_0816a = { cat_array_0813a array_0816a_add_array_081_1 }
        cat_array_cat_array_08170 = { cat_array_cat_array_0816a array_08170_rd_3 }
        LSUInstance.lsu_signal.push(cat_array_cat_array_08170) // handle = lsu_signal_push // meta cond array_0812b_and__array_08_3
        bind_4 = LSUInstance.bind([lsu_signal_push /* LSUInstance.lsu_signal=cat_array_cat_array_08170 */])
        async_call bind_4 // meta cond array_0812b_and__array_08_3
        array_08182_rd_3 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_3
      } // POP_CONDITION
      array_0812e_rd_3 = array_0812e[(0:u1)]
      array_08113_rd_20 = array_08113[(0:u3)]
      not__array_08113_17 = !array_08113_rd_20
      extra_14_and__not__16 = (1:b1) & not__array_08113_17
      array_08113_rd_21 = array_08113[(1:u3)]
      not__array_08113_18 = !array_08113_rd_21
      extra_14_and__not__17 = extra_14_and__not__16 & not__array_08113_18
      array_08113_rd_22 = array_08113[(2:u3)]
      not__array_08113_19 = !array_08113_rd_22
      extra_14_and__not__18 = extra_14_and__not__17 & not__array_08113_19
      array_08113_rd_23 = array_08113[(3:u3)]
      not__array_08113_20 = !array_08113_rd_23
      extra_14_and__not__19 = extra_14_and__not__18 & not__array_08113_20
      array_08113_rd_24 = array_08113[(4:u3)]
      not__array_08113_21 = !array_08113_rd_24
      extra_14_and__not__20 = extra_14_and__not__19 & not__array_08113_21
      array_08113_rd_25 = array_08113[(5:u3)]
      not__array_08113_22 = !array_08113_rd_25
      extra_14_and__not__21 = extra_14_and__not__20 & not__array_08113_22
      array_08113_rd_26 = array_08113[(6:u3)]
      not__array_08113_23 = !array_08113_rd_26
      extra_14_and__not__22 = extra_14_and__not__21 & not__array_08113_23
      array_08113_rd_27 = array_08113[(7:u3)]
      not__array_08113_24 = !array_08113_rd_27
      extra_14_and__not__23 = extra_14_and__not__22 & not__array_08113_24
      array_0812e_and__extra_14 = array_0812e_rd_3 & extra_14_and__not__23
      array_0812b_and__array_08_4 = array_0812b_and__not__3 & array_0812e_and__extra_14
      if array_0812e_and__extra_14 { // PUSH_CONDITION
        array_0813a_rd_5 = array_0813a[(0:u1)]
        array_0816a_rd_3 = array_0816a[(0:u1)]
        array_0817c_rd_2 = array_0817c[(0:u1)]
        array_0816a_add_array_081_2 = array_0816a_rd_3 + array_0817c_rd_2
        log('LSQ fire load: rob_idx={} addr=0x{:08x}', array_0813a_rd_5, array_0816a_add_array_081_2) // meta cond array_0812b_and__array_08_4
        array_0816a_add_array_081_3 = array_0816a_rd_3 + array_0817c_rd_2
        cat_array_0813a_1 = { (2:b2) array_0813a_rd_5 }
        cat_array_cat_array_0816a_1 = { cat_array_0813a_1 array_0816a_add_array_081_3 }
        cat_array_cat_imm_zero = { cat_array_cat_array_0816a_1 (0:b32) }
        LSUInstance.lsu_signal.push(cat_array_cat_imm_zero) // handle = lsu_signal_push_1 // meta cond array_0812b_and__array_08_4
        bind_5 = LSUInstance.bind([lsu_signal_push_1 /* LSUInstance.lsu_signal=cat_array_cat_imm_zero */])
        async_call bind_5 // meta cond array_0812b_and__array_08_4
        array_08182_rd_4 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_4
      } // POP_CONDITION
    } // POP_CONDITION
    array_0816a_rd_4 = array_0816a[(0:u1)]
    array_0817c_rd_3 = array_0817c[(0:u1)]
    array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  }


  // External: array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  //  .usedby: array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
  //  .usedby: read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
  // External: mem_addr = mem_we ? array_08119_rd : (0:u32)
  //  .usedby: mem_addr_valid = mem_addr.valid()
  //  .usedby: write_addr = mem_addr_valid ? mem_addr : (0:u32)
  // External: mem_data = mem_we ? array_0811f_rd : (0:u32)
  //  .usedby: mem_data_valid = mem_data.valid()
  //  .usedby: data = mem_data_valid ? mem_data : (0:u32)
  // External: mem_we = can_commit & array_08113_rd
  //  .usedby: mem_we_valid = mem_we.valid()
  //  .usedby: mem_write_1 = mem_we_valid ? mem_we : (0:b1)
  // External: re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
  //  .usedby: addr = re_2 ? read_addr : write_addr
  //  .usedby: conflict = re_2 & mem_write_1
  #[downstream]
  MemeoryAccess = module MemeoryAccess {
    array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
    read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
    mem_addr_valid = mem_addr.valid()
    write_addr = mem_addr_valid ? mem_addr : (0:u32)
    mem_data_valid = mem_data.valid()
    data = mem_data_valid ? mem_data : (0:u32)
    mem_we_valid = mem_we.valid()
    mem_write_1 = mem_we_valid ? mem_we : (0:b1)
    addr = re_2 ? read_addr : write_addr
    addr_sub = addr - (8192:u32)
    addr_sub_shr = addr_sub >> (2:u32)
    word_addr = bitcast addr_sub_shr to u32
    conflict = re_2 & mem_write_1
    if conflict { // PUSH_CONDITION
      log('MEM conflict: mem_read & mem_write both asserted, read_addr=0x{:08x} write_addr=0x{:08x}', read_addr, write_addr) // meta cond conflict
      side effect intrinsic.finish({''})
    } // POP_CONDITION
    word_addr_cast = bitcast word_addr to b18
    data_cast = bitcast data to b32
  }


  // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid = tick_reg_rd_2.valid()
  //  .usedby: metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
  // External: LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  //  .usedby: LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
  //  .usedby: lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
  // External: signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  //  .usedby: signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
  //  .usedby: alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
  #[downstream]
  CDB_Arbitrator = module CDB_Arbitrator {
    tick_reg_rd_2_valid = tick_reg_rd_2.valid()
    metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
    log('CDB arb metadata={}', metadata) // meta cond (1:b1)
    LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
    lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
    signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
    alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
    lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)]
    alu_cbd_reg_rd = alu_cbd_reg[(0:u1)]
    lsu_payload_slice = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_1 = lsu_payload[(99:u7):(102:u7)]
    lsu_payload_cast = bitcast lsu_payload_slice_1 to u4
    lsu_cbd_slice = lsu_cbd_reg_rd[(99:u7):(102:u7)]
    lsu_cbd_cast = bitcast lsu_cbd_slice to u4
    lsu_payload_mux = lsu_payload_slice ? lsu_payload_cast : lsu_cbd_cast
    lsu_payload_slice_2 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_3 = lsu_payload[(67:u7):(98:u7)]
    lsu_payload_cast_1 = bitcast lsu_payload_slice_3 to u32
    lsu_cbd_slice_1 = lsu_cbd_reg_rd[(67:u7):(98:u7)]
    lsu_cbd_cast_1 = bitcast lsu_cbd_slice_1 to u32
    lsu_payload_mux_1 = lsu_payload_slice_2 ? lsu_payload_cast_1 : lsu_cbd_cast_1
    lsu_payload_slice_4 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_5 = lsu_payload[(66:u7):(66:u7)]
    lsu_cbd_slice_2 = lsu_cbd_reg_rd[(66:u7):(66:u7)]
    lsu_payload_mux_2 = lsu_payload_slice_4 ? lsu_payload_slice_5 : lsu_cbd_slice_2
    lsu_payload_slice_6 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_7 = lsu_payload[(65:u7):(65:u7)]
    lsu_cbd_slice_3 = lsu_cbd_reg_rd[(65:u7):(65:u7)]
    lsu_payload_mux_3 = lsu_payload_slice_6 ? lsu_payload_slice_7 : lsu_cbd_slice_3
    lsu_payload_slice_8 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_9 = lsu_payload[(64:u7):(64:u7)]
    lsu_cbd_slice_4 = lsu_cbd_reg_rd[(64:u7):(64:u7)]
    lsu_payload_mux_4 = lsu_payload_slice_8 ? lsu_payload_slice_9 : lsu_cbd_slice_4
    lsu_payload_slice_10 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_11 = lsu_payload[(32:u6):(63:u6)]
    lsu_payload_cast_2 = bitcast lsu_payload_slice_11 to u32
    lsu_cbd_slice_5 = lsu_cbd_reg_rd[(32:u6):(63:u6)]
    lsu_cbd_cast_2 = bitcast lsu_cbd_slice_5 to u32
    lsu_payload_mux_5 = lsu_payload_slice_10 ? lsu_payload_cast_2 : lsu_cbd_cast_2
    lsu_payload_slice_12 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_13 = lsu_payload[(0:u1):(31:u5)]
    lsu_payload_cast_3 = bitcast lsu_payload_slice_13 to u32
    lsu_cbd_slice_6 = lsu_cbd_reg_rd[(0:u1):(31:u5)]
    lsu_cbd_cast_3 = bitcast lsu_cbd_slice_6 to u32
    lsu_payload_mux_6 = lsu_payload_slice_12 ? lsu_payload_cast_3 : lsu_cbd_cast_3
    lsu_payload_cat_lsu_paylo = { lsu_payload_mux lsu_payload_mux_1 }
    lsu_payload_cat_lsu_paylo_1 = { lsu_payload_cat_lsu_paylo lsu_payload_mux_2 }
    lsu_payload_cat_lsu_paylo_2 = { lsu_payload_cat_lsu_paylo_1 lsu_payload_mux_3 }
    lsu_payload_cat_lsu_paylo_3 = { lsu_payload_cat_lsu_paylo_2 lsu_payload_mux_4 }
    lsu_payload_cat_lsu_paylo_4 = { lsu_payload_cat_lsu_paylo_3 lsu_payload_mux_5 }
    lsu_payload_cat_lsu_paylo_5 = { lsu_payload_cat_lsu_paylo_4 lsu_payload_mux_6 }
    alu_payload_slice = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_1 = alu_payload[(66:u7):(69:u7)]
    alu_payload_cast = bitcast alu_payload_slice_1 to u4
    alu_cbd_slice = alu_cbd_reg_rd[(66:u7):(69:u7)]
    alu_cbd_cast = bitcast alu_cbd_slice to u4
    alu_payload_mux = alu_payload_slice ? alu_payload_cast : alu_cbd_cast
    alu_payload_slice_2 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_3 = alu_payload[(34:u6):(65:u7)]
    alu_payload_cast_1 = bitcast alu_payload_slice_3 to u32
    alu_cbd_slice_1 = alu_cbd_reg_rd[(34:u6):(65:u7)]
    alu_cbd_cast_1 = bitcast alu_cbd_slice_1 to u32
    alu_payload_mux_1 = alu_payload_slice_2 ? alu_payload_cast_1 : alu_cbd_cast_1
    alu_payload_slice_4 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_5 = alu_payload[(33:u6):(33:u6)]
    alu_cbd_slice_2 = alu_cbd_reg_rd[(33:u6):(33:u6)]
    alu_payload_mux_2 = alu_payload_slice_4 ? alu_payload_slice_5 : alu_cbd_slice_2
    alu_payload_slice_6 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_7 = alu_payload[(32:u6):(32:u6)]
    alu_cbd_slice_3 = alu_cbd_reg_rd[(32:u6):(32:u6)]
    alu_payload_mux_3 = alu_payload_slice_6 ? alu_payload_slice_7 : alu_cbd_slice_3
    alu_payload_slice_8 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_9 = alu_payload[(0:u1):(31:u5)]
    alu_payload_cast_2 = bitcast alu_payload_slice_9 to u32
    alu_cbd_slice_4 = alu_cbd_reg_rd[(0:u1):(31:u5)]
    alu_cbd_cast_2 = bitcast alu_cbd_slice_4 to u32
    alu_payload_mux_4 = alu_payload_slice_8 ? alu_payload_cast_2 : alu_cbd_cast_2
    alu_payload_cat_alu_paylo = { alu_payload_mux alu_payload_mux_1 }
    alu_payload_cat_alu_paylo_1 = { alu_payload_cat_alu_paylo alu_payload_mux_2 }
    alu_payload_cat_alu_paylo_2 = { alu_payload_cat_alu_paylo_1 alu_payload_mux_3 }
    alu_payload_cat_alu_paylo_3 = { alu_payload_cat_alu_paylo_2 alu_payload_mux_4 }
    lsu_valid = lsu_payload_cat_lsu_paylo_5[(66:u7):(66:u7)]
    lsu_payload_slice_15 = lsu_payload_cat_lsu_paylo_5[(99:u7):(102:u7)]
    lsu_rob_idx = bitcast lsu_payload_slice_15 to u4
    lsu_payload_slice_16 = lsu_payload_cat_lsu_paylo_5[(67:u7):(98:u7)]
    lsu_rd_data = bitcast lsu_payload_slice_16 to u32
    lsu_is_store = lsu_payload_cat_lsu_paylo_5[(64:u7):(64:u7)]
    lsu_payload_slice_18 = lsu_payload_cat_lsu_paylo_5[(32:u6):(63:u6)]
    lsu_store_addr = bitcast lsu_payload_slice_18 to u32
    lsu_payload_slice_19 = lsu_payload_cat_lsu_paylo_5[(0:u1):(31:u5)]
    lsu_store_data = bitcast lsu_payload_slice_19 to u32
    alu_valid = alu_payload_cat_alu_paylo_3[(33:u6):(33:u6)]
    alu_payload_slice_11 = alu_payload_cat_alu_paylo_3[(66:u7):(69:u7)]
    alu_rob_idx = bitcast alu_payload_slice_11 to u4
    alu_payload_slice_12 = alu_payload_cat_alu_paylo_3[(34:u6):(65:u7)]
    alu_rd_data = bitcast alu_payload_slice_12 to u32
    alu_is_branch = alu_payload_cat_alu_paylo_3[(32:u6):(32:u6)]
    alu_payload_slice_14 = alu_payload_cat_alu_paylo_3[(0:u1):(31:u5)]
    alu_next_pc = bitcast alu_payload_slice_14 to u32
    valid = lsu_valid | alu_valid
    alu_valid_mux = alu_valid ? (1:b2) : (2:b2)
    select_CDB = lsu_valid ? (0:b2) : alu_valid_mux
    ROB_idx = lsu_valid ? lsu_rob_idx : alu_rob_idx
    rd_data = lsu_valid ? lsu_rd_data : alu_rd_data
    log('CDB arb: LSU_valid={} ALU_valid={} sel_rob_idx={} rd_data=0x{:08x}', lsu_valid, alu_valid, ROB_idx, rd_data) // meta cond (1:b1)
    if valid { // PUSH_CONDITION
      array_080ef_rd_2 = array_080ef[ROB_idx]
      array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid
      array_080fb_rd_3 = array_080fb[ROB_idx]
      array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid
      lsu_valid_and__lsu_is = lsu_valid & lsu_is_store
      valid_and__lsu_valid = valid & lsu_valid_and__lsu_is
      if lsu_valid_and__lsu_is { // PUSH_CONDITION
        array_08119_rd_2 = array_08119[ROB_idx]
        array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
        array_0811f_rd_2 = array_0811f[ROB_idx]
        array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
      } // POP_CONDITION
    } // POP_CONDITION
    lsu_payload_slice_20 = lsu_payload[(66:u7):(66:u7)]
    select_CDB_neq = select_CDB != (0:b2)
    lsu_payload_and__select_C = lsu_payload_slice_20 & select_CDB_neq
    if lsu_payload_and__select_C { // PUSH_CONDITION
      lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C
    } // POP_CONDITION
    alu_payload_slice_15 = alu_payload[(33:u6):(33:u6)]
    select_CDB_neq_1 = select_CDB != (1:b2)
    alu_payload_and__select_C = alu_payload_slice_15 & select_CDB_neq_1
    if alu_payload_and__select_C { // PUSH_CONDITION
      alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C
    } // POP_CONDITION
    lsu_payload_slice_21 = lsu_payload[(66:u7):(66:u7)]
    not__lsu_payload = !lsu_payload_slice_21
    lsu_valid_and__not_ = lsu_valid & not__lsu_payload
    select_CDB_eq = select_CDB == (0:b2)
    lsu_valid_and__select_CDB = lsu_valid_and__not_ & select_CDB_eq
    if lsu_valid_and__select_CDB { // PUSH_CONDITION
      lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB
    } // POP_CONDITION
    alu_payload_slice_16 = alu_payload[(33:u6):(33:u6)]
    not__alu_payload = !alu_payload_slice_16
    alu_valid_and__not_ = alu_valid & not__alu_payload
    select_CDB_eq_1 = select_CDB == (1:b2)
    alu_valid_and__select_CDB = alu_valid_and__not_ & select_CDB_eq_1
    if alu_valid_and__select_CDB { // PUSH_CONDITION
      alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB
    } // POP_CONDITION
    alu_valid_and__alu_is = alu_valid & alu_is_branch
    start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
    target_pc = alu_valid ? alu_next_pc : (0:u32)
    ROB_idx_cat_rd_data = { ROB_idx rd_data }
    ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  }


  // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid_2 = stall_1.valid()
  //  .usedby: stall_2 = stall_1_valid_2 ? stall_1 : (0:b1)
  // External: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  //  .usedby: stall_pc_1_valid = stall_pc_1.valid()
  //  .usedby: stall_pc_2 = stall_pc_1_valid ? stall_pc_1 : (0:u32)
  // External: stop_signal_1 = not__and__rs1_5 & re_1
  //  .usedby: stop_signal_1_valid = stop_signal_1.valid()
  //  .usedby: stop_signal_2 = stop_signal_1_valid ? stop_signal_1 : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid_1 = pc_addr_2.valid()
  //  .usedby: pc_addr_4 = pc_addr_2_valid_1 ? pc_addr_2 : (0:u32)
  // External: start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
  //  .usedby: start_signal_valid = start_signal.valid()
  //  .usedby: start_signal_1 = start_signal_valid ? start_signal : (0:b1)
  // External: target_pc = alu_valid ? alu_next_pc : (0:u32)
  //  .usedby: target_pc_valid = target_pc.valid()
  //  .usedby: target_pc_1 = target_pc_valid ? target_pc : (0:u32)
  #[downstream]
  FetcherImpl = module FetcherImpl {
    stall_1_valid_2 = stall_1.valid()
    stall_2 = stall_1_valid_2 ? stall_1 : (0:b1)
    stall_pc_1_valid = stall_pc_1.valid()
    stall_pc_2 = stall_pc_1_valid ? stall_pc_1 : (0:u32)
    stop_signal_1_valid = stop_signal_1.valid()
    stop_signal_2 = stop_signal_1_valid ? stop_signal_1 : (0:b1)
    pc_addr_2_valid_1 = pc_addr_2.valid()
    pc_addr_4 = pc_addr_2_valid_1 ? pc_addr_2 : (0:u32)
    start_signal_valid = start_signal.valid()
    start_signal_1 = start_signal_valid ? start_signal : (0:b1)
    target_pc_valid = target_pc.valid()
    target_pc_1 = target_pc_valid ? target_pc : (0:u32)
    re_reg_rd = re_reg[(0:u1)]
    not__re_reg = !re_reg_rd
    start_effective = start_signal_1 & not__re_reg
    start_effective_mux = start_effective ? target_pc_1 : pc_addr_4
    fetch_pc = stall_2 ? stall_pc_2 : start_effective_mux
    re_reg_rd_1 = re_reg[(0:u1)]
    stop_signal_mux_1 = stop_signal_2 ? (0:b1) : re_reg_rd_1
    start_effective_mux_1 = start_effective ? (1:b1) : stop_signal_mux_1
    re_3 = stall_2 ? (1:b1) : start_effective_mux_1
    re_reg_rd_2 = re_reg[(0:u1)]
    re_reg[(0:u1)] <= re_3 /* FetcherImpl */ // meta cond (1:b1)
    fetch_pc_shr = fetch_pc >> (2:u32)
    word_addr_1 = bitcast fetch_pc_shr to u32
    word_addr_cast_1 = bitcast word_addr_1 to b18
    log('fetcherimpl: fetch_pc=0x{:08x} stall={} start={} target=0x{:08x} re={}', fetch_pc, stall_2, start_signal_1, target_pc_1, re_3) // meta cond (1:b1)
    re_3_eq_extra_14 = re_3 == (1:b1)
    if re_3_eq_extra_14 { // PUSH_CONDITION
      pc_reg_rd_1 = pc_reg[(0:u1)]
      fetch_pc_add = fetch_pc + (4:u32)
      pc_reg[(0:u1)] <= fetch_pc_add /* FetcherImpl */ // meta cond re_3_eq_extra_14
      IssuerInstance.pc_addr.push(fetch_pc) // handle = pc_addr_push // meta cond re_3_eq_extra_14
      bind_7 = IssuerInstance.bind([pc_addr_push /* IssuerInstance.pc_addr=fetch_pc */])
      async_call bind_7 // meta cond re_3_eq_extra_14
    } // POP_CONDITION
  }

}
[WARN] workspace/CPU already exists, please make sure we did not override anything.
Start simulator in-python elaboration
Writing simulator code to rust project: workspace/CPU/CPU_simulator
Start verilog elaboration
[verilog] module icache external port FetcherImpl_re_3 from   // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid_2 = stall_1.valid()
  //  .usedby: stall_2 = stall_1_valid_2 ? stall_1 : (0:b1)
  // External: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  //  .usedby: stall_pc_1_valid = stall_pc_1.valid()
  //  .usedby: stall_pc_2 = stall_pc_1_valid ? stall_pc_1 : (0:u32)
  // External: stop_signal_1 = not__and__rs1_5 & re_1
  //  .usedby: stop_signal_1_valid = stop_signal_1.valid()
  //  .usedby: stop_signal_2 = stop_signal_1_valid ? stop_signal_1 : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid_1 = pc_addr_2.valid()
  //  .usedby: pc_addr_4 = pc_addr_2_valid_1 ? pc_addr_2 : (0:u32)
  // External: start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
  //  .usedby: start_signal_valid = start_signal.valid()
  //  .usedby: start_signal_1 = start_signal_valid ? start_signal : (0:b1)
  // External: target_pc = alu_valid ? alu_next_pc : (0:u32)
  //  .usedby: target_pc_valid = target_pc.valid()
  //  .usedby: target_pc_1 = target_pc_valid ? target_pc : (0:u32)
  #[downstream]
  FetcherImpl = module FetcherImpl {
    stall_1_valid_2 = stall_1.valid()
    stall_2 = stall_1_valid_2 ? stall_1 : (0:b1)
    stall_pc_1_valid = stall_pc_1.valid()
    stall_pc_2 = stall_pc_1_valid ? stall_pc_1 : (0:u32)
    stop_signal_1_valid = stop_signal_1.valid()
    stop_signal_2 = stop_signal_1_valid ? stop_signal_1 : (0:b1)
    pc_addr_2_valid_1 = pc_addr_2.valid()
    pc_addr_4 = pc_addr_2_valid_1 ? pc_addr_2 : (0:u32)
    start_signal_valid = start_signal.valid()
    start_signal_1 = start_signal_valid ? start_signal : (0:b1)
    target_pc_valid = target_pc.valid()
    target_pc_1 = target_pc_valid ? target_pc : (0:u32)
    re_reg_rd = re_reg[(0:u1)]
    not__re_reg = !re_reg_rd
    start_effective = start_signal_1 & not__re_reg
    start_effective_mux = start_effective ? target_pc_1 : pc_addr_4
    fetch_pc = stall_2 ? stall_pc_2 : start_effective_mux
    re_reg_rd_1 = re_reg[(0:u1)]
    stop_signal_mux_1 = stop_signal_2 ? (0:b1) : re_reg_rd_1
    start_effective_mux_1 = start_effective ? (1:b1) : stop_signal_mux_1
    re_3 = stall_2 ? (1:b1) : start_effective_mux_1
    re_reg_rd_2 = re_reg[(0:u1)]
    re_reg[(0:u1)] <= re_3 /* FetcherImpl */ // meta cond (1:b1)
    fetch_pc_shr = fetch_pc >> (2:u32)
    word_addr_1 = bitcast fetch_pc_shr to u32
    word_addr_cast_1 = bitcast word_addr_1 to b18
    log('fetcherimpl: fetch_pc=0x{:08x} stall={} start={} target=0x{:08x} re={}', fetch_pc, stall_2, start_signal_1, target_pc_1, re_3) // meta cond (1:b1)
    re_3_eq_extra_14 = re_3 == (1:b1)
    if re_3_eq_extra_14 { // PUSH_CONDITION
      pc_reg_rd_1 = pc_reg[(0:u1)]
      fetch_pc_add = fetch_pc + (4:u32)
      pc_reg[(0:u1)] <= fetch_pc_add /* FetcherImpl */ // meta cond re_3_eq_extra_14
      IssuerInstance.pc_addr.push(fetch_pc) // handle = pc_addr_push // meta cond re_3_eq_extra_14
      bind_7 = IssuerInstance.bind([pc_addr_push /* IssuerInstance.pc_addr=fetch_pc */])
      async_call bind_7 // meta cond re_3_eq_extra_14
    } // POP_CONDITION
  }
 expr=re_3 = stall_2 ? (1:b1) : start_effective_mux_1
[verilog] module icache external port FetcherImpl_word_addr_cast_1 from   // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid_2 = stall_1.valid()
  //  .usedby: stall_2 = stall_1_valid_2 ? stall_1 : (0:b1)
  // External: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  //  .usedby: stall_pc_1_valid = stall_pc_1.valid()
  //  .usedby: stall_pc_2 = stall_pc_1_valid ? stall_pc_1 : (0:u32)
  // External: stop_signal_1 = not__and__rs1_5 & re_1
  //  .usedby: stop_signal_1_valid = stop_signal_1.valid()
  //  .usedby: stop_signal_2 = stop_signal_1_valid ? stop_signal_1 : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid_1 = pc_addr_2.valid()
  //  .usedby: pc_addr_4 = pc_addr_2_valid_1 ? pc_addr_2 : (0:u32)
  // External: start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
  //  .usedby: start_signal_valid = start_signal.valid()
  //  .usedby: start_signal_1 = start_signal_valid ? start_signal : (0:b1)
  // External: target_pc = alu_valid ? alu_next_pc : (0:u32)
  //  .usedby: target_pc_valid = target_pc.valid()
  //  .usedby: target_pc_1 = target_pc_valid ? target_pc : (0:u32)
  #[downstream]
  FetcherImpl = module FetcherImpl {
    stall_1_valid_2 = stall_1.valid()
    stall_2 = stall_1_valid_2 ? stall_1 : (0:b1)
    stall_pc_1_valid = stall_pc_1.valid()
    stall_pc_2 = stall_pc_1_valid ? stall_pc_1 : (0:u32)
    stop_signal_1_valid = stop_signal_1.valid()
    stop_signal_2 = stop_signal_1_valid ? stop_signal_1 : (0:b1)
    pc_addr_2_valid_1 = pc_addr_2.valid()
    pc_addr_4 = pc_addr_2_valid_1 ? pc_addr_2 : (0:u32)
    start_signal_valid = start_signal.valid()
    start_signal_1 = start_signal_valid ? start_signal : (0:b1)
    target_pc_valid = target_pc.valid()
    target_pc_1 = target_pc_valid ? target_pc : (0:u32)
    re_reg_rd = re_reg[(0:u1)]
    not__re_reg = !re_reg_rd
    start_effective = start_signal_1 & not__re_reg
    start_effective_mux = start_effective ? target_pc_1 : pc_addr_4
    fetch_pc = stall_2 ? stall_pc_2 : start_effective_mux
    re_reg_rd_1 = re_reg[(0:u1)]
    stop_signal_mux_1 = stop_signal_2 ? (0:b1) : re_reg_rd_1
    start_effective_mux_1 = start_effective ? (1:b1) : stop_signal_mux_1
    re_3 = stall_2 ? (1:b1) : start_effective_mux_1
    re_reg_rd_2 = re_reg[(0:u1)]
    re_reg[(0:u1)] <= re_3 /* FetcherImpl */ // meta cond (1:b1)
    fetch_pc_shr = fetch_pc >> (2:u32)
    word_addr_1 = bitcast fetch_pc_shr to u32
    word_addr_cast_1 = bitcast word_addr_1 to b18
    log('fetcherimpl: fetch_pc=0x{:08x} stall={} start={} target=0x{:08x} re={}', fetch_pc, stall_2, start_signal_1, target_pc_1, re_3) // meta cond (1:b1)
    re_3_eq_extra_14 = re_3 == (1:b1)
    if re_3_eq_extra_14 { // PUSH_CONDITION
      pc_reg_rd_1 = pc_reg[(0:u1)]
      fetch_pc_add = fetch_pc + (4:u32)
      pc_reg[(0:u1)] <= fetch_pc_add /* FetcherImpl */ // meta cond re_3_eq_extra_14
      IssuerInstance.pc_addr.push(fetch_pc) // handle = pc_addr_push // meta cond re_3_eq_extra_14
      bind_7 = IssuerInstance.bind([pc_addr_push /* IssuerInstance.pc_addr=fetch_pc */])
      async_call bind_7 // meta cond re_3_eq_extra_14
    } // POP_CONDITION
  }
 expr=word_addr_cast_1 = bitcast word_addr_1 to b18
[verilog] module dcache external port MemeoryAccess_mem_write_1 from   // External: array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  //  .usedby: array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
  //  .usedby: read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
  // External: mem_addr = mem_we ? array_08119_rd : (0:u32)
  //  .usedby: mem_addr_valid = mem_addr.valid()
  //  .usedby: write_addr = mem_addr_valid ? mem_addr : (0:u32)
  // External: mem_data = mem_we ? array_0811f_rd : (0:u32)
  //  .usedby: mem_data_valid = mem_data.valid()
  //  .usedby: data = mem_data_valid ? mem_data : (0:u32)
  // External: mem_we = can_commit & array_08113_rd
  //  .usedby: mem_we_valid = mem_we.valid()
  //  .usedby: mem_write_1 = mem_we_valid ? mem_we : (0:b1)
  // External: re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
  //  .usedby: addr = re_2 ? read_addr : write_addr
  //  .usedby: conflict = re_2 & mem_write_1
  #[downstream]
  MemeoryAccess = module MemeoryAccess {
    array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
    read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
    mem_addr_valid = mem_addr.valid()
    write_addr = mem_addr_valid ? mem_addr : (0:u32)
    mem_data_valid = mem_data.valid()
    data = mem_data_valid ? mem_data : (0:u32)
    mem_we_valid = mem_we.valid()
    mem_write_1 = mem_we_valid ? mem_we : (0:b1)
    addr = re_2 ? read_addr : write_addr
    addr_sub = addr - (8192:u32)
    addr_sub_shr = addr_sub >> (2:u32)
    word_addr = bitcast addr_sub_shr to u32
    conflict = re_2 & mem_write_1
    if conflict { // PUSH_CONDITION
      log('MEM conflict: mem_read & mem_write both asserted, read_addr=0x{:08x} write_addr=0x{:08x}', read_addr, write_addr) // meta cond conflict
      side effect intrinsic.finish({''})
    } // POP_CONDITION
    word_addr_cast = bitcast word_addr to b18
    data_cast = bitcast data to b32
  }
 expr=mem_write_1 = mem_we_valid ? mem_we : (0:b1)
[verilog] module dcache external port LSQ_downstream_re_2 from   // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid = stall_1.valid()
  //  .usedby: issue_stall = stall_1_valid ? stall_1 : (0:b1)
  // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
  //  .usedby: metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  #[downstream]
  LSQ_downstream = module LSQ_downstream {
    stall_1_valid = stall_1.valid()
    issue_stall = stall_1_valid ? stall_1 : (0:b1)
    tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
    metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
    _ = metadata_1 == metadata_1
    array_0812b_rd_2 = array_0812b[(0:u1)]
    array_08152_rd_1 = array_08152[(0:u1)]
    array_08158_rd_1 = array_08158[(0:u1)]
    array_0813a_rd_1 = array_0813a[(0:u1)]
    log('LSQ downstream metadata={} busy={} qj_v={} qk_v={} rob_idx={}', metadata_1, array_0812b_rd_2, array_08152_rd_1, array_08158_rd_1, array_0813a_rd_1) // meta cond (1:b1)
    ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_3 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14 = array_0812b_rd_3 == (1:b1)
    ROB_idx_and__array_0812b = ROB_idx_slice & array_0812b_eq_extra_14
    if ROB_idx_and__array_0812b { // PUSH_CONDITION
      array_0815e_rd_1 = array_0815e[(0:u1)]
      ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast = bitcast ROB_idx_slice_1 to u4
      array_0815e_eq_ROB_idx = array_0815e_rd_1 == ROB_idx_cast
      array_08152_rd_2 = array_08152[(0:u1)]
      not__array_08152 = !array_08152_rd_2
      array_0815e_and__not_ = array_0815e_eq_ROB_idx & not__array_08152
      ROB_idx_and__array_0815e = ROB_idx_and__array_0812b & array_0815e_and__not_
      if array_0815e_and__not_ { // PUSH_CONDITION
        array_0816a_rd_1 = array_0816a[(0:u1)]
        ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_1 = bitcast ROB_idx_slice_2 to u32
        array_0816a[(0:u1)] <= ROB_idx_cast_1 /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
        array_08152[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
      } // POP_CONDITION
      array_08164_rd_1 = array_08164[(0:u1)]
      ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast_2 = bitcast ROB_idx_slice_3 to u4
      array_08164_eq_ROB_idx = array_08164_rd_1 == ROB_idx_cast_2
      array_08158_rd_2 = array_08158[(0:u1)]
      not__array_08158 = !array_08158_rd_2
      array_08164_and__not_ = array_08164_eq_ROB_idx & not__array_08158
      ROB_idx_and__array_08164 = ROB_idx_and__array_0812b & array_08164_and__not_
      if array_08164_and__not_ { // PUSH_CONDITION
        array_08170_rd_1 = array_08170[(0:u1)]
        ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_3 = bitcast ROB_idx_slice_4 to u32
        array_08170[(0:u1)] <= ROB_idx_cast_3 /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
      } // POP_CONDITION
    } // POP_CONDITION
    ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_4 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14_1 = array_0812b_rd_4 == (1:b1)
    ROB_idx_and__array_0812b_1 = ROB_idx_slice_5 & array_0812b_eq_extra_14_1
    ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
    ROB_idx_cast_4 = bitcast ROB_idx_slice_6 to u4
    array_0813a_rd_2 = array_0813a[(0:u1)]
    ROB_idx_eq_array_0813a = ROB_idx_cast_4 == array_0813a_rd_2
    ROB_idx_and__ROB_idx = ROB_idx_and__array_0812b_1 & ROB_idx_eq_array_0813a
    if ROB_idx_and__ROB_idx { // PUSH_CONDITION
      array_0812b_rd_5 = array_0812b[(0:u1)]
      array_0812b[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08152_rd_3 = array_08152[(0:u1)]
      array_08152[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08158_rd_3 = array_08158[(0:u1)]
      array_08158[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08182_rd = array_08182[(0:u1)]
      array_08182[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
    } // POP_CONDITION
    array_0812b_rd_6 = array_0812b[(0:u1)]
    array_0812e_rd_1 = array_0812e[(0:u1)]
    array_08134_rd_1 = array_08134[(0:u1)]
    array_08152_rd_4 = array_08152[(0:u1)]
    array_08158_rd_4 = array_08158[(0:u1)]
    array_08113_rd_4 = array_08113[(0:u3)]
    not__array_08113_1 = !array_08113_rd_4
    extra_14_and__not_ = (1:b1) & not__array_08113_1
    array_08113_rd_5 = array_08113[(1:u3)]
    not__array_08113_2 = !array_08113_rd_5
    extra_14_and__not__1 = extra_14_and__not_ & not__array_08113_2
    array_08113_rd_6 = array_08113[(2:u3)]
    not__array_08113_3 = !array_08113_rd_6
    extra_14_and__not__2 = extra_14_and__not__1 & not__array_08113_3
    array_08113_rd_7 = array_08113[(3:u3)]
    not__array_08113_4 = !array_08113_rd_7
    extra_14_and__not__3 = extra_14_and__not__2 & not__array_08113_4
    array_08113_rd_8 = array_08113[(4:u3)]
    not__array_08113_5 = !array_08113_rd_8
    extra_14_and__not__4 = extra_14_and__not__3 & not__array_08113_5
    array_08113_rd_9 = array_08113[(5:u3)]
    not__array_08113_6 = !array_08113_rd_9
    extra_14_and__not__5 = extra_14_and__not__4 & not__array_08113_6
    array_08113_rd_10 = array_08113[(6:u3)]
    not__array_08113_7 = !array_08113_rd_10
    extra_14_and__not__6 = extra_14_and__not__5 & not__array_08113_7
    array_08113_rd_11 = array_08113[(7:u3)]
    not__array_08113_8 = !array_08113_rd_11
    extra_14_and__not__7 = extra_14_and__not__6 & not__array_08113_8
    log('LSQ debug: busy={} is_load={} is_store={} qj_v={} qk_v={} has_no_store={}', array_0812b_rd_6, array_0812e_rd_1, array_08134_rd_1, array_08152_rd_4, array_08158_rd_4, extra_14_and__not__7) // meta cond (1:b1)
    array_0812b_rd_7 = array_0812b[(0:u1)]
    array_08152_rd_5 = array_08152[(0:u1)]
    array_08158_rd_5 = array_08158[(0:u1)]
    array_08152_and__array_08 = array_08152_rd_5 & array_08158_rd_5
    not__array_08152_1 = !array_08152_and__array_08
    array_0812b_and__not_ = array_0812b_rd_7 & not__array_08152_1
    if array_0812b_and__not_ { // PUSH_CONDITION
      array_0813a_rd_3 = array_0813a[(0:u1)]
      array_08152_rd_6 = array_08152[(0:u1)]
      array_08158_rd_6 = array_08158[(0:u1)]
      array_0815e_rd_2 = array_0815e[(0:u1)]
      array_08164_rd_2 = array_08164[(0:u1)]
      log('LSQ waiting rob_idx={} qj_valid={} qk_valid={} qj={} qk={}', array_0813a_rd_3, array_08152_rd_6, array_08158_rd_6, array_0815e_rd_2, array_08164_rd_2) // meta cond array_0812b_and__not_
      not__array_08158_1 = !array_08158_rd_6
      array_080e9_rd_4 = array_080e9[array_08164_rd_2]
      array_080e9_eq_is_J = array_080e9_rd_4 == (0:b1)
      not__and__array_080e9 = not__array_08158_1 & array_080e9_eq_is_J
      array_0812b_and__not__1 = array_0812b_and__not_ & not__and__array_080e9
      if not__and__array_080e9 { // PUSH_CONDITION
        array_08170_rd_2 = array_08170[(0:u1)]
        array_08176_rd_1 = array_08176[(0:u1)]
        regs_rd_3 = regs[array_08176_rd_1]
        array_08170[(0:u1)] <= regs_rd_3 /* LSQ_downstream */ // meta cond array_0812b_and__not__1
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__not__1
      } // POP_CONDITION
    } // POP_CONDITION
    array_0812b_rd_8 = array_0812b[(0:u1)]
    array_08152_rd_7 = array_08152[(0:u1)]
    array_08158_rd_7 = array_08158[(0:u1)]
    array_08152_and__array_08_1 = array_08152_rd_7 & array_08158_rd_7
    array_0812b_and__array_08 = array_0812b_rd_8 & array_08152_and__array_08_1
    array_08182_rd_1 = array_08182[(0:u1)]
    not__array_08182 = !array_08182_rd_1
    array_0812b_and__not__2 = array_0812b_and__array_08 & not__array_08182
    array_0812e_rd_2 = array_0812e[(0:u1)]
    array_0812b_and__array_08_1 = array_0812b_and__not__2 & array_0812e_rd_2
    array_08113_rd_12 = array_08113[(0:u3)]
    not__array_08113_9 = !array_08113_rd_12
    extra_14_and__not__8 = (1:b1) & not__array_08113_9
    array_08113_rd_13 = array_08113[(1:u3)]
    not__array_08113_10 = !array_08113_rd_13
    extra_14_and__not__9 = extra_14_and__not__8 & not__array_08113_10
    array_08113_rd_14 = array_08113[(2:u3)]
    not__array_08113_11 = !array_08113_rd_14
    extra_14_and__not__10 = extra_14_and__not__9 & not__array_08113_11
    array_08113_rd_15 = array_08113[(3:u3)]
    not__array_08113_12 = !array_08113_rd_15
    extra_14_and__not__11 = extra_14_and__not__10 & not__array_08113_12
    array_08113_rd_16 = array_08113[(4:u3)]
    not__array_08113_13 = !array_08113_rd_16
    extra_14_and__not__12 = extra_14_and__not__11 & not__array_08113_13
    array_08113_rd_17 = array_08113[(5:u3)]
    not__array_08113_14 = !array_08113_rd_17
    extra_14_and__not__13 = extra_14_and__not__12 & not__array_08113_14
    array_08113_rd_18 = array_08113[(6:u3)]
    not__array_08113_15 = !array_08113_rd_18
    extra_14_and__not__14 = extra_14_and__not__13 & not__array_08113_15
    array_08113_rd_19 = array_08113[(7:u3)]
    not__array_08113_16 = !array_08113_rd_19
    extra_14_and__not__15 = extra_14_and__not__14 & not__array_08113_16
    re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
    array_0812b_rd_9 = array_0812b[(0:u1)]
    array_08152_rd_8 = array_08152[(0:u1)]
    array_08158_rd_8 = array_08158[(0:u1)]
    array_08152_and__array_08_2 = array_08152_rd_8 & array_08158_rd_8
    array_0812b_and__array_08_2 = array_0812b_rd_9 & array_08152_and__array_08_2
    array_08182_rd_2 = array_08182[(0:u1)]
    not__array_08182_1 = !array_08182_rd_2
    array_0812b_and__not__3 = array_0812b_and__array_08_2 & not__array_08182_1
    if array_0812b_and__not__3 { // PUSH_CONDITION
      array_08134_rd_2 = array_08134[(0:u1)]
      array_0812b_and__array_08_3 = array_0812b_and__not__3 & array_08134_rd_2
      if array_08134_rd_2 { // PUSH_CONDITION
        array_0813a_rd_4 = array_0813a[(0:u1)]
        array_0816a_rd_2 = array_0816a[(0:u1)]
        array_0817c_rd_1 = array_0817c[(0:u1)]
        array_0816a_add_array_081 = array_0816a_rd_2 + array_0817c_rd_1
        array_08170_rd_3 = array_08170[(0:u1)]
        log('LSQ fire store: rob_idx={} addr=0x{:08x} data=0x{:08x}', array_0813a_rd_4, array_0816a_add_array_081, array_08170_rd_3) // meta cond array_0812b_and__array_08_3
        array_0816a_add_array_081_1 = array_0816a_rd_2 + array_0817c_rd_1
        cat_array_0813a = { (1:b2) array_0813a_rd_4 }
        cat_array_cat_array_0816a = { cat_array_0813a array_0816a_add_array_081_1 }
        cat_array_cat_array_08170 = { cat_array_cat_array_0816a array_08170_rd_3 }
        LSUInstance.lsu_signal.push(cat_array_cat_array_08170) // handle = lsu_signal_push // meta cond array_0812b_and__array_08_3
        bind_4 = LSUInstance.bind([lsu_signal_push /* LSUInstance.lsu_signal=cat_array_cat_array_08170 */])
        async_call bind_4 // meta cond array_0812b_and__array_08_3
        array_08182_rd_3 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_3
      } // POP_CONDITION
      array_0812e_rd_3 = array_0812e[(0:u1)]
      array_08113_rd_20 = array_08113[(0:u3)]
      not__array_08113_17 = !array_08113_rd_20
      extra_14_and__not__16 = (1:b1) & not__array_08113_17
      array_08113_rd_21 = array_08113[(1:u3)]
      not__array_08113_18 = !array_08113_rd_21
      extra_14_and__not__17 = extra_14_and__not__16 & not__array_08113_18
      array_08113_rd_22 = array_08113[(2:u3)]
      not__array_08113_19 = !array_08113_rd_22
      extra_14_and__not__18 = extra_14_and__not__17 & not__array_08113_19
      array_08113_rd_23 = array_08113[(3:u3)]
      not__array_08113_20 = !array_08113_rd_23
      extra_14_and__not__19 = extra_14_and__not__18 & not__array_08113_20
      array_08113_rd_24 = array_08113[(4:u3)]
      not__array_08113_21 = !array_08113_rd_24
      extra_14_and__not__20 = extra_14_and__not__19 & not__array_08113_21
      array_08113_rd_25 = array_08113[(5:u3)]
      not__array_08113_22 = !array_08113_rd_25
      extra_14_and__not__21 = extra_14_and__not__20 & not__array_08113_22
      array_08113_rd_26 = array_08113[(6:u3)]
      not__array_08113_23 = !array_08113_rd_26
      extra_14_and__not__22 = extra_14_and__not__21 & not__array_08113_23
      array_08113_rd_27 = array_08113[(7:u3)]
      not__array_08113_24 = !array_08113_rd_27
      extra_14_and__not__23 = extra_14_and__not__22 & not__array_08113_24
      array_0812e_and__extra_14 = array_0812e_rd_3 & extra_14_and__not__23
      array_0812b_and__array_08_4 = array_0812b_and__not__3 & array_0812e_and__extra_14
      if array_0812e_and__extra_14 { // PUSH_CONDITION
        array_0813a_rd_5 = array_0813a[(0:u1)]
        array_0816a_rd_3 = array_0816a[(0:u1)]
        array_0817c_rd_2 = array_0817c[(0:u1)]
        array_0816a_add_array_081_2 = array_0816a_rd_3 + array_0817c_rd_2
        log('LSQ fire load: rob_idx={} addr=0x{:08x}', array_0813a_rd_5, array_0816a_add_array_081_2) // meta cond array_0812b_and__array_08_4
        array_0816a_add_array_081_3 = array_0816a_rd_3 + array_0817c_rd_2
        cat_array_0813a_1 = { (2:b2) array_0813a_rd_5 }
        cat_array_cat_array_0816a_1 = { cat_array_0813a_1 array_0816a_add_array_081_3 }
        cat_array_cat_imm_zero = { cat_array_cat_array_0816a_1 (0:b32) }
        LSUInstance.lsu_signal.push(cat_array_cat_imm_zero) // handle = lsu_signal_push_1 // meta cond array_0812b_and__array_08_4
        bind_5 = LSUInstance.bind([lsu_signal_push_1 /* LSUInstance.lsu_signal=cat_array_cat_imm_zero */])
        async_call bind_5 // meta cond array_0812b_and__array_08_4
        array_08182_rd_4 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_4
      } // POP_CONDITION
    } // POP_CONDITION
    array_0816a_rd_4 = array_0816a[(0:u1)]
    array_0817c_rd_3 = array_0817c[(0:u1)]
    array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  }
 expr=re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
[verilog] module dcache external port MemeoryAccess_word_addr_cast from   // External: array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  //  .usedby: array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
  //  .usedby: read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
  // External: mem_addr = mem_we ? array_08119_rd : (0:u32)
  //  .usedby: mem_addr_valid = mem_addr.valid()
  //  .usedby: write_addr = mem_addr_valid ? mem_addr : (0:u32)
  // External: mem_data = mem_we ? array_0811f_rd : (0:u32)
  //  .usedby: mem_data_valid = mem_data.valid()
  //  .usedby: data = mem_data_valid ? mem_data : (0:u32)
  // External: mem_we = can_commit & array_08113_rd
  //  .usedby: mem_we_valid = mem_we.valid()
  //  .usedby: mem_write_1 = mem_we_valid ? mem_we : (0:b1)
  // External: re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
  //  .usedby: addr = re_2 ? read_addr : write_addr
  //  .usedby: conflict = re_2 & mem_write_1
  #[downstream]
  MemeoryAccess = module MemeoryAccess {
    array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
    read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
    mem_addr_valid = mem_addr.valid()
    write_addr = mem_addr_valid ? mem_addr : (0:u32)
    mem_data_valid = mem_data.valid()
    data = mem_data_valid ? mem_data : (0:u32)
    mem_we_valid = mem_we.valid()
    mem_write_1 = mem_we_valid ? mem_we : (0:b1)
    addr = re_2 ? read_addr : write_addr
    addr_sub = addr - (8192:u32)
    addr_sub_shr = addr_sub >> (2:u32)
    word_addr = bitcast addr_sub_shr to u32
    conflict = re_2 & mem_write_1
    if conflict { // PUSH_CONDITION
      log('MEM conflict: mem_read & mem_write both asserted, read_addr=0x{:08x} write_addr=0x{:08x}', read_addr, write_addr) // meta cond conflict
      side effect intrinsic.finish({''})
    } // POP_CONDITION
    word_addr_cast = bitcast word_addr to b18
    data_cast = bitcast data to b32
  }
 expr=word_addr_cast = bitcast word_addr to b18
[verilog] module dcache external port MemeoryAccess_data_cast from   // External: array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  //  .usedby: array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
  //  .usedby: read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
  // External: mem_addr = mem_we ? array_08119_rd : (0:u32)
  //  .usedby: mem_addr_valid = mem_addr.valid()
  //  .usedby: write_addr = mem_addr_valid ? mem_addr : (0:u32)
  // External: mem_data = mem_we ? array_0811f_rd : (0:u32)
  //  .usedby: mem_data_valid = mem_data.valid()
  //  .usedby: data = mem_data_valid ? mem_data : (0:u32)
  // External: mem_we = can_commit & array_08113_rd
  //  .usedby: mem_we_valid = mem_we.valid()
  //  .usedby: mem_write_1 = mem_we_valid ? mem_we : (0:b1)
  // External: re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
  //  .usedby: addr = re_2 ? read_addr : write_addr
  //  .usedby: conflict = re_2 & mem_write_1
  #[downstream]
  MemeoryAccess = module MemeoryAccess {
    array_0816a_add_array_081_5 = array_0816a_add_array_081_4.valid()
    read_addr = array_0816a_add_array_081_5 ? array_0816a_add_array_081_4 : (0:u32)
    mem_addr_valid = mem_addr.valid()
    write_addr = mem_addr_valid ? mem_addr : (0:u32)
    mem_data_valid = mem_data.valid()
    data = mem_data_valid ? mem_data : (0:u32)
    mem_we_valid = mem_we.valid()
    mem_write_1 = mem_we_valid ? mem_we : (0:b1)
    addr = re_2 ? read_addr : write_addr
    addr_sub = addr - (8192:u32)
    addr_sub_shr = addr_sub >> (2:u32)
    word_addr = bitcast addr_sub_shr to u32
    conflict = re_2 & mem_write_1
    if conflict { // PUSH_CONDITION
      log('MEM conflict: mem_read & mem_write both asserted, read_addr=0x{:08x} write_addr=0x{:08x}', read_addr, write_addr) // meta cond conflict
      side effect intrinsic.finish({''})
    } // POP_CONDITION
    word_addr_cast = bitcast word_addr to b18
    data_cast = bitcast data to b32
  }
 expr=data_cast = bitcast data to b32
[verilog] module IsserImpl external port IssuerInstance_re from   #[timing: 2] 
  IssuerInstance = module IssuerInstance {
    pc_addr: Port<u32>
  } {
    pc_addr_valid = IssuerInstance.pc_addr.valid()
    side effect intrinsic.wait_until({'pc_addr_valid'})
    pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
    instr = SRAM_rdata[(0:u1)]
    pc_addr_neq_alu_res = pc_addr_2 != (0:u32)
    re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  } expr=re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
[verilog] module IsserImpl external port IssuerInstance_pc_addr_2 from   #[timing: 2] 
  IssuerInstance = module IssuerInstance {
    pc_addr: Port<u32>
  } {
    pc_addr_valid = IssuerInstance.pc_addr.valid()
    side effect intrinsic.wait_until({'pc_addr_valid'})
    pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
    instr = SRAM_rdata[(0:u1)]
    pc_addr_neq_alu_res = pc_addr_2 != (0:u32)
    re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  } expr=pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
[verilog] module IsserImpl external port IssuerInstance_instr from   #[timing: 2] 
  IssuerInstance = module IssuerInstance {
    pc_addr: Port<u32>
  } {
    pc_addr_valid = IssuerInstance.pc_addr.valid()
    side effect intrinsic.wait_until({'pc_addr_valid'})
    pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
    instr = SRAM_rdata[(0:u1)]
    pc_addr_neq_alu_res = pc_addr_2 != (0:u32)
    re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  } expr=instr = SRAM_rdata[(0:u1)]
[verilog] module IsserImpl external port CDB_Arbitrator_ROB_idx_cat_valid from   // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid = tick_reg_rd_2.valid()
  //  .usedby: metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
  // External: LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  //  .usedby: LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
  //  .usedby: lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
  // External: signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  //  .usedby: signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
  //  .usedby: alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
  #[downstream]
  CDB_Arbitrator = module CDB_Arbitrator {
    tick_reg_rd_2_valid = tick_reg_rd_2.valid()
    metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
    log('CDB arb metadata={}', metadata) // meta cond (1:b1)
    LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
    lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
    signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
    alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
    lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)]
    alu_cbd_reg_rd = alu_cbd_reg[(0:u1)]
    lsu_payload_slice = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_1 = lsu_payload[(99:u7):(102:u7)]
    lsu_payload_cast = bitcast lsu_payload_slice_1 to u4
    lsu_cbd_slice = lsu_cbd_reg_rd[(99:u7):(102:u7)]
    lsu_cbd_cast = bitcast lsu_cbd_slice to u4
    lsu_payload_mux = lsu_payload_slice ? lsu_payload_cast : lsu_cbd_cast
    lsu_payload_slice_2 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_3 = lsu_payload[(67:u7):(98:u7)]
    lsu_payload_cast_1 = bitcast lsu_payload_slice_3 to u32
    lsu_cbd_slice_1 = lsu_cbd_reg_rd[(67:u7):(98:u7)]
    lsu_cbd_cast_1 = bitcast lsu_cbd_slice_1 to u32
    lsu_payload_mux_1 = lsu_payload_slice_2 ? lsu_payload_cast_1 : lsu_cbd_cast_1
    lsu_payload_slice_4 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_5 = lsu_payload[(66:u7):(66:u7)]
    lsu_cbd_slice_2 = lsu_cbd_reg_rd[(66:u7):(66:u7)]
    lsu_payload_mux_2 = lsu_payload_slice_4 ? lsu_payload_slice_5 : lsu_cbd_slice_2
    lsu_payload_slice_6 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_7 = lsu_payload[(65:u7):(65:u7)]
    lsu_cbd_slice_3 = lsu_cbd_reg_rd[(65:u7):(65:u7)]
    lsu_payload_mux_3 = lsu_payload_slice_6 ? lsu_payload_slice_7 : lsu_cbd_slice_3
    lsu_payload_slice_8 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_9 = lsu_payload[(64:u7):(64:u7)]
    lsu_cbd_slice_4 = lsu_cbd_reg_rd[(64:u7):(64:u7)]
    lsu_payload_mux_4 = lsu_payload_slice_8 ? lsu_payload_slice_9 : lsu_cbd_slice_4
    lsu_payload_slice_10 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_11 = lsu_payload[(32:u6):(63:u6)]
    lsu_payload_cast_2 = bitcast lsu_payload_slice_11 to u32
    lsu_cbd_slice_5 = lsu_cbd_reg_rd[(32:u6):(63:u6)]
    lsu_cbd_cast_2 = bitcast lsu_cbd_slice_5 to u32
    lsu_payload_mux_5 = lsu_payload_slice_10 ? lsu_payload_cast_2 : lsu_cbd_cast_2
    lsu_payload_slice_12 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_13 = lsu_payload[(0:u1):(31:u5)]
    lsu_payload_cast_3 = bitcast lsu_payload_slice_13 to u32
    lsu_cbd_slice_6 = lsu_cbd_reg_rd[(0:u1):(31:u5)]
    lsu_cbd_cast_3 = bitcast lsu_cbd_slice_6 to u32
    lsu_payload_mux_6 = lsu_payload_slice_12 ? lsu_payload_cast_3 : lsu_cbd_cast_3
    lsu_payload_cat_lsu_paylo = { lsu_payload_mux lsu_payload_mux_1 }
    lsu_payload_cat_lsu_paylo_1 = { lsu_payload_cat_lsu_paylo lsu_payload_mux_2 }
    lsu_payload_cat_lsu_paylo_2 = { lsu_payload_cat_lsu_paylo_1 lsu_payload_mux_3 }
    lsu_payload_cat_lsu_paylo_3 = { lsu_payload_cat_lsu_paylo_2 lsu_payload_mux_4 }
    lsu_payload_cat_lsu_paylo_4 = { lsu_payload_cat_lsu_paylo_3 lsu_payload_mux_5 }
    lsu_payload_cat_lsu_paylo_5 = { lsu_payload_cat_lsu_paylo_4 lsu_payload_mux_6 }
    alu_payload_slice = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_1 = alu_payload[(66:u7):(69:u7)]
    alu_payload_cast = bitcast alu_payload_slice_1 to u4
    alu_cbd_slice = alu_cbd_reg_rd[(66:u7):(69:u7)]
    alu_cbd_cast = bitcast alu_cbd_slice to u4
    alu_payload_mux = alu_payload_slice ? alu_payload_cast : alu_cbd_cast
    alu_payload_slice_2 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_3 = alu_payload[(34:u6):(65:u7)]
    alu_payload_cast_1 = bitcast alu_payload_slice_3 to u32
    alu_cbd_slice_1 = alu_cbd_reg_rd[(34:u6):(65:u7)]
    alu_cbd_cast_1 = bitcast alu_cbd_slice_1 to u32
    alu_payload_mux_1 = alu_payload_slice_2 ? alu_payload_cast_1 : alu_cbd_cast_1
    alu_payload_slice_4 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_5 = alu_payload[(33:u6):(33:u6)]
    alu_cbd_slice_2 = alu_cbd_reg_rd[(33:u6):(33:u6)]
    alu_payload_mux_2 = alu_payload_slice_4 ? alu_payload_slice_5 : alu_cbd_slice_2
    alu_payload_slice_6 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_7 = alu_payload[(32:u6):(32:u6)]
    alu_cbd_slice_3 = alu_cbd_reg_rd[(32:u6):(32:u6)]
    alu_payload_mux_3 = alu_payload_slice_6 ? alu_payload_slice_7 : alu_cbd_slice_3
    alu_payload_slice_8 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_9 = alu_payload[(0:u1):(31:u5)]
    alu_payload_cast_2 = bitcast alu_payload_slice_9 to u32
    alu_cbd_slice_4 = alu_cbd_reg_rd[(0:u1):(31:u5)]
    alu_cbd_cast_2 = bitcast alu_cbd_slice_4 to u32
    alu_payload_mux_4 = alu_payload_slice_8 ? alu_payload_cast_2 : alu_cbd_cast_2
    alu_payload_cat_alu_paylo = { alu_payload_mux alu_payload_mux_1 }
    alu_payload_cat_alu_paylo_1 = { alu_payload_cat_alu_paylo alu_payload_mux_2 }
    alu_payload_cat_alu_paylo_2 = { alu_payload_cat_alu_paylo_1 alu_payload_mux_3 }
    alu_payload_cat_alu_paylo_3 = { alu_payload_cat_alu_paylo_2 alu_payload_mux_4 }
    lsu_valid = lsu_payload_cat_lsu_paylo_5[(66:u7):(66:u7)]
    lsu_payload_slice_15 = lsu_payload_cat_lsu_paylo_5[(99:u7):(102:u7)]
    lsu_rob_idx = bitcast lsu_payload_slice_15 to u4
    lsu_payload_slice_16 = lsu_payload_cat_lsu_paylo_5[(67:u7):(98:u7)]
    lsu_rd_data = bitcast lsu_payload_slice_16 to u32
    lsu_is_store = lsu_payload_cat_lsu_paylo_5[(64:u7):(64:u7)]
    lsu_payload_slice_18 = lsu_payload_cat_lsu_paylo_5[(32:u6):(63:u6)]
    lsu_store_addr = bitcast lsu_payload_slice_18 to u32
    lsu_payload_slice_19 = lsu_payload_cat_lsu_paylo_5[(0:u1):(31:u5)]
    lsu_store_data = bitcast lsu_payload_slice_19 to u32
    alu_valid = alu_payload_cat_alu_paylo_3[(33:u6):(33:u6)]
    alu_payload_slice_11 = alu_payload_cat_alu_paylo_3[(66:u7):(69:u7)]
    alu_rob_idx = bitcast alu_payload_slice_11 to u4
    alu_payload_slice_12 = alu_payload_cat_alu_paylo_3[(34:u6):(65:u7)]
    alu_rd_data = bitcast alu_payload_slice_12 to u32
    alu_is_branch = alu_payload_cat_alu_paylo_3[(32:u6):(32:u6)]
    alu_payload_slice_14 = alu_payload_cat_alu_paylo_3[(0:u1):(31:u5)]
    alu_next_pc = bitcast alu_payload_slice_14 to u32
    valid = lsu_valid | alu_valid
    alu_valid_mux = alu_valid ? (1:b2) : (2:b2)
    select_CDB = lsu_valid ? (0:b2) : alu_valid_mux
    ROB_idx = lsu_valid ? lsu_rob_idx : alu_rob_idx
    rd_data = lsu_valid ? lsu_rd_data : alu_rd_data
    log('CDB arb: LSU_valid={} ALU_valid={} sel_rob_idx={} rd_data=0x{:08x}', lsu_valid, alu_valid, ROB_idx, rd_data) // meta cond (1:b1)
    if valid { // PUSH_CONDITION
      array_080ef_rd_2 = array_080ef[ROB_idx]
      array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid
      array_080fb_rd_3 = array_080fb[ROB_idx]
      array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid
      lsu_valid_and__lsu_is = lsu_valid & lsu_is_store
      valid_and__lsu_valid = valid & lsu_valid_and__lsu_is
      if lsu_valid_and__lsu_is { // PUSH_CONDITION
        array_08119_rd_2 = array_08119[ROB_idx]
        array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
        array_0811f_rd_2 = array_0811f[ROB_idx]
        array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
      } // POP_CONDITION
    } // POP_CONDITION
    lsu_payload_slice_20 = lsu_payload[(66:u7):(66:u7)]
    select_CDB_neq = select_CDB != (0:b2)
    lsu_payload_and__select_C = lsu_payload_slice_20 & select_CDB_neq
    if lsu_payload_and__select_C { // PUSH_CONDITION
      lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C
    } // POP_CONDITION
    alu_payload_slice_15 = alu_payload[(33:u6):(33:u6)]
    select_CDB_neq_1 = select_CDB != (1:b2)
    alu_payload_and__select_C = alu_payload_slice_15 & select_CDB_neq_1
    if alu_payload_and__select_C { // PUSH_CONDITION
      alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C
    } // POP_CONDITION
    lsu_payload_slice_21 = lsu_payload[(66:u7):(66:u7)]
    not__lsu_payload = !lsu_payload_slice_21
    lsu_valid_and__not_ = lsu_valid & not__lsu_payload
    select_CDB_eq = select_CDB == (0:b2)
    lsu_valid_and__select_CDB = lsu_valid_and__not_ & select_CDB_eq
    if lsu_valid_and__select_CDB { // PUSH_CONDITION
      lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB
    } // POP_CONDITION
    alu_payload_slice_16 = alu_payload[(33:u6):(33:u6)]
    not__alu_payload = !alu_payload_slice_16
    alu_valid_and__not_ = alu_valid & not__alu_payload
    select_CDB_eq_1 = select_CDB == (1:b2)
    alu_valid_and__select_CDB = alu_valid_and__not_ & select_CDB_eq_1
    if alu_valid_and__select_CDB { // PUSH_CONDITION
      alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB
    } // POP_CONDITION
    alu_valid_and__alu_is = alu_valid & alu_is_branch
    start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
    target_pc = alu_valid ? alu_next_pc : (0:u32)
    ROB_idx_cat_rd_data = { ROB_idx rd_data }
    ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  }
 expr=ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
[verilog] module RS_downstream external port IsserImpl_stall_1 from   // External: re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  //  .usedby: re_valid = re.valid()
  //  .usedby: re_1 = re_valid ? re : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid = pc_addr_2.valid()
  //  .usedby: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  // External: instr = SRAM_rdata[(0:u1)]
  //  .usedby: instr_valid = instr.valid()
  //  .usedby: instr_1 = instr_valid ? instr : (0:b32)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
  //  .usedby: cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
  #[downstream]
  IsserImpl = module IsserImpl {
    re_valid = re.valid()
    re_1 = re_valid ? re : (0:b1)
    pc_addr_2_valid = pc_addr_2.valid()
    stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
    instr_valid = instr.valid()
    instr_1 = instr_valid ? instr : (0:b32)
    ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
    cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
    opcode = instr_1[(0:u1):(6:u3)]
    funct3 = instr_1[(12:u4):(14:u4)]
    funct7 = instr_1[(25:u5):(31:u5)]
    rd = instr_1[(7:u3):(11:u4)]
    rs1 = instr_1[(15:u4):(19:u5)]
    rs2 = instr_1[(20:u5):(24:u5)]
    opcode_eq = opcode == (51:b7)
    funct3_eq = funct3 == (0:b3)
    opcode_eq_and__funct3_eq = opcode_eq & funct3_eq
    funct7_eq = funct7 == (0:b7)
    eq = opcode_eq_and__funct3_eq & funct7_eq
    is_R_1 = (0:b1) | eq
    alu_type_2 = eq ? (1:b15) : (16384:b15)
    if eq { // PUSH_CONDITION
      log('Decoded R-type instruction: add') // meta cond eq
    } // POP_CONDITION
    opcode_eq_1 = opcode == (51:b7)
    funct3_eq_1 = funct3 == (0:b3)
    opcode_eq_and__funct3_eq_1 = opcode_eq_1 & funct3_eq_1
    funct7_eq_1 = funct7 == (32:b7)
    eq_1 = opcode_eq_and__funct3_eq_1 & funct7_eq_1
    is_R_2 = is_R_1 | eq_1
    alu_type_3 = eq_1 ? (2:b15) : alu_type_2
    if eq_1 { // PUSH_CONDITION
      log('Decoded R-type instruction: sub') // meta cond eq_1
    } // POP_CONDITION
    opcode_eq_2 = opcode == (51:b7)
    funct3_eq_2 = funct3 == (7:b3)
    opcode_eq_and__funct3_eq_2 = opcode_eq_2 & funct3_eq_2
    funct7_eq_2 = funct7 == (0:b7)
    eq_2 = opcode_eq_and__funct3_eq_2 & funct7_eq_2
    is_R_3 = is_R_2 | eq_2
    alu_type_4 = eq_2 ? (16:b15) : alu_type_3
    if eq_2 { // PUSH_CONDITION
      log('Decoded R-type instruction: and') // meta cond eq_2
    } // POP_CONDITION
    opcode_eq_3 = opcode == (51:b7)
    funct3_eq_3 = funct3 == (6:b3)
    opcode_eq_and__funct3_eq_3 = opcode_eq_3 & funct3_eq_3
    funct7_eq_3 = funct7 == (0:b7)
    eq_3 = opcode_eq_and__funct3_eq_3 & funct7_eq_3
    is_R_4 = is_R_3 | eq_3
    alu_type_5 = eq_3 ? (8:b15) : alu_type_4
    if eq_3 { // PUSH_CONDITION
      log('Decoded R-type instruction: or') // meta cond eq_3
    } // POP_CONDITION
    opcode_eq_4 = opcode == (51:b7)
    funct3_eq_4 = funct3 == (4:b3)
    opcode_eq_and__funct3_eq_4 = opcode_eq_4 & funct3_eq_4
    funct7_eq_4 = funct7 == (0:b7)
    eq_4 = opcode_eq_and__funct3_eq_4 & funct7_eq_4
    is_R_5 = is_R_4 | eq_4
    alu_type_6 = eq_4 ? (4:b15) : alu_type_5
    if eq_4 { // PUSH_CONDITION
      log('Decoded R-type instruction: xor') // meta cond eq_4
    } // POP_CONDITION
    opcode_eq_5 = opcode == (51:b7)
    funct3_eq_5 = funct3 == (1:b3)
    opcode_eq_and__funct3_eq_5 = opcode_eq_5 & funct3_eq_5
    funct7_eq_5 = funct7 == (0:b7)
    eq_5 = opcode_eq_and__funct3_eq_5 & funct7_eq_5
    is_R_6 = is_R_5 | eq_5
    alu_type_7 = eq_5 ? (32:b15) : alu_type_6
    if eq_5 { // PUSH_CONDITION
      log('Decoded R-type instruction: sll') // meta cond eq_5
    } // POP_CONDITION
    opcode_eq_6 = opcode == (51:b7)
    funct3_eq_6 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_6 = opcode_eq_6 & funct3_eq_6
    funct7_eq_6 = funct7 == (0:b7)
    eq_6 = opcode_eq_and__funct3_eq_6 & funct7_eq_6
    is_R_7 = is_R_6 | eq_6
    alu_type_8 = eq_6 ? (64:b15) : alu_type_7
    if eq_6 { // PUSH_CONDITION
      log('Decoded R-type instruction: srl') // meta cond eq_6
    } // POP_CONDITION
    opcode_eq_7 = opcode == (51:b7)
    funct3_eq_7 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_7 = opcode_eq_7 & funct3_eq_7
    funct7_eq_7 = funct7 == (32:b7)
    eq_7 = opcode_eq_and__funct3_eq_7 & funct7_eq_7
    is_R_8 = is_R_7 | eq_7
    alu_type_9 = eq_7 ? (128:b15) : alu_type_8
    if eq_7 { // PUSH_CONDITION
      log('Decoded R-type instruction: sra') // meta cond eq_7
    } // POP_CONDITION
    opcode_eq_8 = opcode == (51:b7)
    funct3_eq_8 = funct3 == (2:b3)
    opcode_eq_and__funct3_eq_8 = opcode_eq_8 & funct3_eq_8
    funct7_eq_8 = funct7 == (0:b7)
    eq_8 = opcode_eq_and__funct3_eq_8 & funct7_eq_8
    is_R_9 = is_R_8 | eq_8
    alu_type_10 = eq_8 ? (512:b15) : alu_type_9
    if eq_8 { // PUSH_CONDITION
      log('Decoded R-type instruction: slt') // meta cond eq_8
    } // POP_CONDITION
    opcode_eq_9 = opcode == (51:b7)
    funct3_eq_9 = funct3 == (3:b3)
    opcode_eq_and__funct3_eq_9 = opcode_eq_9 & funct3_eq_9
    funct7_eq_9 = funct7 == (0:b7)
    eq_9 = opcode_eq_and__funct3_eq_9 & funct7_eq_9
    is_R_10 = is_R_9 | eq_9
    alu_type_11 = eq_9 ? (1024:b15) : alu_type_10
    if eq_9 { // PUSH_CONDITION
      log('Decoded R-type instruction: sltu') // meta cond eq_9
    } // POP_CONDITION
    imm = instr_1[(20:u5):(31:u5)]
    rs1_1 = instr_1[(15:u4):(19:u5)]
    rd_1 = instr_1[(7:u3):(11:u4)]
    opcode_1 = instr_1[(0:u1):(6:u3)]
    funct3_1 = instr_1[(12:u4):(14:u4)]
    opcode_1_eq = opcode_1 == (103:b7)
    funct3_1_eq = funct3_1 == (0:b3)
    opcode_1_and__funct3_1 = opcode_1_eq & funct3_1_eq
    is_jalr = opcode_1_and__funct3_1 & (1:b1)
    is_I_1 = (0:b1) | is_jalr
    alu_type_13 = is_jalr ? (1:b15) : (16384:b15)
    if is_jalr { // PUSH_CONDITION
      log('Decoded I-type instruction: jalr') // meta cond is_jalr
    } // POP_CONDITION
    opcode_1_eq_1 = opcode_1 == (3:b7)
    funct3_1_eq_1 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_1 = opcode_1_eq_1 & funct3_1_eq_1
    eq_11 = opcode_1_and__funct3_1_1 & (1:b1)
    is_I_2 = is_I_1 | eq_11
    alu_type_14 = eq_11 ? (1:b15) : alu_type_13
    if eq_11 { // PUSH_CONDITION
      log('Decoded I-type instruction: lb') // meta cond eq_11
    } // POP_CONDITION
    opcode_1_eq_2 = opcode_1 == (3:b7)
    funct3_1_eq_2 = funct3_1 == (1:b3)
    opcode_1_and__funct3_1_2 = opcode_1_eq_2 & funct3_1_eq_2
    eq_12 = opcode_1_and__funct3_1_2 & (1:b1)
    is_I_3 = is_I_2 | eq_12
    alu_type_15 = eq_12 ? (1:b15) : alu_type_14
    if eq_12 { // PUSH_CONDITION
      log('Decoded I-type instruction: lh') // meta cond eq_12
    } // POP_CONDITION
    opcode_1_eq_3 = opcode_1 == (3:b7)
    funct3_1_eq_3 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_3 = opcode_1_eq_3 & funct3_1_eq_3
    eq_13 = opcode_1_and__funct3_1_3 & (1:b1)
    is_I_4 = is_I_3 | eq_13
    alu_type_16 = eq_13 ? (1:b15) : alu_type_15
    if eq_13 { // PUSH_CONDITION
      log('Decoded I-type instruction: lw') // meta cond eq_13
    } // POP_CONDITION
    opcode_1_eq_4 = opcode_1 == (3:b7)
    funct3_1_eq_4 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_4 = opcode_1_eq_4 & funct3_1_eq_4
    eq_14 = opcode_1_and__funct3_1_4 & (1:b1)
    is_I_5 = is_I_4 | eq_14
    alu_type_17 = eq_14 ? (1:b15) : alu_type_16
    if eq_14 { // PUSH_CONDITION
      log('Decoded I-type instruction: lbu') // meta cond eq_14
    } // POP_CONDITION
    opcode_1_eq_5 = opcode_1 == (3:b7)
    funct3_1_eq_5 = funct3_1 == (5:b3)
    opcode_1_and__funct3_1_5 = opcode_1_eq_5 & funct3_1_eq_5
    eq_15 = opcode_1_and__funct3_1_5 & (1:b1)
    is_I_6 = is_I_5 | eq_15
    alu_type_18 = eq_15 ? (1:b15) : alu_type_17
    if eq_15 { // PUSH_CONDITION
      log('Decoded I-type instruction: lhu') // meta cond eq_15
    } // POP_CONDITION
    opcode_1_eq_6 = opcode_1 == (19:b7)
    funct3_1_eq_6 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_6 = opcode_1_eq_6 & funct3_1_eq_6
    eq_16 = opcode_1_and__funct3_1_6 & (1:b1)
    is_I_7 = is_I_6 | eq_16
    alu_type_19 = eq_16 ? (1:b15) : alu_type_18
    if eq_16 { // PUSH_CONDITION
      log('Decoded I-type instruction: addi') // meta cond eq_16
    } // POP_CONDITION
    opcode_1_eq_7 = opcode_1 == (19:b7)
    funct3_1_eq_7 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_7 = opcode_1_eq_7 & funct3_1_eq_7
    eq_17 = opcode_1_and__funct3_1_7 & (1:b1)
    is_I_8 = is_I_7 | eq_17
    alu_type_20 = eq_17 ? (512:b15) : alu_type_19
    if eq_17 { // PUSH_CONDITION
      log('Decoded I-type instruction: slti') // meta cond eq_17
    } // POP_CONDITION
    opcode_1_eq_8 = opcode_1 == (19:b7)
    funct3_1_eq_8 = funct3_1 == (3:b3)
    opcode_1_and__funct3_1_8 = opcode_1_eq_8 & funct3_1_eq_8
    eq_18 = opcode_1_and__funct3_1_8 & (1:b1)
    is_I_9 = is_I_8 | eq_18
    alu_type_21 = eq_18 ? (1024:b15) : alu_type_20
    if eq_18 { // PUSH_CONDITION
      log('Decoded I-type instruction: sltiu') // meta cond eq_18
    } // POP_CONDITION
    opcode_1_eq_9 = opcode_1 == (19:b7)
    funct3_1_eq_9 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_9 = opcode_1_eq_9 & funct3_1_eq_9
    eq_19 = opcode_1_and__funct3_1_9 & (1:b1)
    is_I_10 = is_I_9 | eq_19
    alu_type_22 = eq_19 ? (4:b15) : alu_type_21
    if eq_19 { // PUSH_CONDITION
      log('Decoded I-type instruction: xori') // meta cond eq_19
    } // POP_CONDITION
    opcode_1_eq_10 = opcode_1 == (19:b7)
    funct3_1_eq_10 = funct3_1 == (6:b3)
    opcode_1_and__funct3_1_10 = opcode_1_eq_10 & funct3_1_eq_10
    eq_20 = opcode_1_and__funct3_1_10 & (1:b1)
    is_I_11 = is_I_10 | eq_20
    alu_type_23 = eq_20 ? (8:b15) : alu_type_22
    if eq_20 { // PUSH_CONDITION
      log('Decoded I-type instruction: ori') // meta cond eq_20
    } // POP_CONDITION
    opcode_1_eq_11 = opcode_1 == (19:b7)
    funct3_1_eq_11 = funct3_1 == (7:b3)
    opcode_1_and__funct3_1_11 = opcode_1_eq_11 & funct3_1_eq_11
    eq_21 = opcode_1_and__funct3_1_11 & (1:b1)
    is_I_12 = is_I_11 | eq_21
    alu_type_24 = eq_21 ? (16:b15) : alu_type_23
    if eq_21 { // PUSH_CONDITION
      log('Decoded I-type instruction: andi') // meta cond eq_21
    } // POP_CONDITION
    extra_13 = imm == (0:b12)
    opcode_1_eq_12 = opcode_1 == (115:b7)
    funct3_1_eq_12 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_12 = opcode_1_eq_12 & funct3_1_eq_12
    is_ecall = opcode_1_and__funct3_1_12 & extra_13
    is_I_13 = is_I_12 | is_ecall
    alu_type_25 = is_ecall ? (16384:b15) : alu_type_24
    if is_ecall { // PUSH_CONDITION
      log('Decoded I-type instruction: ecall') // meta cond is_ecall
    } // POP_CONDITION
    extra_15 = imm == (1:b12)
    opcode_1_eq_13 = opcode_1 == (115:b7)
    funct3_1_eq_13 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_13 = opcode_1_eq_13 & funct3_1_eq_13
    is_ebreak = opcode_1_and__funct3_1_13 & extra_15
    is_I_14 = is_I_13 | is_ebreak
    alu_type_26 = is_ebreak ? (16384:b15) : alu_type_25
    if is_ebreak { // PUSH_CONDITION
      log('Decoded I-type instruction: ebreak') // meta cond is_ebreak
    } // POP_CONDITION
    imm_1 = instr_1[(20:u5):(31:u5)]
    imm11_5 = instr_1[(25:u5):(31:u5)]
    rs1_2 = instr_1[(15:u4):(19:u5)]
    rd_2 = instr_1[(7:u3):(11:u4)]
    opcode_2 = instr_1[(0:u1):(6:u3)]
    funct3_2 = instr_1[(12:u4):(14:u4)]
    extra_16 = imm11_5 == (0:b7)
    opcode_2_eq = opcode_2 == (19:b7)
    funct3_2_eq = funct3_2 == (1:b3)
    opcode_2_and__funct3_2 = opcode_2_eq & funct3_2_eq
    eq_24 = opcode_2_and__funct3_2 & extra_16
    is_I_star_1 = (0:b1) | eq_24
    alu_type_28 = eq_24 ? (32:b15) : (16384:b15)
    if eq_24 { // PUSH_CONDITION
      log('Decoded I*-type instruction: slli') // meta cond eq_24
    } // POP_CONDITION
    extra_17 = imm11_5 == (0:b7)
    opcode_2_eq_1 = opcode_2 == (19:b7)
    funct3_2_eq_1 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_1 = opcode_2_eq_1 & funct3_2_eq_1
    eq_25 = opcode_2_and__funct3_2_1 & extra_17
    is_I_star_2 = is_I_star_1 | eq_25
    alu_type_29 = eq_25 ? (64:b15) : alu_type_28
    if eq_25 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srli') // meta cond eq_25
    } // POP_CONDITION
    extra_18 = imm11_5 == (32:b7)
    opcode_2_eq_2 = opcode_2 == (19:b7)
    funct3_2_eq_2 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_2 = opcode_2_eq_2 & funct3_2_eq_2
    eq_26 = opcode_2_and__funct3_2_2 & extra_18
    is_I_star_3 = is_I_star_2 | eq_26
    alu_type_30 = eq_26 ? (128:b15) : alu_type_29
    if eq_26 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srai') // meta cond eq_26
    } // POP_CONDITION
    imm11_5_1 = instr_1[(25:u5):(31:u5)]
    imm4_0 = instr_1[(7:u3):(11:u4)]
    imm_2 = { imm11_5_1 imm4_0 }
    rs1_3 = instr_1[(15:u4):(19:u5)]
    rs2_1 = instr_1[(20:u5):(24:u5)]
    opcode_3 = instr_1[(0:u1):(6:u3)]
    funct3_3 = instr_1[(12:u4):(14:u4)]
    opcode_3_eq = opcode_3 == (35:b7)
    funct3_3_eq = funct3_3 == (0:b3)
    eq_27 = opcode_3_eq & funct3_3_eq
    is_S_1 = (0:b1) | eq_27
    if eq_27 { // PUSH_CONDITION
      log('Decoded S-type instruction: sb') // meta cond eq_27
    } // POP_CONDITION
    opcode_3_eq_1 = opcode_3 == (35:b7)
    funct3_3_eq_1 = funct3_3 == (1:b3)
    eq_28 = opcode_3_eq_1 & funct3_3_eq_1
    is_S_2 = is_S_1 | eq_28
    if eq_28 { // PUSH_CONDITION
      log('Decoded S-type instruction: sh') // meta cond eq_28
    } // POP_CONDITION
    opcode_3_eq_2 = opcode_3 == (35:b7)
    funct3_3_eq_2 = funct3_3 == (2:b3)
    eq_29 = opcode_3_eq_2 & funct3_3_eq_2
    is_S_3 = is_S_2 | eq_29
    if eq_29 { // PUSH_CONDITION
      log('Decoded S-type instruction: sw') // meta cond eq_29
    } // POP_CONDITION
    imm12 = instr_1[(31:u5):(31:u5)]
    imm11 = instr_1[(7:u3):(7:u3)]
    imm10_5 = instr_1[(25:u5):(30:u5)]
    imm4_1 = instr_1[(8:u4):(11:u4)]
    imm12_cat_imm11 = { imm12 imm11 }
    imm12_cat_cat_imm10_5 = { imm12_cat_imm11 imm10_5 }
    imm12_cat_cat_imm4_1 = { imm12_cat_cat_imm10_5 imm4_1 }
    imm_3 = { imm12_cat_cat_imm4_1 (0:b1) }
    rs1_4 = instr_1[(15:u4):(19:u5)]
    rs2_2 = instr_1[(20:u5):(24:u5)]
    opcode_4 = instr_1[(0:u1):(6:u3)]
    funct3_4 = instr_1[(12:u4):(14:u4)]
    opcode_4_eq = opcode_4 == (99:b7)
    funct3_4_eq = funct3_4 == (0:b3)
    eq_30 = opcode_4_eq & funct3_4_eq
    is_B_1 = (0:b1) | eq_30
    alu_type_32 = eq_30 ? (256:b15) : (16384:b15)
    if eq_30 { // PUSH_CONDITION
      log('Decoded B-type instruction: beq') // meta cond eq_30
    } // POP_CONDITION
    opcode_4_eq_1 = opcode_4 == (99:b7)
    funct3_4_eq_1 = funct3_4 == (1:b3)
    eq_31 = opcode_4_eq_1 & funct3_4_eq_1
    is_B_2 = is_B_1 | eq_31
    alu_type_33 = eq_31 ? (8192:b15) : alu_type_32
    if eq_31 { // PUSH_CONDITION
      log('Decoded B-type instruction: bne') // meta cond eq_31
    } // POP_CONDITION
    opcode_4_eq_2 = opcode_4 == (99:b7)
    funct3_4_eq_2 = funct3_4 == (4:b3)
    eq_32 = opcode_4_eq_2 & funct3_4_eq_2
    is_B_3 = is_B_2 | eq_32
    alu_type_34 = eq_32 ? (512:b15) : alu_type_33
    if eq_32 { // PUSH_CONDITION
      log('Decoded B-type instruction: blt') // meta cond eq_32
    } // POP_CONDITION
    opcode_4_eq_3 = opcode_4 == (99:b7)
    funct3_4_eq_3 = funct3_4 == (5:b3)
    eq_33 = opcode_4_eq_3 & funct3_4_eq_3
    is_B_4 = is_B_3 | eq_33
    alu_type_35 = eq_33 ? (2048:b15) : alu_type_34
    if eq_33 { // PUSH_CONDITION
      log('Decoded B-type instruction: bge') // meta cond eq_33
    } // POP_CONDITION
    opcode_4_eq_4 = opcode_4 == (99:b7)
    funct3_4_eq_4 = funct3_4 == (6:b3)
    eq_34 = opcode_4_eq_4 & funct3_4_eq_4
    is_B_5 = is_B_4 | eq_34
    alu_type_36 = eq_34 ? (1024:b15) : alu_type_35
    if eq_34 { // PUSH_CONDITION
      log('Decoded B-type instruction: bltu') // meta cond eq_34
    } // POP_CONDITION
    opcode_4_eq_5 = opcode_4 == (99:b7)
    funct3_4_eq_5 = funct3_4 == (7:b3)
    eq_35 = opcode_4_eq_5 & funct3_4_eq_5
    is_B_6 = is_B_5 | eq_35
    alu_type_37 = eq_35 ? (4096:b15) : alu_type_36
    if eq_35 { // PUSH_CONDITION
      log('Decoded B-type instruction: bgeu') // meta cond eq_35
    } // POP_CONDITION
    imm_4 = instr_1[(12:u4):(31:u5)]
    rd_3 = instr_1[(7:u3):(11:u4)]
    opcode_5 = instr_1[(0:u1):(6:u3)]
    is_lui = opcode_5 == (55:b7)
    is_U_1 = (0:b1) | is_lui
    if is_lui { // PUSH_CONDITION
      log('Decoded U-type instruction: lui') // meta cond is_lui
    } // POP_CONDITION
    is_auipc = opcode_5 == (23:b7)
    is_U_2 = is_U_1 | is_auipc
    if is_auipc { // PUSH_CONDITION
      log('Decoded U-type instruction: auipc') // meta cond is_auipc
    } // POP_CONDITION
    rd_4 = instr_1[(7:u3):(11:u4)]
    opcode_6 = instr_1[(0:u1):(6:u3)]
    imm20 = instr_1[(31:u5):(31:u5)]
    imm10_1 = instr_1[(21:u5):(30:u5)]
    imm11_1 = instr_1[(20:u5):(20:u5)]
    imm19_12 = instr_1[(12:u4):(19:u5)]
    imm20_cat_imm19_12 = { imm20 imm19_12 }
    imm20_cat_cat_imm11_1 = { imm20_cat_imm19_12 imm11_1 }
    imm20_cat_cat_imm10_1 = { imm20_cat_cat_imm11_1 imm10_1 }
    imm_5 = { imm20_cat_cat_imm10_1 (0:b1) }
    eq_38 = opcode_6 == (111:b7)
    is_jal = (0:b1) | eq_38
    if eq_38 { // PUSH_CONDITION
      log('Decoded J-type instruction: jal') // meta cond eq_38
    } // POP_CONDITION
    is_R_or__is_I = is_R_10 | is_I_14
    is_R_or__is_I_1 = is_R_or__is_I | is_I_star_3
    is_R_or__is_S = is_R_or__is_I_1 | is_S_3
    rs1_used = is_R_or__is_S | is_B_6
    is_B_mux = is_B_6 ? rs1_4 : (0:b5)
    is_S_mux = is_S_3 ? rs1_3 : is_B_mux
    is_I_mux = is_I_star_3 ? rs1_2 : is_S_mux
    is_I_mux_1 = is_I_14 ? rs1_1 : is_I_mux
    rs1_5 = is_R_10 ? rs1 : is_I_mux_1
    is_R_or__is_S_1 = is_R_10 | is_S_3
    rs2_used = is_R_or__is_S_1 | is_B_6
    is_B_mux_1 = is_B_6 ? rs2_2 : (0:b5)
    is_S_mux_1 = is_S_3 ? rs2_1 : is_B_mux_1
    rs2_3 = is_R_10 ? rs2 : is_S_mux_1
    ecall_or__ebreak = is_ecall | is_ebreak
    not__ecall_or = !ecall_or__ebreak
    is_I_writes = is_I_14 & not__ecall_or
    is_R_or__is_I_2 = is_R_10 | is_I_writes
    is_R_or__is_I_3 = is_R_or__is_I_2 | is_I_star_3
    is_R_or__is_U = is_R_or__is_I_3 | is_U_2
    rd_used = is_R_or__is_U | is_jal
    is_J_mux = is_jal ? rd_4 : (0:b5)
    is_U_mux = is_U_2 ? rd_3 : is_J_mux
    is_I_mux_2 = is_I_star_3 ? rd_2 : is_U_mux
    is_I_mux_3 = is_I_writes ? rd_1 : is_I_mux_2
    rd_5 = is_R_10 ? rd : is_I_mux_3
    is_I_or__is_I = is_I_14 | is_I_star_3
    is_I_or__is_S = is_I_or__is_I | is_S_3
    is_I_or__is_B = is_I_or__is_S | is_B_6
    is_I_or__is_U = is_I_or__is_B | is_U_2
    imm_used = is_I_or__is_U | is_jal
    I_sign = imm[(11:u4):(11:u4)]
    I_high = I_sign ? (1048575:b20) : (0:b20)
    imm_I_sext = { I_high imm }
    S_sign = imm_2[(11:u4):(11:u4)]
    S_high = S_sign ? (1048575:b20) : (0:b20)
    imm_S_sext = { S_high imm_2 }
    B_sign = imm_3[(12:u4):(12:u4)]
    B_high = B_sign ? (524287:b19) : (0:b19)
    imm_B_sext = { B_high imm_3 }
    J_sign = imm_5[(20:u5):(20:u5)]
    J_high = J_sign ? (2047:b11) : (0:b11)
    imm_J_sext = { J_high imm_5 }
    imm_U_shifted = { imm_4 (0:b12) }
    imm_Istar_zext = zext imm_1 to b32
    is_J_mux_1 = is_jal ? imm_J_sext : (0:b32)
    is_U_mux_1 = is_U_2 ? imm_U_shifted : is_J_mux_1
    is_B_mux_2 = is_B_6 ? imm_B_sext : is_U_mux_1
    is_S_mux_2 = is_S_3 ? imm_S_sext : is_B_mux_2
    is_I_mux_4 = is_I_star_3 ? imm_Istar_zext : is_S_mux_2
    imm_6 = is_I_14 ? imm_I_sext : is_I_mux_4
    eq_11_or__eq_12 = eq_11 | eq_12
    eq_11_or__eq_13 = eq_11_or__eq_12 | eq_13
    eq_11_or__eq_14 = eq_11_or__eq_13 | eq_14
    mem_read = eq_11_or__eq_14 | eq_15
    eq_27_or__eq_28 = eq_27 | eq_28
    mem_write = eq_27_or__eq_28 | eq_29
    is_B_or__is_J = is_B_6 | is_jal
    is_branch_1 = is_B_or__is_J | is_jalr
    instr_1_slice_40 = instr_1[(12:u4):(14:u4)]
    branch_type = is_B_6 ? instr_1_slice_40 : (0:b3)
    is_U_mux_2 = is_U_2 ? (1:b15) : (16384:b15)
    is_B_mux_4 = is_B_6 ? alu_type_37 : is_U_mux_2
    is_I_mux_6 = is_I_star_3 ? alu_type_30 : is_B_mux_4
    is_I_mux_7 = is_I_14 ? alu_type_26 : is_I_mux_6
    alu_type_38 = is_R_10 ? alu_type_11 : is_I_mux_7
    rs1_pending = reg_pending[rs1_5]
    rs2_pending = reg_pending[rs2_3]
    rs1_rob_tag_used = rs1_pending != (0:u4)
    rs2_rob_tag_used = rs2_pending != (0:u4)
    rs1_pending_sub = rs1_pending - (1:u4)
    rs1_pending_cast = bitcast rs1_pending_sub to u3
    rs1_rob_tag = rs1_rob_tag_used ? rs1_pending_cast : (0:u3)
    rs2_pending_sub = rs2_pending - (1:u4)
    rs2_pending_cast = bitcast rs2_pending_sub to u3
    rs2_rob_tag = rs2_rob_tag_used ? rs2_pending_cast : (0:u3)
    rs1_5_neq = rs1_5 != (0:b5)
    rs1_used_or__rs1_5 = rs1_used | rs1_5_neq
    cbd_payload_slice = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_1 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast = bitcast cbd_payload_slice_1 to u4
    rs1_rob_eq_cbd_payload = rs1_rob_tag == cbd_payload_cast
    cbd_payload_and__rs1_rob = cbd_payload_slice & rs1_rob_eq_cbd_payload
    array_080ef_rd_3 = array_080ef[rs1_rob_tag]
    cbd_payload_mux = cbd_payload_and__rs1_rob ? (1:b1) : array_080ef_rd_3
    rs1_rob_mux_1 = rs1_rob_tag_used ? cbd_payload_mux : (1:b1)
    rs1_valid = rs1_used_or__rs1_5 ? rs1_rob_mux_1 : (1:b1)
    rs2_3_neq = rs2_3 != (0:b5)
    rs2_used_or__rs2_3 = rs2_used | rs2_3_neq
    cbd_payload_slice_2 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_3 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_1 = bitcast cbd_payload_slice_3 to u4
    rs2_rob_eq_cbd_payload = rs2_rob_tag == cbd_payload_cast_1
    cbd_payload_and__rs2_rob = cbd_payload_slice_2 & rs2_rob_eq_cbd_payload
    array_080ef_rd_4 = array_080ef[rs2_rob_tag]
    cbd_payload_mux_1 = cbd_payload_and__rs2_rob ? (1:b1) : array_080ef_rd_4
    rs2_rob_mux_1 = rs2_rob_tag_used ? cbd_payload_mux_1 : (1:b1)
    rs2_valid = rs2_used_or__rs2_3 ? rs2_rob_mux_1 : (1:b1)
    rs1_5_neq_1 = rs1_5 != (0:b5)
    rs1_used_or__rs1_5_1 = rs1_used | rs1_5_neq_1
    cbd_payload_slice_4 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_5 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_2 = bitcast cbd_payload_slice_5 to u4
    rs1_rob_eq_cbd_payload_1 = rs1_rob_tag == cbd_payload_cast_2
    cbd_payload_and__rs1_rob_1 = cbd_payload_slice_4 & rs1_rob_eq_cbd_payload_1
    cbd_payload_slice_6 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_3 = bitcast cbd_payload_slice_6 to u32
    array_080fb_rd_4 = array_080fb[rs1_rob_tag]
    cbd_payload_mux_2 = cbd_payload_and__rs1_rob_1 ? cbd_payload_cast_3 : array_080fb_rd_4
    regs_rd_1 = regs[rs1_5]
    rs1_rob_mux_2 = rs1_rob_tag_used ? cbd_payload_mux_2 : regs_rd_1
    rs1_value = rs1_used_or__rs1_5_1 ? rs1_rob_mux_2 : (0:u32)
    rs2_3_neq_1 = rs2_3 != (0:b5)
    rs2_used_or__rs2_3_1 = rs2_used | rs2_3_neq_1
    cbd_payload_slice_7 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_8 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_4 = bitcast cbd_payload_slice_8 to u4
    rs2_rob_eq_cbd_payload_1 = rs2_rob_tag == cbd_payload_cast_4
    cbd_payload_and__rs2_rob_1 = cbd_payload_slice_7 & rs2_rob_eq_cbd_payload_1
    cbd_payload_slice_9 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_5 = bitcast cbd_payload_slice_9 to u32
    array_080fb_rd_5 = array_080fb[rs2_rob_tag]
    cbd_payload_mux_3 = cbd_payload_and__rs2_rob_1 ? cbd_payload_cast_5 : array_080fb_rd_5
    regs_rd_2 = regs[rs2_3]
    rs2_rob_mux_2 = rs2_rob_tag_used ? cbd_payload_mux_3 : regs_rd_2
    rs2_value = rs2_used_or__rs2_3_1 ? rs2_rob_mux_2 : (0:u32)
    is_valid = rs1_valid & rs2_valid
    log('decoder: alu_type(onehot)={:014b}', alu_type_38) // meta cond (1:b1)
    rs1_5_cat_rs1_used = { rs1_5 rs1_used }
    rs1_5_cat_rs1_value = { rs1_5_cat_rs1_used rs1_value }
    rs1_5_cat_rs1_valid = { rs1_5_cat_rs1_value rs1_valid }
    rs1_5_cat_rs2_3 = { rs1_5_cat_rs1_valid rs2_3 }
    rs1_5_cat_rs2_used = { rs1_5_cat_rs2_3 rs2_used }
    rs1_5_cat_rs2_value = { rs1_5_cat_rs2_used rs2_value }
    rs1_5_cat_rs2_valid = { rs1_5_cat_rs2_value rs2_valid }
    rs1_5_cat_rd_5 = { rs1_5_cat_rs2_valid rd_5 }
    rs1_5_cat_rd_used = { rs1_5_cat_rd_5 rd_used }
    rs1_5_cat_imm_6 = { rs1_5_cat_rd_used imm_6 }
    rs1_5_cat_imm_used = { rs1_5_cat_imm_6 imm_used }
    rs1_5_cat_alu_type = { rs1_5_cat_imm_used alu_type_38 }
    rs1_5_cat_mem_read = { rs1_5_cat_alu_type mem_read }
    rs1_5_cat_mem_write = { rs1_5_cat_mem_read mem_write }
    rs1_5_cat_is_branch = { rs1_5_cat_mem_write is_branch_1 }
    rs1_5_cat_branch_type = { rs1_5_cat_is_branch branch_type }
    rs1_5_cat_is_jal = { rs1_5_cat_branch_type is_jal }
    rs1_5_cat_is_jalr = { rs1_5_cat_is_jal is_jalr }
    rs1_5_cat_is_ecall = { rs1_5_cat_is_jalr is_ecall }
    rs1_5_cat_is_ebreak = { rs1_5_cat_is_ecall is_ebreak }
    rs1_5_cat_is_lui = { rs1_5_cat_is_ebreak is_lui }
    rs1_5_cat_is_auipc = { rs1_5_cat_is_lui is_auipc }
    rs1_5_cat_is_valid = { rs1_5_cat_is_auipc is_valid }
    rs1_5_slice = rs1_5_cat_is_valid[(12:u4):(12:u4)]
    rs1_5_slice_1 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
    is_mem = rs1_5_slice | rs1_5_slice_1
    array_080e3_rd = array_080e3[(0:u1)]
    array_080e3_add = array_080e3_rd + (1:u3)
    array_080e3_cast = bitcast array_080e3_add to u3
    array_080e0_rd_2 = array_080e0[(0:u1)]
    array_080e3_eq_array_080e = array_080e3_cast == array_080e0_rd_2
    array_080e0_rd_3 = array_080e0[(0:u1)]
    array_080e9_rd_2 = array_080e9[array_080e0_rd_3]
    array_080e3_and__array_08 = array_080e3_eq_array_080e & array_080e9_rd_2
    array_0812b_rd = array_0812b[(0:u1)]
    array_0805c_rd = array_0805c[(0:u1)]
    is_mem_mux = is_mem ? array_0812b_rd : array_0805c_rd
    array_080e3_or__is_mem = array_080e3_and__array_08 | is_mem_mux
    stall_1 = array_080e3_or__is_mem & re_1
    not__stall_1 = !stall_1
    rs1_5_slice_2 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
    not__and__rs1_5 = not__stall_1 & rs1_5_slice_2
    stop_signal_1 = not__and__rs1_5 & re_1
    re_1_eq_extra_14 = re_1 == (1:b1)
    if re_1_eq_extra_14 { // PUSH_CONDITION
      log('issuer: pc=0x{:08x} instr=0x{:08x} is_mem={} stall={}', stall_pc_1, instr_1, is_mem, stall_1) // meta cond re_1_eq_extra_14
      not__stall_1_1 = !stall_1
      re_1_and__not_ = re_1_eq_extra_14 & not__stall_1_1
      if not__stall_1_1 { // PUSH_CONDITION
        rob_idx = array_080e3[(0:u1)]
        rob_idx_add = rob_idx + (1:u3)
        rob_idx_and_ = rob_idx_add & (7:u3)
        next_tail = bitcast rob_idx_and_ to u3
        array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_
        array_080e9_rd_3 = array_080e9[rob_idx]
        array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_080ef_rd_5 = array_080ef[rob_idx]
        array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_08107_rd_2 = array_08107[rob_idx]
        array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_080f5_rd_3 = array_080f5[rob_idx]
        rs1_5_slice_3 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_
        array_080fb_rd_6 = array_080fb[rob_idx]
        array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_
        array_08101_rd_1 = array_08101[rob_idx]
        rs1_5_slice_4 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
        array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_
        array_0810d_rd_1 = array_0810d[rob_idx]
        rs1_5_slice_5 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
        rs1_5_slice_6 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
        rs1_5_or__rs1_5_1 = rs1_5_slice_5 | rs1_5_slice_6
        array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_08113_rd_3 = array_08113[rob_idx]
        rs1_5_slice_7 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
        array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_
        rs1_5_slice_8 = rs1_5_cat_is_valid[(139:u8):(139:u8)]
        rs1_5_slice_9 = rs1_5_cat_is_valid[(140:u8):(144:u8)]
        reg_pending_rd_4 = reg_pending[rs1_5_slice_9]
        qj_raw = rs1_5_slice_8 ? reg_pending_rd_4 : (0:b4)
        rs1_5_slice_10 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
        rs1_5_slice_11 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
        reg_pending_rd_5 = reg_pending[rs1_5_slice_11]
        qk_raw = rs1_5_slice_10 ? reg_pending_rd_5 : (0:b4)
        qj_raw_sub = qj_raw - (1:b4)
        qj = bitcast qj_raw_sub to b4
        qk_raw_sub = qk_raw - (1:b4)
        qk = bitcast qk_raw_sub to b4
        rs1_5_slice_12 = rs1_5_cat_is_valid[(107:u7):(138:u8)]
        op1_val = bitcast rs1_5_slice_12 to u32
        rs1_5_slice_13 = rs1_5_cat_is_valid[(68:u7):(99:u7)]
        rs2_val = bitcast rs1_5_slice_13 to u32
        qj_valid = rs1_5_cat_is_valid[(106:u7):(106:u7)]
        qk_valid = rs1_5_cat_is_valid[(67:u7):(67:u7)]
        rs1_5_slice_16 = rs1_5_cat_is_valid[(61:u6):(61:u6)]
        rs1_5_slice_17 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        rs1_5_neq_2 = rs1_5_slice_17 != (0:b5)
        rs1_5_and__rs1_5 = rs1_5_slice_16 & rs1_5_neq_2
        re_1_and__rs1_5 = re_1_and__not_ & rs1_5_and__rs1_5
        if rs1_5_and__rs1_5 { // PUSH_CONDITION
          rs1_5_slice_18 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          reg_pending_rd_6 = reg_pending[rs1_5_slice_18]
          rob_idx_add_1 = rob_idx + (1:u3)
          rob_idx_cast_1 = bitcast rob_idx_add_1 to b4
          reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5
        } // POP_CONDITION
        re_1_and__is_mem = re_1_and__not_ & is_mem
        if is_mem { // PUSH_CONDITION
          rs1_5_slice_19 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> LSQ: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_19, qj, qk) // meta cond re_1_and__is_mem
          array_0812b_rd_1 = array_0812b[(0:u1)]
          array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0812e_rd = array_0812e[(0:u1)]
          rs1_5_slice_20 = rs1_5_cat_is_valid[(12:u4):(12:u4)]
          array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08134_rd = array_08134[(0:u1)]
          rs1_5_slice_21 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
          array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0813a_rd = array_0813a[(0:u1)]
          rob_idx_cast_2 = zext rob_idx to b4
          array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0814c_rd = array_0814c[(0:u1)]
          rs1_5_slice_22 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0815e_rd = array_0815e[(0:u1)]
          array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08164_rd = array_08164[(0:u1)]
          array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08152_rd = array_08152[(0:u1)]
          array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08158_rd = array_08158[(0:u1)]
          array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0816a_rd = array_0816a[(0:u1)]
          array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08170_rd = array_08170[(0:u1)]
          array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08176_rd = array_08176[(0:u1)]
          rs1_5_slice_23 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
          array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0817c_rd = array_0817c[(0:u1)]
          rs1_5_slice_24 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_2 = bitcast rs1_5_slice_24 to u32
          array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
        } // POP_CONDITION
        not__is_mem = !is_mem
        re_1_and__not__1 = re_1_and__not_ & not__is_mem
        if not__is_mem { // PUSH_CONDITION
          rs1_5_slice_25 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> RS: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_25, qj, qk) // meta cond re_1_and__not__1
          array_0805c_rd_1 = array_0805c[(0:u1)]
          array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1
          array_0805f_rd = array_0805f[(0:u1)]
          rs1_5_slice_26 = rs1_5_cat_is_valid[(13:u4):(27:u5)]
          array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_27 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_28 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_3 = bitcast rs1_5_slice_28 to u32
          op2_val = rs1_5_slice_27 ? rs2_val : rs1_5_cast_3
          rs1_5_slice_29 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          rs1_5_slice_30 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          rs1_5_mux_3 = rs1_5_slice_30 ? stall_pc_1 : op1_val
          op1_val_1 = rs1_5_slice_29 ? (0:u32) : rs1_5_mux_3
          array_08065_rd = array_08065[(0:u1)]
          array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_31 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_32 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_4 = bitcast rs1_5_slice_32 to u32
          op2_val_1 = rs1_5_slice_31 ? rs2_val : rs1_5_cast_4
          array_0806b_rd = array_0806b[(0:u1)]
          array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08071_rd = array_08071[(0:u1)]
          array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1
          array_08077_rd = array_08077[(0:u1)]
          array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1
          array_0807d_rd = array_0807d[(0:u1)]
          array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08083_rd = array_08083[(0:u1)]
          array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08089_rd = array_08089[(0:u1)]
          rs1_5_slice_33 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0808f_rd = array_0808f[(0:u1)]
          rob_idx_cast_3 = zext rob_idx to b4
          array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08095_rd = array_08095[(0:u1)]
          rs1_5_slice_34 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_5 = bitcast rs1_5_slice_34 to u32
          array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0809b_rd = array_0809b[(0:u1)]
          rs1_5_slice_35 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
          array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a1_rd = array_080a1[(0:u1)]
          rs1_5_slice_36 = rs1_5_cat_is_valid[(6:u3):(6:u3)]
          array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a7_rd = array_080a7[(0:u1)]
          rs1_5_slice_37 = rs1_5_cat_is_valid[(5:u3):(5:u3)]
          array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080ad_rd = array_080ad[(0:u1)]
          rs1_5_slice_38 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080b3_rd = array_080b3[(0:u1)]
          rs1_5_slice_39 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080bf_rd = array_080bf[(0:u1)]
          array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080c2_rd = array_080c2[(0:u1)]
          rs1_5_slice_40 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
          rs1_5_slice_41 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
          rs1_5_or__rs1_5_2 = rs1_5_slice_40 | rs1_5_slice_41
          array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1
        } // POP_CONDITION
      } // POP_CONDITION
    } // POP_CONDITION
  }
 expr=stall_1 = array_080e3_or__is_mem & re_1
[verilog] module RS_downstream external port Driver_tick_reg_rd_2 from   
  Driver = module Driver {
    is_init_rd = is_init[(0:u1)]
    is_init_eq = is_init_rd == (1:u1)
    if is_init_eq { // PUSH_CONDITION
      is_init_rd_1 = is_init[(0:u1)]
      is_init[(0:u1)] <= (0:u1) /* Driver */ // meta cond is_init_eq
      bind = FetcherInstance.bind([])
      async_call bind // meta cond is_init_eq
      bind_1 = CommiterInstance.bind([])
      async_call bind_1 // meta cond is_init_eq
      log('CPU Simulation Started') // meta cond is_init_eq
    } // POP_CONDITION
    is_init_rd_2 = is_init[(0:u1)]
    is_init_eq_1 = is_init_rd_2 == (0:u1)
    if is_init_eq_1 { // PUSH_CONDITION
      bind_2 = FetcherInstance.bind([])
      async_call bind_2 // meta cond is_init_eq_1
    } // POP_CONDITION
    bind_3 = CommiterInstance.bind([])
    async_call bind_3 // meta cond (1:b1)
    tick_reg_rd = tick_reg[(0:u1)]
    tick_reg_rd_1 = tick_reg[(0:u1)]
    tick_reg_add = tick_reg_rd_1 + (1:b8)
    tick_reg[(0:u1)] <= tick_reg_add /* Driver */ // meta cond (1:b1)
    tick_reg_rd_2 = tick_reg[(0:u1)]
  } expr=tick_reg_rd_2 = tick_reg[(0:u1)]
[verilog] module RS_downstream external port CDB_Arbitrator_ROB_idx_cat_valid from   // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid = tick_reg_rd_2.valid()
  //  .usedby: metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
  // External: LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  //  .usedby: LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
  //  .usedby: lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
  // External: signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  //  .usedby: signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
  //  .usedby: alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
  #[downstream]
  CDB_Arbitrator = module CDB_Arbitrator {
    tick_reg_rd_2_valid = tick_reg_rd_2.valid()
    metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
    log('CDB arb metadata={}', metadata) // meta cond (1:b1)
    LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
    lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
    signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
    alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
    lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)]
    alu_cbd_reg_rd = alu_cbd_reg[(0:u1)]
    lsu_payload_slice = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_1 = lsu_payload[(99:u7):(102:u7)]
    lsu_payload_cast = bitcast lsu_payload_slice_1 to u4
    lsu_cbd_slice = lsu_cbd_reg_rd[(99:u7):(102:u7)]
    lsu_cbd_cast = bitcast lsu_cbd_slice to u4
    lsu_payload_mux = lsu_payload_slice ? lsu_payload_cast : lsu_cbd_cast
    lsu_payload_slice_2 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_3 = lsu_payload[(67:u7):(98:u7)]
    lsu_payload_cast_1 = bitcast lsu_payload_slice_3 to u32
    lsu_cbd_slice_1 = lsu_cbd_reg_rd[(67:u7):(98:u7)]
    lsu_cbd_cast_1 = bitcast lsu_cbd_slice_1 to u32
    lsu_payload_mux_1 = lsu_payload_slice_2 ? lsu_payload_cast_1 : lsu_cbd_cast_1
    lsu_payload_slice_4 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_5 = lsu_payload[(66:u7):(66:u7)]
    lsu_cbd_slice_2 = lsu_cbd_reg_rd[(66:u7):(66:u7)]
    lsu_payload_mux_2 = lsu_payload_slice_4 ? lsu_payload_slice_5 : lsu_cbd_slice_2
    lsu_payload_slice_6 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_7 = lsu_payload[(65:u7):(65:u7)]
    lsu_cbd_slice_3 = lsu_cbd_reg_rd[(65:u7):(65:u7)]
    lsu_payload_mux_3 = lsu_payload_slice_6 ? lsu_payload_slice_7 : lsu_cbd_slice_3
    lsu_payload_slice_8 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_9 = lsu_payload[(64:u7):(64:u7)]
    lsu_cbd_slice_4 = lsu_cbd_reg_rd[(64:u7):(64:u7)]
    lsu_payload_mux_4 = lsu_payload_slice_8 ? lsu_payload_slice_9 : lsu_cbd_slice_4
    lsu_payload_slice_10 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_11 = lsu_payload[(32:u6):(63:u6)]
    lsu_payload_cast_2 = bitcast lsu_payload_slice_11 to u32
    lsu_cbd_slice_5 = lsu_cbd_reg_rd[(32:u6):(63:u6)]
    lsu_cbd_cast_2 = bitcast lsu_cbd_slice_5 to u32
    lsu_payload_mux_5 = lsu_payload_slice_10 ? lsu_payload_cast_2 : lsu_cbd_cast_2
    lsu_payload_slice_12 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_13 = lsu_payload[(0:u1):(31:u5)]
    lsu_payload_cast_3 = bitcast lsu_payload_slice_13 to u32
    lsu_cbd_slice_6 = lsu_cbd_reg_rd[(0:u1):(31:u5)]
    lsu_cbd_cast_3 = bitcast lsu_cbd_slice_6 to u32
    lsu_payload_mux_6 = lsu_payload_slice_12 ? lsu_payload_cast_3 : lsu_cbd_cast_3
    lsu_payload_cat_lsu_paylo = { lsu_payload_mux lsu_payload_mux_1 }
    lsu_payload_cat_lsu_paylo_1 = { lsu_payload_cat_lsu_paylo lsu_payload_mux_2 }
    lsu_payload_cat_lsu_paylo_2 = { lsu_payload_cat_lsu_paylo_1 lsu_payload_mux_3 }
    lsu_payload_cat_lsu_paylo_3 = { lsu_payload_cat_lsu_paylo_2 lsu_payload_mux_4 }
    lsu_payload_cat_lsu_paylo_4 = { lsu_payload_cat_lsu_paylo_3 lsu_payload_mux_5 }
    lsu_payload_cat_lsu_paylo_5 = { lsu_payload_cat_lsu_paylo_4 lsu_payload_mux_6 }
    alu_payload_slice = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_1 = alu_payload[(66:u7):(69:u7)]
    alu_payload_cast = bitcast alu_payload_slice_1 to u4
    alu_cbd_slice = alu_cbd_reg_rd[(66:u7):(69:u7)]
    alu_cbd_cast = bitcast alu_cbd_slice to u4
    alu_payload_mux = alu_payload_slice ? alu_payload_cast : alu_cbd_cast
    alu_payload_slice_2 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_3 = alu_payload[(34:u6):(65:u7)]
    alu_payload_cast_1 = bitcast alu_payload_slice_3 to u32
    alu_cbd_slice_1 = alu_cbd_reg_rd[(34:u6):(65:u7)]
    alu_cbd_cast_1 = bitcast alu_cbd_slice_1 to u32
    alu_payload_mux_1 = alu_payload_slice_2 ? alu_payload_cast_1 : alu_cbd_cast_1
    alu_payload_slice_4 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_5 = alu_payload[(33:u6):(33:u6)]
    alu_cbd_slice_2 = alu_cbd_reg_rd[(33:u6):(33:u6)]
    alu_payload_mux_2 = alu_payload_slice_4 ? alu_payload_slice_5 : alu_cbd_slice_2
    alu_payload_slice_6 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_7 = alu_payload[(32:u6):(32:u6)]
    alu_cbd_slice_3 = alu_cbd_reg_rd[(32:u6):(32:u6)]
    alu_payload_mux_3 = alu_payload_slice_6 ? alu_payload_slice_7 : alu_cbd_slice_3
    alu_payload_slice_8 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_9 = alu_payload[(0:u1):(31:u5)]
    alu_payload_cast_2 = bitcast alu_payload_slice_9 to u32
    alu_cbd_slice_4 = alu_cbd_reg_rd[(0:u1):(31:u5)]
    alu_cbd_cast_2 = bitcast alu_cbd_slice_4 to u32
    alu_payload_mux_4 = alu_payload_slice_8 ? alu_payload_cast_2 : alu_cbd_cast_2
    alu_payload_cat_alu_paylo = { alu_payload_mux alu_payload_mux_1 }
    alu_payload_cat_alu_paylo_1 = { alu_payload_cat_alu_paylo alu_payload_mux_2 }
    alu_payload_cat_alu_paylo_2 = { alu_payload_cat_alu_paylo_1 alu_payload_mux_3 }
    alu_payload_cat_alu_paylo_3 = { alu_payload_cat_alu_paylo_2 alu_payload_mux_4 }
    lsu_valid = lsu_payload_cat_lsu_paylo_5[(66:u7):(66:u7)]
    lsu_payload_slice_15 = lsu_payload_cat_lsu_paylo_5[(99:u7):(102:u7)]
    lsu_rob_idx = bitcast lsu_payload_slice_15 to u4
    lsu_payload_slice_16 = lsu_payload_cat_lsu_paylo_5[(67:u7):(98:u7)]
    lsu_rd_data = bitcast lsu_payload_slice_16 to u32
    lsu_is_store = lsu_payload_cat_lsu_paylo_5[(64:u7):(64:u7)]
    lsu_payload_slice_18 = lsu_payload_cat_lsu_paylo_5[(32:u6):(63:u6)]
    lsu_store_addr = bitcast lsu_payload_slice_18 to u32
    lsu_payload_slice_19 = lsu_payload_cat_lsu_paylo_5[(0:u1):(31:u5)]
    lsu_store_data = bitcast lsu_payload_slice_19 to u32
    alu_valid = alu_payload_cat_alu_paylo_3[(33:u6):(33:u6)]
    alu_payload_slice_11 = alu_payload_cat_alu_paylo_3[(66:u7):(69:u7)]
    alu_rob_idx = bitcast alu_payload_slice_11 to u4
    alu_payload_slice_12 = alu_payload_cat_alu_paylo_3[(34:u6):(65:u7)]
    alu_rd_data = bitcast alu_payload_slice_12 to u32
    alu_is_branch = alu_payload_cat_alu_paylo_3[(32:u6):(32:u6)]
    alu_payload_slice_14 = alu_payload_cat_alu_paylo_3[(0:u1):(31:u5)]
    alu_next_pc = bitcast alu_payload_slice_14 to u32
    valid = lsu_valid | alu_valid
    alu_valid_mux = alu_valid ? (1:b2) : (2:b2)
    select_CDB = lsu_valid ? (0:b2) : alu_valid_mux
    ROB_idx = lsu_valid ? lsu_rob_idx : alu_rob_idx
    rd_data = lsu_valid ? lsu_rd_data : alu_rd_data
    log('CDB arb: LSU_valid={} ALU_valid={} sel_rob_idx={} rd_data=0x{:08x}', lsu_valid, alu_valid, ROB_idx, rd_data) // meta cond (1:b1)
    if valid { // PUSH_CONDITION
      array_080ef_rd_2 = array_080ef[ROB_idx]
      array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid
      array_080fb_rd_3 = array_080fb[ROB_idx]
      array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid
      lsu_valid_and__lsu_is = lsu_valid & lsu_is_store
      valid_and__lsu_valid = valid & lsu_valid_and__lsu_is
      if lsu_valid_and__lsu_is { // PUSH_CONDITION
        array_08119_rd_2 = array_08119[ROB_idx]
        array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
        array_0811f_rd_2 = array_0811f[ROB_idx]
        array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
      } // POP_CONDITION
    } // POP_CONDITION
    lsu_payload_slice_20 = lsu_payload[(66:u7):(66:u7)]
    select_CDB_neq = select_CDB != (0:b2)
    lsu_payload_and__select_C = lsu_payload_slice_20 & select_CDB_neq
    if lsu_payload_and__select_C { // PUSH_CONDITION
      lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C
    } // POP_CONDITION
    alu_payload_slice_15 = alu_payload[(33:u6):(33:u6)]
    select_CDB_neq_1 = select_CDB != (1:b2)
    alu_payload_and__select_C = alu_payload_slice_15 & select_CDB_neq_1
    if alu_payload_and__select_C { // PUSH_CONDITION
      alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C
    } // POP_CONDITION
    lsu_payload_slice_21 = lsu_payload[(66:u7):(66:u7)]
    not__lsu_payload = !lsu_payload_slice_21
    lsu_valid_and__not_ = lsu_valid & not__lsu_payload
    select_CDB_eq = select_CDB == (0:b2)
    lsu_valid_and__select_CDB = lsu_valid_and__not_ & select_CDB_eq
    if lsu_valid_and__select_CDB { // PUSH_CONDITION
      lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB
    } // POP_CONDITION
    alu_payload_slice_16 = alu_payload[(33:u6):(33:u6)]
    not__alu_payload = !alu_payload_slice_16
    alu_valid_and__not_ = alu_valid & not__alu_payload
    select_CDB_eq_1 = select_CDB == (1:b2)
    alu_valid_and__select_CDB = alu_valid_and__not_ & select_CDB_eq_1
    if alu_valid_and__select_CDB { // PUSH_CONDITION
      alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB
    } // POP_CONDITION
    alu_valid_and__alu_is = alu_valid & alu_is_branch
    start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
    target_pc = alu_valid ? alu_next_pc : (0:u32)
    ROB_idx_cat_rd_data = { ROB_idx rd_data }
    ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  }
 expr=ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
[verilog] module LSQ_downstream external port IsserImpl_stall_1 from   // External: re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  //  .usedby: re_valid = re.valid()
  //  .usedby: re_1 = re_valid ? re : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid = pc_addr_2.valid()
  //  .usedby: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  // External: instr = SRAM_rdata[(0:u1)]
  //  .usedby: instr_valid = instr.valid()
  //  .usedby: instr_1 = instr_valid ? instr : (0:b32)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
  //  .usedby: cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
  #[downstream]
  IsserImpl = module IsserImpl {
    re_valid = re.valid()
    re_1 = re_valid ? re : (0:b1)
    pc_addr_2_valid = pc_addr_2.valid()
    stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
    instr_valid = instr.valid()
    instr_1 = instr_valid ? instr : (0:b32)
    ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
    cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
    opcode = instr_1[(0:u1):(6:u3)]
    funct3 = instr_1[(12:u4):(14:u4)]
    funct7 = instr_1[(25:u5):(31:u5)]
    rd = instr_1[(7:u3):(11:u4)]
    rs1 = instr_1[(15:u4):(19:u5)]
    rs2 = instr_1[(20:u5):(24:u5)]
    opcode_eq = opcode == (51:b7)
    funct3_eq = funct3 == (0:b3)
    opcode_eq_and__funct3_eq = opcode_eq & funct3_eq
    funct7_eq = funct7 == (0:b7)
    eq = opcode_eq_and__funct3_eq & funct7_eq
    is_R_1 = (0:b1) | eq
    alu_type_2 = eq ? (1:b15) : (16384:b15)
    if eq { // PUSH_CONDITION
      log('Decoded R-type instruction: add') // meta cond eq
    } // POP_CONDITION
    opcode_eq_1 = opcode == (51:b7)
    funct3_eq_1 = funct3 == (0:b3)
    opcode_eq_and__funct3_eq_1 = opcode_eq_1 & funct3_eq_1
    funct7_eq_1 = funct7 == (32:b7)
    eq_1 = opcode_eq_and__funct3_eq_1 & funct7_eq_1
    is_R_2 = is_R_1 | eq_1
    alu_type_3 = eq_1 ? (2:b15) : alu_type_2
    if eq_1 { // PUSH_CONDITION
      log('Decoded R-type instruction: sub') // meta cond eq_1
    } // POP_CONDITION
    opcode_eq_2 = opcode == (51:b7)
    funct3_eq_2 = funct3 == (7:b3)
    opcode_eq_and__funct3_eq_2 = opcode_eq_2 & funct3_eq_2
    funct7_eq_2 = funct7 == (0:b7)
    eq_2 = opcode_eq_and__funct3_eq_2 & funct7_eq_2
    is_R_3 = is_R_2 | eq_2
    alu_type_4 = eq_2 ? (16:b15) : alu_type_3
    if eq_2 { // PUSH_CONDITION
      log('Decoded R-type instruction: and') // meta cond eq_2
    } // POP_CONDITION
    opcode_eq_3 = opcode == (51:b7)
    funct3_eq_3 = funct3 == (6:b3)
    opcode_eq_and__funct3_eq_3 = opcode_eq_3 & funct3_eq_3
    funct7_eq_3 = funct7 == (0:b7)
    eq_3 = opcode_eq_and__funct3_eq_3 & funct7_eq_3
    is_R_4 = is_R_3 | eq_3
    alu_type_5 = eq_3 ? (8:b15) : alu_type_4
    if eq_3 { // PUSH_CONDITION
      log('Decoded R-type instruction: or') // meta cond eq_3
    } // POP_CONDITION
    opcode_eq_4 = opcode == (51:b7)
    funct3_eq_4 = funct3 == (4:b3)
    opcode_eq_and__funct3_eq_4 = opcode_eq_4 & funct3_eq_4
    funct7_eq_4 = funct7 == (0:b7)
    eq_4 = opcode_eq_and__funct3_eq_4 & funct7_eq_4
    is_R_5 = is_R_4 | eq_4
    alu_type_6 = eq_4 ? (4:b15) : alu_type_5
    if eq_4 { // PUSH_CONDITION
      log('Decoded R-type instruction: xor') // meta cond eq_4
    } // POP_CONDITION
    opcode_eq_5 = opcode == (51:b7)
    funct3_eq_5 = funct3 == (1:b3)
    opcode_eq_and__funct3_eq_5 = opcode_eq_5 & funct3_eq_5
    funct7_eq_5 = funct7 == (0:b7)
    eq_5 = opcode_eq_and__funct3_eq_5 & funct7_eq_5
    is_R_6 = is_R_5 | eq_5
    alu_type_7 = eq_5 ? (32:b15) : alu_type_6
    if eq_5 { // PUSH_CONDITION
      log('Decoded R-type instruction: sll') // meta cond eq_5
    } // POP_CONDITION
    opcode_eq_6 = opcode == (51:b7)
    funct3_eq_6 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_6 = opcode_eq_6 & funct3_eq_6
    funct7_eq_6 = funct7 == (0:b7)
    eq_6 = opcode_eq_and__funct3_eq_6 & funct7_eq_6
    is_R_7 = is_R_6 | eq_6
    alu_type_8 = eq_6 ? (64:b15) : alu_type_7
    if eq_6 { // PUSH_CONDITION
      log('Decoded R-type instruction: srl') // meta cond eq_6
    } // POP_CONDITION
    opcode_eq_7 = opcode == (51:b7)
    funct3_eq_7 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_7 = opcode_eq_7 & funct3_eq_7
    funct7_eq_7 = funct7 == (32:b7)
    eq_7 = opcode_eq_and__funct3_eq_7 & funct7_eq_7
    is_R_8 = is_R_7 | eq_7
    alu_type_9 = eq_7 ? (128:b15) : alu_type_8
    if eq_7 { // PUSH_CONDITION
      log('Decoded R-type instruction: sra') // meta cond eq_7
    } // POP_CONDITION
    opcode_eq_8 = opcode == (51:b7)
    funct3_eq_8 = funct3 == (2:b3)
    opcode_eq_and__funct3_eq_8 = opcode_eq_8 & funct3_eq_8
    funct7_eq_8 = funct7 == (0:b7)
    eq_8 = opcode_eq_and__funct3_eq_8 & funct7_eq_8
    is_R_9 = is_R_8 | eq_8
    alu_type_10 = eq_8 ? (512:b15) : alu_type_9
    if eq_8 { // PUSH_CONDITION
      log('Decoded R-type instruction: slt') // meta cond eq_8
    } // POP_CONDITION
    opcode_eq_9 = opcode == (51:b7)
    funct3_eq_9 = funct3 == (3:b3)
    opcode_eq_and__funct3_eq_9 = opcode_eq_9 & funct3_eq_9
    funct7_eq_9 = funct7 == (0:b7)
    eq_9 = opcode_eq_and__funct3_eq_9 & funct7_eq_9
    is_R_10 = is_R_9 | eq_9
    alu_type_11 = eq_9 ? (1024:b15) : alu_type_10
    if eq_9 { // PUSH_CONDITION
      log('Decoded R-type instruction: sltu') // meta cond eq_9
    } // POP_CONDITION
    imm = instr_1[(20:u5):(31:u5)]
    rs1_1 = instr_1[(15:u4):(19:u5)]
    rd_1 = instr_1[(7:u3):(11:u4)]
    opcode_1 = instr_1[(0:u1):(6:u3)]
    funct3_1 = instr_1[(12:u4):(14:u4)]
    opcode_1_eq = opcode_1 == (103:b7)
    funct3_1_eq = funct3_1 == (0:b3)
    opcode_1_and__funct3_1 = opcode_1_eq & funct3_1_eq
    is_jalr = opcode_1_and__funct3_1 & (1:b1)
    is_I_1 = (0:b1) | is_jalr
    alu_type_13 = is_jalr ? (1:b15) : (16384:b15)
    if is_jalr { // PUSH_CONDITION
      log('Decoded I-type instruction: jalr') // meta cond is_jalr
    } // POP_CONDITION
    opcode_1_eq_1 = opcode_1 == (3:b7)
    funct3_1_eq_1 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_1 = opcode_1_eq_1 & funct3_1_eq_1
    eq_11 = opcode_1_and__funct3_1_1 & (1:b1)
    is_I_2 = is_I_1 | eq_11
    alu_type_14 = eq_11 ? (1:b15) : alu_type_13
    if eq_11 { // PUSH_CONDITION
      log('Decoded I-type instruction: lb') // meta cond eq_11
    } // POP_CONDITION
    opcode_1_eq_2 = opcode_1 == (3:b7)
    funct3_1_eq_2 = funct3_1 == (1:b3)
    opcode_1_and__funct3_1_2 = opcode_1_eq_2 & funct3_1_eq_2
    eq_12 = opcode_1_and__funct3_1_2 & (1:b1)
    is_I_3 = is_I_2 | eq_12
    alu_type_15 = eq_12 ? (1:b15) : alu_type_14
    if eq_12 { // PUSH_CONDITION
      log('Decoded I-type instruction: lh') // meta cond eq_12
    } // POP_CONDITION
    opcode_1_eq_3 = opcode_1 == (3:b7)
    funct3_1_eq_3 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_3 = opcode_1_eq_3 & funct3_1_eq_3
    eq_13 = opcode_1_and__funct3_1_3 & (1:b1)
    is_I_4 = is_I_3 | eq_13
    alu_type_16 = eq_13 ? (1:b15) : alu_type_15
    if eq_13 { // PUSH_CONDITION
      log('Decoded I-type instruction: lw') // meta cond eq_13
    } // POP_CONDITION
    opcode_1_eq_4 = opcode_1 == (3:b7)
    funct3_1_eq_4 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_4 = opcode_1_eq_4 & funct3_1_eq_4
    eq_14 = opcode_1_and__funct3_1_4 & (1:b1)
    is_I_5 = is_I_4 | eq_14
    alu_type_17 = eq_14 ? (1:b15) : alu_type_16
    if eq_14 { // PUSH_CONDITION
      log('Decoded I-type instruction: lbu') // meta cond eq_14
    } // POP_CONDITION
    opcode_1_eq_5 = opcode_1 == (3:b7)
    funct3_1_eq_5 = funct3_1 == (5:b3)
    opcode_1_and__funct3_1_5 = opcode_1_eq_5 & funct3_1_eq_5
    eq_15 = opcode_1_and__funct3_1_5 & (1:b1)
    is_I_6 = is_I_5 | eq_15
    alu_type_18 = eq_15 ? (1:b15) : alu_type_17
    if eq_15 { // PUSH_CONDITION
      log('Decoded I-type instruction: lhu') // meta cond eq_15
    } // POP_CONDITION
    opcode_1_eq_6 = opcode_1 == (19:b7)
    funct3_1_eq_6 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_6 = opcode_1_eq_6 & funct3_1_eq_6
    eq_16 = opcode_1_and__funct3_1_6 & (1:b1)
    is_I_7 = is_I_6 | eq_16
    alu_type_19 = eq_16 ? (1:b15) : alu_type_18
    if eq_16 { // PUSH_CONDITION
      log('Decoded I-type instruction: addi') // meta cond eq_16
    } // POP_CONDITION
    opcode_1_eq_7 = opcode_1 == (19:b7)
    funct3_1_eq_7 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_7 = opcode_1_eq_7 & funct3_1_eq_7
    eq_17 = opcode_1_and__funct3_1_7 & (1:b1)
    is_I_8 = is_I_7 | eq_17
    alu_type_20 = eq_17 ? (512:b15) : alu_type_19
    if eq_17 { // PUSH_CONDITION
      log('Decoded I-type instruction: slti') // meta cond eq_17
    } // POP_CONDITION
    opcode_1_eq_8 = opcode_1 == (19:b7)
    funct3_1_eq_8 = funct3_1 == (3:b3)
    opcode_1_and__funct3_1_8 = opcode_1_eq_8 & funct3_1_eq_8
    eq_18 = opcode_1_and__funct3_1_8 & (1:b1)
    is_I_9 = is_I_8 | eq_18
    alu_type_21 = eq_18 ? (1024:b15) : alu_type_20
    if eq_18 { // PUSH_CONDITION
      log('Decoded I-type instruction: sltiu') // meta cond eq_18
    } // POP_CONDITION
    opcode_1_eq_9 = opcode_1 == (19:b7)
    funct3_1_eq_9 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_9 = opcode_1_eq_9 & funct3_1_eq_9
    eq_19 = opcode_1_and__funct3_1_9 & (1:b1)
    is_I_10 = is_I_9 | eq_19
    alu_type_22 = eq_19 ? (4:b15) : alu_type_21
    if eq_19 { // PUSH_CONDITION
      log('Decoded I-type instruction: xori') // meta cond eq_19
    } // POP_CONDITION
    opcode_1_eq_10 = opcode_1 == (19:b7)
    funct3_1_eq_10 = funct3_1 == (6:b3)
    opcode_1_and__funct3_1_10 = opcode_1_eq_10 & funct3_1_eq_10
    eq_20 = opcode_1_and__funct3_1_10 & (1:b1)
    is_I_11 = is_I_10 | eq_20
    alu_type_23 = eq_20 ? (8:b15) : alu_type_22
    if eq_20 { // PUSH_CONDITION
      log('Decoded I-type instruction: ori') // meta cond eq_20
    } // POP_CONDITION
    opcode_1_eq_11 = opcode_1 == (19:b7)
    funct3_1_eq_11 = funct3_1 == (7:b3)
    opcode_1_and__funct3_1_11 = opcode_1_eq_11 & funct3_1_eq_11
    eq_21 = opcode_1_and__funct3_1_11 & (1:b1)
    is_I_12 = is_I_11 | eq_21
    alu_type_24 = eq_21 ? (16:b15) : alu_type_23
    if eq_21 { // PUSH_CONDITION
      log('Decoded I-type instruction: andi') // meta cond eq_21
    } // POP_CONDITION
    extra_13 = imm == (0:b12)
    opcode_1_eq_12 = opcode_1 == (115:b7)
    funct3_1_eq_12 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_12 = opcode_1_eq_12 & funct3_1_eq_12
    is_ecall = opcode_1_and__funct3_1_12 & extra_13
    is_I_13 = is_I_12 | is_ecall
    alu_type_25 = is_ecall ? (16384:b15) : alu_type_24
    if is_ecall { // PUSH_CONDITION
      log('Decoded I-type instruction: ecall') // meta cond is_ecall
    } // POP_CONDITION
    extra_15 = imm == (1:b12)
    opcode_1_eq_13 = opcode_1 == (115:b7)
    funct3_1_eq_13 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_13 = opcode_1_eq_13 & funct3_1_eq_13
    is_ebreak = opcode_1_and__funct3_1_13 & extra_15
    is_I_14 = is_I_13 | is_ebreak
    alu_type_26 = is_ebreak ? (16384:b15) : alu_type_25
    if is_ebreak { // PUSH_CONDITION
      log('Decoded I-type instruction: ebreak') // meta cond is_ebreak
    } // POP_CONDITION
    imm_1 = instr_1[(20:u5):(31:u5)]
    imm11_5 = instr_1[(25:u5):(31:u5)]
    rs1_2 = instr_1[(15:u4):(19:u5)]
    rd_2 = instr_1[(7:u3):(11:u4)]
    opcode_2 = instr_1[(0:u1):(6:u3)]
    funct3_2 = instr_1[(12:u4):(14:u4)]
    extra_16 = imm11_5 == (0:b7)
    opcode_2_eq = opcode_2 == (19:b7)
    funct3_2_eq = funct3_2 == (1:b3)
    opcode_2_and__funct3_2 = opcode_2_eq & funct3_2_eq
    eq_24 = opcode_2_and__funct3_2 & extra_16
    is_I_star_1 = (0:b1) | eq_24
    alu_type_28 = eq_24 ? (32:b15) : (16384:b15)
    if eq_24 { // PUSH_CONDITION
      log('Decoded I*-type instruction: slli') // meta cond eq_24
    } // POP_CONDITION
    extra_17 = imm11_5 == (0:b7)
    opcode_2_eq_1 = opcode_2 == (19:b7)
    funct3_2_eq_1 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_1 = opcode_2_eq_1 & funct3_2_eq_1
    eq_25 = opcode_2_and__funct3_2_1 & extra_17
    is_I_star_2 = is_I_star_1 | eq_25
    alu_type_29 = eq_25 ? (64:b15) : alu_type_28
    if eq_25 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srli') // meta cond eq_25
    } // POP_CONDITION
    extra_18 = imm11_5 == (32:b7)
    opcode_2_eq_2 = opcode_2 == (19:b7)
    funct3_2_eq_2 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_2 = opcode_2_eq_2 & funct3_2_eq_2
    eq_26 = opcode_2_and__funct3_2_2 & extra_18
    is_I_star_3 = is_I_star_2 | eq_26
    alu_type_30 = eq_26 ? (128:b15) : alu_type_29
    if eq_26 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srai') // meta cond eq_26
    } // POP_CONDITION
    imm11_5_1 = instr_1[(25:u5):(31:u5)]
    imm4_0 = instr_1[(7:u3):(11:u4)]
    imm_2 = { imm11_5_1 imm4_0 }
    rs1_3 = instr_1[(15:u4):(19:u5)]
    rs2_1 = instr_1[(20:u5):(24:u5)]
    opcode_3 = instr_1[(0:u1):(6:u3)]
    funct3_3 = instr_1[(12:u4):(14:u4)]
    opcode_3_eq = opcode_3 == (35:b7)
    funct3_3_eq = funct3_3 == (0:b3)
    eq_27 = opcode_3_eq & funct3_3_eq
    is_S_1 = (0:b1) | eq_27
    if eq_27 { // PUSH_CONDITION
      log('Decoded S-type instruction: sb') // meta cond eq_27
    } // POP_CONDITION
    opcode_3_eq_1 = opcode_3 == (35:b7)
    funct3_3_eq_1 = funct3_3 == (1:b3)
    eq_28 = opcode_3_eq_1 & funct3_3_eq_1
    is_S_2 = is_S_1 | eq_28
    if eq_28 { // PUSH_CONDITION
      log('Decoded S-type instruction: sh') // meta cond eq_28
    } // POP_CONDITION
    opcode_3_eq_2 = opcode_3 == (35:b7)
    funct3_3_eq_2 = funct3_3 == (2:b3)
    eq_29 = opcode_3_eq_2 & funct3_3_eq_2
    is_S_3 = is_S_2 | eq_29
    if eq_29 { // PUSH_CONDITION
      log('Decoded S-type instruction: sw') // meta cond eq_29
    } // POP_CONDITION
    imm12 = instr_1[(31:u5):(31:u5)]
    imm11 = instr_1[(7:u3):(7:u3)]
    imm10_5 = instr_1[(25:u5):(30:u5)]
    imm4_1 = instr_1[(8:u4):(11:u4)]
    imm12_cat_imm11 = { imm12 imm11 }
    imm12_cat_cat_imm10_5 = { imm12_cat_imm11 imm10_5 }
    imm12_cat_cat_imm4_1 = { imm12_cat_cat_imm10_5 imm4_1 }
    imm_3 = { imm12_cat_cat_imm4_1 (0:b1) }
    rs1_4 = instr_1[(15:u4):(19:u5)]
    rs2_2 = instr_1[(20:u5):(24:u5)]
    opcode_4 = instr_1[(0:u1):(6:u3)]
    funct3_4 = instr_1[(12:u4):(14:u4)]
    opcode_4_eq = opcode_4 == (99:b7)
    funct3_4_eq = funct3_4 == (0:b3)
    eq_30 = opcode_4_eq & funct3_4_eq
    is_B_1 = (0:b1) | eq_30
    alu_type_32 = eq_30 ? (256:b15) : (16384:b15)
    if eq_30 { // PUSH_CONDITION
      log('Decoded B-type instruction: beq') // meta cond eq_30
    } // POP_CONDITION
    opcode_4_eq_1 = opcode_4 == (99:b7)
    funct3_4_eq_1 = funct3_4 == (1:b3)
    eq_31 = opcode_4_eq_1 & funct3_4_eq_1
    is_B_2 = is_B_1 | eq_31
    alu_type_33 = eq_31 ? (8192:b15) : alu_type_32
    if eq_31 { // PUSH_CONDITION
      log('Decoded B-type instruction: bne') // meta cond eq_31
    } // POP_CONDITION
    opcode_4_eq_2 = opcode_4 == (99:b7)
    funct3_4_eq_2 = funct3_4 == (4:b3)
    eq_32 = opcode_4_eq_2 & funct3_4_eq_2
    is_B_3 = is_B_2 | eq_32
    alu_type_34 = eq_32 ? (512:b15) : alu_type_33
    if eq_32 { // PUSH_CONDITION
      log('Decoded B-type instruction: blt') // meta cond eq_32
    } // POP_CONDITION
    opcode_4_eq_3 = opcode_4 == (99:b7)
    funct3_4_eq_3 = funct3_4 == (5:b3)
    eq_33 = opcode_4_eq_3 & funct3_4_eq_3
    is_B_4 = is_B_3 | eq_33
    alu_type_35 = eq_33 ? (2048:b15) : alu_type_34
    if eq_33 { // PUSH_CONDITION
      log('Decoded B-type instruction: bge') // meta cond eq_33
    } // POP_CONDITION
    opcode_4_eq_4 = opcode_4 == (99:b7)
    funct3_4_eq_4 = funct3_4 == (6:b3)
    eq_34 = opcode_4_eq_4 & funct3_4_eq_4
    is_B_5 = is_B_4 | eq_34
    alu_type_36 = eq_34 ? (1024:b15) : alu_type_35
    if eq_34 { // PUSH_CONDITION
      log('Decoded B-type instruction: bltu') // meta cond eq_34
    } // POP_CONDITION
    opcode_4_eq_5 = opcode_4 == (99:b7)
    funct3_4_eq_5 = funct3_4 == (7:b3)
    eq_35 = opcode_4_eq_5 & funct3_4_eq_5
    is_B_6 = is_B_5 | eq_35
    alu_type_37 = eq_35 ? (4096:b15) : alu_type_36
    if eq_35 { // PUSH_CONDITION
      log('Decoded B-type instruction: bgeu') // meta cond eq_35
    } // POP_CONDITION
    imm_4 = instr_1[(12:u4):(31:u5)]
    rd_3 = instr_1[(7:u3):(11:u4)]
    opcode_5 = instr_1[(0:u1):(6:u3)]
    is_lui = opcode_5 == (55:b7)
    is_U_1 = (0:b1) | is_lui
    if is_lui { // PUSH_CONDITION
      log('Decoded U-type instruction: lui') // meta cond is_lui
    } // POP_CONDITION
    is_auipc = opcode_5 == (23:b7)
    is_U_2 = is_U_1 | is_auipc
    if is_auipc { // PUSH_CONDITION
      log('Decoded U-type instruction: auipc') // meta cond is_auipc
    } // POP_CONDITION
    rd_4 = instr_1[(7:u3):(11:u4)]
    opcode_6 = instr_1[(0:u1):(6:u3)]
    imm20 = instr_1[(31:u5):(31:u5)]
    imm10_1 = instr_1[(21:u5):(30:u5)]
    imm11_1 = instr_1[(20:u5):(20:u5)]
    imm19_12 = instr_1[(12:u4):(19:u5)]
    imm20_cat_imm19_12 = { imm20 imm19_12 }
    imm20_cat_cat_imm11_1 = { imm20_cat_imm19_12 imm11_1 }
    imm20_cat_cat_imm10_1 = { imm20_cat_cat_imm11_1 imm10_1 }
    imm_5 = { imm20_cat_cat_imm10_1 (0:b1) }
    eq_38 = opcode_6 == (111:b7)
    is_jal = (0:b1) | eq_38
    if eq_38 { // PUSH_CONDITION
      log('Decoded J-type instruction: jal') // meta cond eq_38
    } // POP_CONDITION
    is_R_or__is_I = is_R_10 | is_I_14
    is_R_or__is_I_1 = is_R_or__is_I | is_I_star_3
    is_R_or__is_S = is_R_or__is_I_1 | is_S_3
    rs1_used = is_R_or__is_S | is_B_6
    is_B_mux = is_B_6 ? rs1_4 : (0:b5)
    is_S_mux = is_S_3 ? rs1_3 : is_B_mux
    is_I_mux = is_I_star_3 ? rs1_2 : is_S_mux
    is_I_mux_1 = is_I_14 ? rs1_1 : is_I_mux
    rs1_5 = is_R_10 ? rs1 : is_I_mux_1
    is_R_or__is_S_1 = is_R_10 | is_S_3
    rs2_used = is_R_or__is_S_1 | is_B_6
    is_B_mux_1 = is_B_6 ? rs2_2 : (0:b5)
    is_S_mux_1 = is_S_3 ? rs2_1 : is_B_mux_1
    rs2_3 = is_R_10 ? rs2 : is_S_mux_1
    ecall_or__ebreak = is_ecall | is_ebreak
    not__ecall_or = !ecall_or__ebreak
    is_I_writes = is_I_14 & not__ecall_or
    is_R_or__is_I_2 = is_R_10 | is_I_writes
    is_R_or__is_I_3 = is_R_or__is_I_2 | is_I_star_3
    is_R_or__is_U = is_R_or__is_I_3 | is_U_2
    rd_used = is_R_or__is_U | is_jal
    is_J_mux = is_jal ? rd_4 : (0:b5)
    is_U_mux = is_U_2 ? rd_3 : is_J_mux
    is_I_mux_2 = is_I_star_3 ? rd_2 : is_U_mux
    is_I_mux_3 = is_I_writes ? rd_1 : is_I_mux_2
    rd_5 = is_R_10 ? rd : is_I_mux_3
    is_I_or__is_I = is_I_14 | is_I_star_3
    is_I_or__is_S = is_I_or__is_I | is_S_3
    is_I_or__is_B = is_I_or__is_S | is_B_6
    is_I_or__is_U = is_I_or__is_B | is_U_2
    imm_used = is_I_or__is_U | is_jal
    I_sign = imm[(11:u4):(11:u4)]
    I_high = I_sign ? (1048575:b20) : (0:b20)
    imm_I_sext = { I_high imm }
    S_sign = imm_2[(11:u4):(11:u4)]
    S_high = S_sign ? (1048575:b20) : (0:b20)
    imm_S_sext = { S_high imm_2 }
    B_sign = imm_3[(12:u4):(12:u4)]
    B_high = B_sign ? (524287:b19) : (0:b19)
    imm_B_sext = { B_high imm_3 }
    J_sign = imm_5[(20:u5):(20:u5)]
    J_high = J_sign ? (2047:b11) : (0:b11)
    imm_J_sext = { J_high imm_5 }
    imm_U_shifted = { imm_4 (0:b12) }
    imm_Istar_zext = zext imm_1 to b32
    is_J_mux_1 = is_jal ? imm_J_sext : (0:b32)
    is_U_mux_1 = is_U_2 ? imm_U_shifted : is_J_mux_1
    is_B_mux_2 = is_B_6 ? imm_B_sext : is_U_mux_1
    is_S_mux_2 = is_S_3 ? imm_S_sext : is_B_mux_2
    is_I_mux_4 = is_I_star_3 ? imm_Istar_zext : is_S_mux_2
    imm_6 = is_I_14 ? imm_I_sext : is_I_mux_4
    eq_11_or__eq_12 = eq_11 | eq_12
    eq_11_or__eq_13 = eq_11_or__eq_12 | eq_13
    eq_11_or__eq_14 = eq_11_or__eq_13 | eq_14
    mem_read = eq_11_or__eq_14 | eq_15
    eq_27_or__eq_28 = eq_27 | eq_28
    mem_write = eq_27_or__eq_28 | eq_29
    is_B_or__is_J = is_B_6 | is_jal
    is_branch_1 = is_B_or__is_J | is_jalr
    instr_1_slice_40 = instr_1[(12:u4):(14:u4)]
    branch_type = is_B_6 ? instr_1_slice_40 : (0:b3)
    is_U_mux_2 = is_U_2 ? (1:b15) : (16384:b15)
    is_B_mux_4 = is_B_6 ? alu_type_37 : is_U_mux_2
    is_I_mux_6 = is_I_star_3 ? alu_type_30 : is_B_mux_4
    is_I_mux_7 = is_I_14 ? alu_type_26 : is_I_mux_6
    alu_type_38 = is_R_10 ? alu_type_11 : is_I_mux_7
    rs1_pending = reg_pending[rs1_5]
    rs2_pending = reg_pending[rs2_3]
    rs1_rob_tag_used = rs1_pending != (0:u4)
    rs2_rob_tag_used = rs2_pending != (0:u4)
    rs1_pending_sub = rs1_pending - (1:u4)
    rs1_pending_cast = bitcast rs1_pending_sub to u3
    rs1_rob_tag = rs1_rob_tag_used ? rs1_pending_cast : (0:u3)
    rs2_pending_sub = rs2_pending - (1:u4)
    rs2_pending_cast = bitcast rs2_pending_sub to u3
    rs2_rob_tag = rs2_rob_tag_used ? rs2_pending_cast : (0:u3)
    rs1_5_neq = rs1_5 != (0:b5)
    rs1_used_or__rs1_5 = rs1_used | rs1_5_neq
    cbd_payload_slice = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_1 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast = bitcast cbd_payload_slice_1 to u4
    rs1_rob_eq_cbd_payload = rs1_rob_tag == cbd_payload_cast
    cbd_payload_and__rs1_rob = cbd_payload_slice & rs1_rob_eq_cbd_payload
    array_080ef_rd_3 = array_080ef[rs1_rob_tag]
    cbd_payload_mux = cbd_payload_and__rs1_rob ? (1:b1) : array_080ef_rd_3
    rs1_rob_mux_1 = rs1_rob_tag_used ? cbd_payload_mux : (1:b1)
    rs1_valid = rs1_used_or__rs1_5 ? rs1_rob_mux_1 : (1:b1)
    rs2_3_neq = rs2_3 != (0:b5)
    rs2_used_or__rs2_3 = rs2_used | rs2_3_neq
    cbd_payload_slice_2 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_3 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_1 = bitcast cbd_payload_slice_3 to u4
    rs2_rob_eq_cbd_payload = rs2_rob_tag == cbd_payload_cast_1
    cbd_payload_and__rs2_rob = cbd_payload_slice_2 & rs2_rob_eq_cbd_payload
    array_080ef_rd_4 = array_080ef[rs2_rob_tag]
    cbd_payload_mux_1 = cbd_payload_and__rs2_rob ? (1:b1) : array_080ef_rd_4
    rs2_rob_mux_1 = rs2_rob_tag_used ? cbd_payload_mux_1 : (1:b1)
    rs2_valid = rs2_used_or__rs2_3 ? rs2_rob_mux_1 : (1:b1)
    rs1_5_neq_1 = rs1_5 != (0:b5)
    rs1_used_or__rs1_5_1 = rs1_used | rs1_5_neq_1
    cbd_payload_slice_4 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_5 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_2 = bitcast cbd_payload_slice_5 to u4
    rs1_rob_eq_cbd_payload_1 = rs1_rob_tag == cbd_payload_cast_2
    cbd_payload_and__rs1_rob_1 = cbd_payload_slice_4 & rs1_rob_eq_cbd_payload_1
    cbd_payload_slice_6 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_3 = bitcast cbd_payload_slice_6 to u32
    array_080fb_rd_4 = array_080fb[rs1_rob_tag]
    cbd_payload_mux_2 = cbd_payload_and__rs1_rob_1 ? cbd_payload_cast_3 : array_080fb_rd_4
    regs_rd_1 = regs[rs1_5]
    rs1_rob_mux_2 = rs1_rob_tag_used ? cbd_payload_mux_2 : regs_rd_1
    rs1_value = rs1_used_or__rs1_5_1 ? rs1_rob_mux_2 : (0:u32)
    rs2_3_neq_1 = rs2_3 != (0:b5)
    rs2_used_or__rs2_3_1 = rs2_used | rs2_3_neq_1
    cbd_payload_slice_7 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_8 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_4 = bitcast cbd_payload_slice_8 to u4
    rs2_rob_eq_cbd_payload_1 = rs2_rob_tag == cbd_payload_cast_4
    cbd_payload_and__rs2_rob_1 = cbd_payload_slice_7 & rs2_rob_eq_cbd_payload_1
    cbd_payload_slice_9 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_5 = bitcast cbd_payload_slice_9 to u32
    array_080fb_rd_5 = array_080fb[rs2_rob_tag]
    cbd_payload_mux_3 = cbd_payload_and__rs2_rob_1 ? cbd_payload_cast_5 : array_080fb_rd_5
    regs_rd_2 = regs[rs2_3]
    rs2_rob_mux_2 = rs2_rob_tag_used ? cbd_payload_mux_3 : regs_rd_2
    rs2_value = rs2_used_or__rs2_3_1 ? rs2_rob_mux_2 : (0:u32)
    is_valid = rs1_valid & rs2_valid
    log('decoder: alu_type(onehot)={:014b}', alu_type_38) // meta cond (1:b1)
    rs1_5_cat_rs1_used = { rs1_5 rs1_used }
    rs1_5_cat_rs1_value = { rs1_5_cat_rs1_used rs1_value }
    rs1_5_cat_rs1_valid = { rs1_5_cat_rs1_value rs1_valid }
    rs1_5_cat_rs2_3 = { rs1_5_cat_rs1_valid rs2_3 }
    rs1_5_cat_rs2_used = { rs1_5_cat_rs2_3 rs2_used }
    rs1_5_cat_rs2_value = { rs1_5_cat_rs2_used rs2_value }
    rs1_5_cat_rs2_valid = { rs1_5_cat_rs2_value rs2_valid }
    rs1_5_cat_rd_5 = { rs1_5_cat_rs2_valid rd_5 }
    rs1_5_cat_rd_used = { rs1_5_cat_rd_5 rd_used }
    rs1_5_cat_imm_6 = { rs1_5_cat_rd_used imm_6 }
    rs1_5_cat_imm_used = { rs1_5_cat_imm_6 imm_used }
    rs1_5_cat_alu_type = { rs1_5_cat_imm_used alu_type_38 }
    rs1_5_cat_mem_read = { rs1_5_cat_alu_type mem_read }
    rs1_5_cat_mem_write = { rs1_5_cat_mem_read mem_write }
    rs1_5_cat_is_branch = { rs1_5_cat_mem_write is_branch_1 }
    rs1_5_cat_branch_type = { rs1_5_cat_is_branch branch_type }
    rs1_5_cat_is_jal = { rs1_5_cat_branch_type is_jal }
    rs1_5_cat_is_jalr = { rs1_5_cat_is_jal is_jalr }
    rs1_5_cat_is_ecall = { rs1_5_cat_is_jalr is_ecall }
    rs1_5_cat_is_ebreak = { rs1_5_cat_is_ecall is_ebreak }
    rs1_5_cat_is_lui = { rs1_5_cat_is_ebreak is_lui }
    rs1_5_cat_is_auipc = { rs1_5_cat_is_lui is_auipc }
    rs1_5_cat_is_valid = { rs1_5_cat_is_auipc is_valid }
    rs1_5_slice = rs1_5_cat_is_valid[(12:u4):(12:u4)]
    rs1_5_slice_1 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
    is_mem = rs1_5_slice | rs1_5_slice_1
    array_080e3_rd = array_080e3[(0:u1)]
    array_080e3_add = array_080e3_rd + (1:u3)
    array_080e3_cast = bitcast array_080e3_add to u3
    array_080e0_rd_2 = array_080e0[(0:u1)]
    array_080e3_eq_array_080e = array_080e3_cast == array_080e0_rd_2
    array_080e0_rd_3 = array_080e0[(0:u1)]
    array_080e9_rd_2 = array_080e9[array_080e0_rd_3]
    array_080e3_and__array_08 = array_080e3_eq_array_080e & array_080e9_rd_2
    array_0812b_rd = array_0812b[(0:u1)]
    array_0805c_rd = array_0805c[(0:u1)]
    is_mem_mux = is_mem ? array_0812b_rd : array_0805c_rd
    array_080e3_or__is_mem = array_080e3_and__array_08 | is_mem_mux
    stall_1 = array_080e3_or__is_mem & re_1
    not__stall_1 = !stall_1
    rs1_5_slice_2 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
    not__and__rs1_5 = not__stall_1 & rs1_5_slice_2
    stop_signal_1 = not__and__rs1_5 & re_1
    re_1_eq_extra_14 = re_1 == (1:b1)
    if re_1_eq_extra_14 { // PUSH_CONDITION
      log('issuer: pc=0x{:08x} instr=0x{:08x} is_mem={} stall={}', stall_pc_1, instr_1, is_mem, stall_1) // meta cond re_1_eq_extra_14
      not__stall_1_1 = !stall_1
      re_1_and__not_ = re_1_eq_extra_14 & not__stall_1_1
      if not__stall_1_1 { // PUSH_CONDITION
        rob_idx = array_080e3[(0:u1)]
        rob_idx_add = rob_idx + (1:u3)
        rob_idx_and_ = rob_idx_add & (7:u3)
        next_tail = bitcast rob_idx_and_ to u3
        array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_
        array_080e9_rd_3 = array_080e9[rob_idx]
        array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_080ef_rd_5 = array_080ef[rob_idx]
        array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_08107_rd_2 = array_08107[rob_idx]
        array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_080f5_rd_3 = array_080f5[rob_idx]
        rs1_5_slice_3 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_
        array_080fb_rd_6 = array_080fb[rob_idx]
        array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_
        array_08101_rd_1 = array_08101[rob_idx]
        rs1_5_slice_4 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
        array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_
        array_0810d_rd_1 = array_0810d[rob_idx]
        rs1_5_slice_5 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
        rs1_5_slice_6 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
        rs1_5_or__rs1_5_1 = rs1_5_slice_5 | rs1_5_slice_6
        array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_08113_rd_3 = array_08113[rob_idx]
        rs1_5_slice_7 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
        array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_
        rs1_5_slice_8 = rs1_5_cat_is_valid[(139:u8):(139:u8)]
        rs1_5_slice_9 = rs1_5_cat_is_valid[(140:u8):(144:u8)]
        reg_pending_rd_4 = reg_pending[rs1_5_slice_9]
        qj_raw = rs1_5_slice_8 ? reg_pending_rd_4 : (0:b4)
        rs1_5_slice_10 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
        rs1_5_slice_11 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
        reg_pending_rd_5 = reg_pending[rs1_5_slice_11]
        qk_raw = rs1_5_slice_10 ? reg_pending_rd_5 : (0:b4)
        qj_raw_sub = qj_raw - (1:b4)
        qj = bitcast qj_raw_sub to b4
        qk_raw_sub = qk_raw - (1:b4)
        qk = bitcast qk_raw_sub to b4
        rs1_5_slice_12 = rs1_5_cat_is_valid[(107:u7):(138:u8)]
        op1_val = bitcast rs1_5_slice_12 to u32
        rs1_5_slice_13 = rs1_5_cat_is_valid[(68:u7):(99:u7)]
        rs2_val = bitcast rs1_5_slice_13 to u32
        qj_valid = rs1_5_cat_is_valid[(106:u7):(106:u7)]
        qk_valid = rs1_5_cat_is_valid[(67:u7):(67:u7)]
        rs1_5_slice_16 = rs1_5_cat_is_valid[(61:u6):(61:u6)]
        rs1_5_slice_17 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        rs1_5_neq_2 = rs1_5_slice_17 != (0:b5)
        rs1_5_and__rs1_5 = rs1_5_slice_16 & rs1_5_neq_2
        re_1_and__rs1_5 = re_1_and__not_ & rs1_5_and__rs1_5
        if rs1_5_and__rs1_5 { // PUSH_CONDITION
          rs1_5_slice_18 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          reg_pending_rd_6 = reg_pending[rs1_5_slice_18]
          rob_idx_add_1 = rob_idx + (1:u3)
          rob_idx_cast_1 = bitcast rob_idx_add_1 to b4
          reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5
        } // POP_CONDITION
        re_1_and__is_mem = re_1_and__not_ & is_mem
        if is_mem { // PUSH_CONDITION
          rs1_5_slice_19 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> LSQ: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_19, qj, qk) // meta cond re_1_and__is_mem
          array_0812b_rd_1 = array_0812b[(0:u1)]
          array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0812e_rd = array_0812e[(0:u1)]
          rs1_5_slice_20 = rs1_5_cat_is_valid[(12:u4):(12:u4)]
          array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08134_rd = array_08134[(0:u1)]
          rs1_5_slice_21 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
          array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0813a_rd = array_0813a[(0:u1)]
          rob_idx_cast_2 = zext rob_idx to b4
          array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0814c_rd = array_0814c[(0:u1)]
          rs1_5_slice_22 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0815e_rd = array_0815e[(0:u1)]
          array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08164_rd = array_08164[(0:u1)]
          array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08152_rd = array_08152[(0:u1)]
          array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08158_rd = array_08158[(0:u1)]
          array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0816a_rd = array_0816a[(0:u1)]
          array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08170_rd = array_08170[(0:u1)]
          array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08176_rd = array_08176[(0:u1)]
          rs1_5_slice_23 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
          array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0817c_rd = array_0817c[(0:u1)]
          rs1_5_slice_24 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_2 = bitcast rs1_5_slice_24 to u32
          array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
        } // POP_CONDITION
        not__is_mem = !is_mem
        re_1_and__not__1 = re_1_and__not_ & not__is_mem
        if not__is_mem { // PUSH_CONDITION
          rs1_5_slice_25 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> RS: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_25, qj, qk) // meta cond re_1_and__not__1
          array_0805c_rd_1 = array_0805c[(0:u1)]
          array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1
          array_0805f_rd = array_0805f[(0:u1)]
          rs1_5_slice_26 = rs1_5_cat_is_valid[(13:u4):(27:u5)]
          array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_27 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_28 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_3 = bitcast rs1_5_slice_28 to u32
          op2_val = rs1_5_slice_27 ? rs2_val : rs1_5_cast_3
          rs1_5_slice_29 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          rs1_5_slice_30 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          rs1_5_mux_3 = rs1_5_slice_30 ? stall_pc_1 : op1_val
          op1_val_1 = rs1_5_slice_29 ? (0:u32) : rs1_5_mux_3
          array_08065_rd = array_08065[(0:u1)]
          array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_31 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_32 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_4 = bitcast rs1_5_slice_32 to u32
          op2_val_1 = rs1_5_slice_31 ? rs2_val : rs1_5_cast_4
          array_0806b_rd = array_0806b[(0:u1)]
          array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08071_rd = array_08071[(0:u1)]
          array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1
          array_08077_rd = array_08077[(0:u1)]
          array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1
          array_0807d_rd = array_0807d[(0:u1)]
          array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08083_rd = array_08083[(0:u1)]
          array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08089_rd = array_08089[(0:u1)]
          rs1_5_slice_33 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0808f_rd = array_0808f[(0:u1)]
          rob_idx_cast_3 = zext rob_idx to b4
          array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08095_rd = array_08095[(0:u1)]
          rs1_5_slice_34 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_5 = bitcast rs1_5_slice_34 to u32
          array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0809b_rd = array_0809b[(0:u1)]
          rs1_5_slice_35 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
          array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a1_rd = array_080a1[(0:u1)]
          rs1_5_slice_36 = rs1_5_cat_is_valid[(6:u3):(6:u3)]
          array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a7_rd = array_080a7[(0:u1)]
          rs1_5_slice_37 = rs1_5_cat_is_valid[(5:u3):(5:u3)]
          array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080ad_rd = array_080ad[(0:u1)]
          rs1_5_slice_38 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080b3_rd = array_080b3[(0:u1)]
          rs1_5_slice_39 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080bf_rd = array_080bf[(0:u1)]
          array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080c2_rd = array_080c2[(0:u1)]
          rs1_5_slice_40 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
          rs1_5_slice_41 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
          rs1_5_or__rs1_5_2 = rs1_5_slice_40 | rs1_5_slice_41
          array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1
        } // POP_CONDITION
      } // POP_CONDITION
    } // POP_CONDITION
  }
 expr=stall_1 = array_080e3_or__is_mem & re_1
[verilog] module LSQ_downstream external port Driver_tick_reg_rd_2 from   
  Driver = module Driver {
    is_init_rd = is_init[(0:u1)]
    is_init_eq = is_init_rd == (1:u1)
    if is_init_eq { // PUSH_CONDITION
      is_init_rd_1 = is_init[(0:u1)]
      is_init[(0:u1)] <= (0:u1) /* Driver */ // meta cond is_init_eq
      bind = FetcherInstance.bind([])
      async_call bind // meta cond is_init_eq
      bind_1 = CommiterInstance.bind([])
      async_call bind_1 // meta cond is_init_eq
      log('CPU Simulation Started') // meta cond is_init_eq
    } // POP_CONDITION
    is_init_rd_2 = is_init[(0:u1)]
    is_init_eq_1 = is_init_rd_2 == (0:u1)
    if is_init_eq_1 { // PUSH_CONDITION
      bind_2 = FetcherInstance.bind([])
      async_call bind_2 // meta cond is_init_eq_1
    } // POP_CONDITION
    bind_3 = CommiterInstance.bind([])
    async_call bind_3 // meta cond (1:b1)
    tick_reg_rd = tick_reg[(0:u1)]
    tick_reg_rd_1 = tick_reg[(0:u1)]
    tick_reg_add = tick_reg_rd_1 + (1:b8)
    tick_reg[(0:u1)] <= tick_reg_add /* Driver */ // meta cond (1:b1)
    tick_reg_rd_2 = tick_reg[(0:u1)]
  } expr=tick_reg_rd_2 = tick_reg[(0:u1)]
[verilog] module LSQ_downstream external port CDB_Arbitrator_ROB_idx_cat_valid from   // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid = tick_reg_rd_2.valid()
  //  .usedby: metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
  // External: LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  //  .usedby: LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
  //  .usedby: lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
  // External: signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  //  .usedby: signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
  //  .usedby: alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
  #[downstream]
  CDB_Arbitrator = module CDB_Arbitrator {
    tick_reg_rd_2_valid = tick_reg_rd_2.valid()
    metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
    log('CDB arb metadata={}', metadata) // meta cond (1:b1)
    LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
    lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
    signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
    alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
    lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)]
    alu_cbd_reg_rd = alu_cbd_reg[(0:u1)]
    lsu_payload_slice = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_1 = lsu_payload[(99:u7):(102:u7)]
    lsu_payload_cast = bitcast lsu_payload_slice_1 to u4
    lsu_cbd_slice = lsu_cbd_reg_rd[(99:u7):(102:u7)]
    lsu_cbd_cast = bitcast lsu_cbd_slice to u4
    lsu_payload_mux = lsu_payload_slice ? lsu_payload_cast : lsu_cbd_cast
    lsu_payload_slice_2 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_3 = lsu_payload[(67:u7):(98:u7)]
    lsu_payload_cast_1 = bitcast lsu_payload_slice_3 to u32
    lsu_cbd_slice_1 = lsu_cbd_reg_rd[(67:u7):(98:u7)]
    lsu_cbd_cast_1 = bitcast lsu_cbd_slice_1 to u32
    lsu_payload_mux_1 = lsu_payload_slice_2 ? lsu_payload_cast_1 : lsu_cbd_cast_1
    lsu_payload_slice_4 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_5 = lsu_payload[(66:u7):(66:u7)]
    lsu_cbd_slice_2 = lsu_cbd_reg_rd[(66:u7):(66:u7)]
    lsu_payload_mux_2 = lsu_payload_slice_4 ? lsu_payload_slice_5 : lsu_cbd_slice_2
    lsu_payload_slice_6 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_7 = lsu_payload[(65:u7):(65:u7)]
    lsu_cbd_slice_3 = lsu_cbd_reg_rd[(65:u7):(65:u7)]
    lsu_payload_mux_3 = lsu_payload_slice_6 ? lsu_payload_slice_7 : lsu_cbd_slice_3
    lsu_payload_slice_8 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_9 = lsu_payload[(64:u7):(64:u7)]
    lsu_cbd_slice_4 = lsu_cbd_reg_rd[(64:u7):(64:u7)]
    lsu_payload_mux_4 = lsu_payload_slice_8 ? lsu_payload_slice_9 : lsu_cbd_slice_4
    lsu_payload_slice_10 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_11 = lsu_payload[(32:u6):(63:u6)]
    lsu_payload_cast_2 = bitcast lsu_payload_slice_11 to u32
    lsu_cbd_slice_5 = lsu_cbd_reg_rd[(32:u6):(63:u6)]
    lsu_cbd_cast_2 = bitcast lsu_cbd_slice_5 to u32
    lsu_payload_mux_5 = lsu_payload_slice_10 ? lsu_payload_cast_2 : lsu_cbd_cast_2
    lsu_payload_slice_12 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_13 = lsu_payload[(0:u1):(31:u5)]
    lsu_payload_cast_3 = bitcast lsu_payload_slice_13 to u32
    lsu_cbd_slice_6 = lsu_cbd_reg_rd[(0:u1):(31:u5)]
    lsu_cbd_cast_3 = bitcast lsu_cbd_slice_6 to u32
    lsu_payload_mux_6 = lsu_payload_slice_12 ? lsu_payload_cast_3 : lsu_cbd_cast_3
    lsu_payload_cat_lsu_paylo = { lsu_payload_mux lsu_payload_mux_1 }
    lsu_payload_cat_lsu_paylo_1 = { lsu_payload_cat_lsu_paylo lsu_payload_mux_2 }
    lsu_payload_cat_lsu_paylo_2 = { lsu_payload_cat_lsu_paylo_1 lsu_payload_mux_3 }
    lsu_payload_cat_lsu_paylo_3 = { lsu_payload_cat_lsu_paylo_2 lsu_payload_mux_4 }
    lsu_payload_cat_lsu_paylo_4 = { lsu_payload_cat_lsu_paylo_3 lsu_payload_mux_5 }
    lsu_payload_cat_lsu_paylo_5 = { lsu_payload_cat_lsu_paylo_4 lsu_payload_mux_6 }
    alu_payload_slice = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_1 = alu_payload[(66:u7):(69:u7)]
    alu_payload_cast = bitcast alu_payload_slice_1 to u4
    alu_cbd_slice = alu_cbd_reg_rd[(66:u7):(69:u7)]
    alu_cbd_cast = bitcast alu_cbd_slice to u4
    alu_payload_mux = alu_payload_slice ? alu_payload_cast : alu_cbd_cast
    alu_payload_slice_2 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_3 = alu_payload[(34:u6):(65:u7)]
    alu_payload_cast_1 = bitcast alu_payload_slice_3 to u32
    alu_cbd_slice_1 = alu_cbd_reg_rd[(34:u6):(65:u7)]
    alu_cbd_cast_1 = bitcast alu_cbd_slice_1 to u32
    alu_payload_mux_1 = alu_payload_slice_2 ? alu_payload_cast_1 : alu_cbd_cast_1
    alu_payload_slice_4 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_5 = alu_payload[(33:u6):(33:u6)]
    alu_cbd_slice_2 = alu_cbd_reg_rd[(33:u6):(33:u6)]
    alu_payload_mux_2 = alu_payload_slice_4 ? alu_payload_slice_5 : alu_cbd_slice_2
    alu_payload_slice_6 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_7 = alu_payload[(32:u6):(32:u6)]
    alu_cbd_slice_3 = alu_cbd_reg_rd[(32:u6):(32:u6)]
    alu_payload_mux_3 = alu_payload_slice_6 ? alu_payload_slice_7 : alu_cbd_slice_3
    alu_payload_slice_8 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_9 = alu_payload[(0:u1):(31:u5)]
    alu_payload_cast_2 = bitcast alu_payload_slice_9 to u32
    alu_cbd_slice_4 = alu_cbd_reg_rd[(0:u1):(31:u5)]
    alu_cbd_cast_2 = bitcast alu_cbd_slice_4 to u32
    alu_payload_mux_4 = alu_payload_slice_8 ? alu_payload_cast_2 : alu_cbd_cast_2
    alu_payload_cat_alu_paylo = { alu_payload_mux alu_payload_mux_1 }
    alu_payload_cat_alu_paylo_1 = { alu_payload_cat_alu_paylo alu_payload_mux_2 }
    alu_payload_cat_alu_paylo_2 = { alu_payload_cat_alu_paylo_1 alu_payload_mux_3 }
    alu_payload_cat_alu_paylo_3 = { alu_payload_cat_alu_paylo_2 alu_payload_mux_4 }
    lsu_valid = lsu_payload_cat_lsu_paylo_5[(66:u7):(66:u7)]
    lsu_payload_slice_15 = lsu_payload_cat_lsu_paylo_5[(99:u7):(102:u7)]
    lsu_rob_idx = bitcast lsu_payload_slice_15 to u4
    lsu_payload_slice_16 = lsu_payload_cat_lsu_paylo_5[(67:u7):(98:u7)]
    lsu_rd_data = bitcast lsu_payload_slice_16 to u32
    lsu_is_store = lsu_payload_cat_lsu_paylo_5[(64:u7):(64:u7)]
    lsu_payload_slice_18 = lsu_payload_cat_lsu_paylo_5[(32:u6):(63:u6)]
    lsu_store_addr = bitcast lsu_payload_slice_18 to u32
    lsu_payload_slice_19 = lsu_payload_cat_lsu_paylo_5[(0:u1):(31:u5)]
    lsu_store_data = bitcast lsu_payload_slice_19 to u32
    alu_valid = alu_payload_cat_alu_paylo_3[(33:u6):(33:u6)]
    alu_payload_slice_11 = alu_payload_cat_alu_paylo_3[(66:u7):(69:u7)]
    alu_rob_idx = bitcast alu_payload_slice_11 to u4
    alu_payload_slice_12 = alu_payload_cat_alu_paylo_3[(34:u6):(65:u7)]
    alu_rd_data = bitcast alu_payload_slice_12 to u32
    alu_is_branch = alu_payload_cat_alu_paylo_3[(32:u6):(32:u6)]
    alu_payload_slice_14 = alu_payload_cat_alu_paylo_3[(0:u1):(31:u5)]
    alu_next_pc = bitcast alu_payload_slice_14 to u32
    valid = lsu_valid | alu_valid
    alu_valid_mux = alu_valid ? (1:b2) : (2:b2)
    select_CDB = lsu_valid ? (0:b2) : alu_valid_mux
    ROB_idx = lsu_valid ? lsu_rob_idx : alu_rob_idx
    rd_data = lsu_valid ? lsu_rd_data : alu_rd_data
    log('CDB arb: LSU_valid={} ALU_valid={} sel_rob_idx={} rd_data=0x{:08x}', lsu_valid, alu_valid, ROB_idx, rd_data) // meta cond (1:b1)
    if valid { // PUSH_CONDITION
      array_080ef_rd_2 = array_080ef[ROB_idx]
      array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid
      array_080fb_rd_3 = array_080fb[ROB_idx]
      array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid
      lsu_valid_and__lsu_is = lsu_valid & lsu_is_store
      valid_and__lsu_valid = valid & lsu_valid_and__lsu_is
      if lsu_valid_and__lsu_is { // PUSH_CONDITION
        array_08119_rd_2 = array_08119[ROB_idx]
        array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
        array_0811f_rd_2 = array_0811f[ROB_idx]
        array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
      } // POP_CONDITION
    } // POP_CONDITION
    lsu_payload_slice_20 = lsu_payload[(66:u7):(66:u7)]
    select_CDB_neq = select_CDB != (0:b2)
    lsu_payload_and__select_C = lsu_payload_slice_20 & select_CDB_neq
    if lsu_payload_and__select_C { // PUSH_CONDITION
      lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C
    } // POP_CONDITION
    alu_payload_slice_15 = alu_payload[(33:u6):(33:u6)]
    select_CDB_neq_1 = select_CDB != (1:b2)
    alu_payload_and__select_C = alu_payload_slice_15 & select_CDB_neq_1
    if alu_payload_and__select_C { // PUSH_CONDITION
      alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C
    } // POP_CONDITION
    lsu_payload_slice_21 = lsu_payload[(66:u7):(66:u7)]
    not__lsu_payload = !lsu_payload_slice_21
    lsu_valid_and__not_ = lsu_valid & not__lsu_payload
    select_CDB_eq = select_CDB == (0:b2)
    lsu_valid_and__select_CDB = lsu_valid_and__not_ & select_CDB_eq
    if lsu_valid_and__select_CDB { // PUSH_CONDITION
      lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB
    } // POP_CONDITION
    alu_payload_slice_16 = alu_payload[(33:u6):(33:u6)]
    not__alu_payload = !alu_payload_slice_16
    alu_valid_and__not_ = alu_valid & not__alu_payload
    select_CDB_eq_1 = select_CDB == (1:b2)
    alu_valid_and__select_CDB = alu_valid_and__not_ & select_CDB_eq_1
    if alu_valid_and__select_CDB { // PUSH_CONDITION
      alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB
    } // POP_CONDITION
    alu_valid_and__alu_is = alu_valid & alu_is_branch
    start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
    target_pc = alu_valid ? alu_next_pc : (0:u32)
    ROB_idx_cat_rd_data = { ROB_idx rd_data }
    ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  }
 expr=ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
[verilog] module MemeoryAccess external port LSQ_downstream_array_0816a_add_array_081_4 from   // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid = stall_1.valid()
  //  .usedby: issue_stall = stall_1_valid ? stall_1 : (0:b1)
  // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
  //  .usedby: metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  #[downstream]
  LSQ_downstream = module LSQ_downstream {
    stall_1_valid = stall_1.valid()
    issue_stall = stall_1_valid ? stall_1 : (0:b1)
    tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
    metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
    _ = metadata_1 == metadata_1
    array_0812b_rd_2 = array_0812b[(0:u1)]
    array_08152_rd_1 = array_08152[(0:u1)]
    array_08158_rd_1 = array_08158[(0:u1)]
    array_0813a_rd_1 = array_0813a[(0:u1)]
    log('LSQ downstream metadata={} busy={} qj_v={} qk_v={} rob_idx={}', metadata_1, array_0812b_rd_2, array_08152_rd_1, array_08158_rd_1, array_0813a_rd_1) // meta cond (1:b1)
    ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_3 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14 = array_0812b_rd_3 == (1:b1)
    ROB_idx_and__array_0812b = ROB_idx_slice & array_0812b_eq_extra_14
    if ROB_idx_and__array_0812b { // PUSH_CONDITION
      array_0815e_rd_1 = array_0815e[(0:u1)]
      ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast = bitcast ROB_idx_slice_1 to u4
      array_0815e_eq_ROB_idx = array_0815e_rd_1 == ROB_idx_cast
      array_08152_rd_2 = array_08152[(0:u1)]
      not__array_08152 = !array_08152_rd_2
      array_0815e_and__not_ = array_0815e_eq_ROB_idx & not__array_08152
      ROB_idx_and__array_0815e = ROB_idx_and__array_0812b & array_0815e_and__not_
      if array_0815e_and__not_ { // PUSH_CONDITION
        array_0816a_rd_1 = array_0816a[(0:u1)]
        ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_1 = bitcast ROB_idx_slice_2 to u32
        array_0816a[(0:u1)] <= ROB_idx_cast_1 /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
        array_08152[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
      } // POP_CONDITION
      array_08164_rd_1 = array_08164[(0:u1)]
      ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast_2 = bitcast ROB_idx_slice_3 to u4
      array_08164_eq_ROB_idx = array_08164_rd_1 == ROB_idx_cast_2
      array_08158_rd_2 = array_08158[(0:u1)]
      not__array_08158 = !array_08158_rd_2
      array_08164_and__not_ = array_08164_eq_ROB_idx & not__array_08158
      ROB_idx_and__array_08164 = ROB_idx_and__array_0812b & array_08164_and__not_
      if array_08164_and__not_ { // PUSH_CONDITION
        array_08170_rd_1 = array_08170[(0:u1)]
        ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_3 = bitcast ROB_idx_slice_4 to u32
        array_08170[(0:u1)] <= ROB_idx_cast_3 /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
      } // POP_CONDITION
    } // POP_CONDITION
    ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_4 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14_1 = array_0812b_rd_4 == (1:b1)
    ROB_idx_and__array_0812b_1 = ROB_idx_slice_5 & array_0812b_eq_extra_14_1
    ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
    ROB_idx_cast_4 = bitcast ROB_idx_slice_6 to u4
    array_0813a_rd_2 = array_0813a[(0:u1)]
    ROB_idx_eq_array_0813a = ROB_idx_cast_4 == array_0813a_rd_2
    ROB_idx_and__ROB_idx = ROB_idx_and__array_0812b_1 & ROB_idx_eq_array_0813a
    if ROB_idx_and__ROB_idx { // PUSH_CONDITION
      array_0812b_rd_5 = array_0812b[(0:u1)]
      array_0812b[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08152_rd_3 = array_08152[(0:u1)]
      array_08152[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08158_rd_3 = array_08158[(0:u1)]
      array_08158[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08182_rd = array_08182[(0:u1)]
      array_08182[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
    } // POP_CONDITION
    array_0812b_rd_6 = array_0812b[(0:u1)]
    array_0812e_rd_1 = array_0812e[(0:u1)]
    array_08134_rd_1 = array_08134[(0:u1)]
    array_08152_rd_4 = array_08152[(0:u1)]
    array_08158_rd_4 = array_08158[(0:u1)]
    array_08113_rd_4 = array_08113[(0:u3)]
    not__array_08113_1 = !array_08113_rd_4
    extra_14_and__not_ = (1:b1) & not__array_08113_1
    array_08113_rd_5 = array_08113[(1:u3)]
    not__array_08113_2 = !array_08113_rd_5
    extra_14_and__not__1 = extra_14_and__not_ & not__array_08113_2
    array_08113_rd_6 = array_08113[(2:u3)]
    not__array_08113_3 = !array_08113_rd_6
    extra_14_and__not__2 = extra_14_and__not__1 & not__array_08113_3
    array_08113_rd_7 = array_08113[(3:u3)]
    not__array_08113_4 = !array_08113_rd_7
    extra_14_and__not__3 = extra_14_and__not__2 & not__array_08113_4
    array_08113_rd_8 = array_08113[(4:u3)]
    not__array_08113_5 = !array_08113_rd_8
    extra_14_and__not__4 = extra_14_and__not__3 & not__array_08113_5
    array_08113_rd_9 = array_08113[(5:u3)]
    not__array_08113_6 = !array_08113_rd_9
    extra_14_and__not__5 = extra_14_and__not__4 & not__array_08113_6
    array_08113_rd_10 = array_08113[(6:u3)]
    not__array_08113_7 = !array_08113_rd_10
    extra_14_and__not__6 = extra_14_and__not__5 & not__array_08113_7
    array_08113_rd_11 = array_08113[(7:u3)]
    not__array_08113_8 = !array_08113_rd_11
    extra_14_and__not__7 = extra_14_and__not__6 & not__array_08113_8
    log('LSQ debug: busy={} is_load={} is_store={} qj_v={} qk_v={} has_no_store={}', array_0812b_rd_6, array_0812e_rd_1, array_08134_rd_1, array_08152_rd_4, array_08158_rd_4, extra_14_and__not__7) // meta cond (1:b1)
    array_0812b_rd_7 = array_0812b[(0:u1)]
    array_08152_rd_5 = array_08152[(0:u1)]
    array_08158_rd_5 = array_08158[(0:u1)]
    array_08152_and__array_08 = array_08152_rd_5 & array_08158_rd_5
    not__array_08152_1 = !array_08152_and__array_08
    array_0812b_and__not_ = array_0812b_rd_7 & not__array_08152_1
    if array_0812b_and__not_ { // PUSH_CONDITION
      array_0813a_rd_3 = array_0813a[(0:u1)]
      array_08152_rd_6 = array_08152[(0:u1)]
      array_08158_rd_6 = array_08158[(0:u1)]
      array_0815e_rd_2 = array_0815e[(0:u1)]
      array_08164_rd_2 = array_08164[(0:u1)]
      log('LSQ waiting rob_idx={} qj_valid={} qk_valid={} qj={} qk={}', array_0813a_rd_3, array_08152_rd_6, array_08158_rd_6, array_0815e_rd_2, array_08164_rd_2) // meta cond array_0812b_and__not_
      not__array_08158_1 = !array_08158_rd_6
      array_080e9_rd_4 = array_080e9[array_08164_rd_2]
      array_080e9_eq_is_J = array_080e9_rd_4 == (0:b1)
      not__and__array_080e9 = not__array_08158_1 & array_080e9_eq_is_J
      array_0812b_and__not__1 = array_0812b_and__not_ & not__and__array_080e9
      if not__and__array_080e9 { // PUSH_CONDITION
        array_08170_rd_2 = array_08170[(0:u1)]
        array_08176_rd_1 = array_08176[(0:u1)]
        regs_rd_3 = regs[array_08176_rd_1]
        array_08170[(0:u1)] <= regs_rd_3 /* LSQ_downstream */ // meta cond array_0812b_and__not__1
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__not__1
      } // POP_CONDITION
    } // POP_CONDITION
    array_0812b_rd_8 = array_0812b[(0:u1)]
    array_08152_rd_7 = array_08152[(0:u1)]
    array_08158_rd_7 = array_08158[(0:u1)]
    array_08152_and__array_08_1 = array_08152_rd_7 & array_08158_rd_7
    array_0812b_and__array_08 = array_0812b_rd_8 & array_08152_and__array_08_1
    array_08182_rd_1 = array_08182[(0:u1)]
    not__array_08182 = !array_08182_rd_1
    array_0812b_and__not__2 = array_0812b_and__array_08 & not__array_08182
    array_0812e_rd_2 = array_0812e[(0:u1)]
    array_0812b_and__array_08_1 = array_0812b_and__not__2 & array_0812e_rd_2
    array_08113_rd_12 = array_08113[(0:u3)]
    not__array_08113_9 = !array_08113_rd_12
    extra_14_and__not__8 = (1:b1) & not__array_08113_9
    array_08113_rd_13 = array_08113[(1:u3)]
    not__array_08113_10 = !array_08113_rd_13
    extra_14_and__not__9 = extra_14_and__not__8 & not__array_08113_10
    array_08113_rd_14 = array_08113[(2:u3)]
    not__array_08113_11 = !array_08113_rd_14
    extra_14_and__not__10 = extra_14_and__not__9 & not__array_08113_11
    array_08113_rd_15 = array_08113[(3:u3)]
    not__array_08113_12 = !array_08113_rd_15
    extra_14_and__not__11 = extra_14_and__not__10 & not__array_08113_12
    array_08113_rd_16 = array_08113[(4:u3)]
    not__array_08113_13 = !array_08113_rd_16
    extra_14_and__not__12 = extra_14_and__not__11 & not__array_08113_13
    array_08113_rd_17 = array_08113[(5:u3)]
    not__array_08113_14 = !array_08113_rd_17
    extra_14_and__not__13 = extra_14_and__not__12 & not__array_08113_14
    array_08113_rd_18 = array_08113[(6:u3)]
    not__array_08113_15 = !array_08113_rd_18
    extra_14_and__not__14 = extra_14_and__not__13 & not__array_08113_15
    array_08113_rd_19 = array_08113[(7:u3)]
    not__array_08113_16 = !array_08113_rd_19
    extra_14_and__not__15 = extra_14_and__not__14 & not__array_08113_16
    re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
    array_0812b_rd_9 = array_0812b[(0:u1)]
    array_08152_rd_8 = array_08152[(0:u1)]
    array_08158_rd_8 = array_08158[(0:u1)]
    array_08152_and__array_08_2 = array_08152_rd_8 & array_08158_rd_8
    array_0812b_and__array_08_2 = array_0812b_rd_9 & array_08152_and__array_08_2
    array_08182_rd_2 = array_08182[(0:u1)]
    not__array_08182_1 = !array_08182_rd_2
    array_0812b_and__not__3 = array_0812b_and__array_08_2 & not__array_08182_1
    if array_0812b_and__not__3 { // PUSH_CONDITION
      array_08134_rd_2 = array_08134[(0:u1)]
      array_0812b_and__array_08_3 = array_0812b_and__not__3 & array_08134_rd_2
      if array_08134_rd_2 { // PUSH_CONDITION
        array_0813a_rd_4 = array_0813a[(0:u1)]
        array_0816a_rd_2 = array_0816a[(0:u1)]
        array_0817c_rd_1 = array_0817c[(0:u1)]
        array_0816a_add_array_081 = array_0816a_rd_2 + array_0817c_rd_1
        array_08170_rd_3 = array_08170[(0:u1)]
        log('LSQ fire store: rob_idx={} addr=0x{:08x} data=0x{:08x}', array_0813a_rd_4, array_0816a_add_array_081, array_08170_rd_3) // meta cond array_0812b_and__array_08_3
        array_0816a_add_array_081_1 = array_0816a_rd_2 + array_0817c_rd_1
        cat_array_0813a = { (1:b2) array_0813a_rd_4 }
        cat_array_cat_array_0816a = { cat_array_0813a array_0816a_add_array_081_1 }
        cat_array_cat_array_08170 = { cat_array_cat_array_0816a array_08170_rd_3 }
        LSUInstance.lsu_signal.push(cat_array_cat_array_08170) // handle = lsu_signal_push // meta cond array_0812b_and__array_08_3
        bind_4 = LSUInstance.bind([lsu_signal_push /* LSUInstance.lsu_signal=cat_array_cat_array_08170 */])
        async_call bind_4 // meta cond array_0812b_and__array_08_3
        array_08182_rd_3 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_3
      } // POP_CONDITION
      array_0812e_rd_3 = array_0812e[(0:u1)]
      array_08113_rd_20 = array_08113[(0:u3)]
      not__array_08113_17 = !array_08113_rd_20
      extra_14_and__not__16 = (1:b1) & not__array_08113_17
      array_08113_rd_21 = array_08113[(1:u3)]
      not__array_08113_18 = !array_08113_rd_21
      extra_14_and__not__17 = extra_14_and__not__16 & not__array_08113_18
      array_08113_rd_22 = array_08113[(2:u3)]
      not__array_08113_19 = !array_08113_rd_22
      extra_14_and__not__18 = extra_14_and__not__17 & not__array_08113_19
      array_08113_rd_23 = array_08113[(3:u3)]
      not__array_08113_20 = !array_08113_rd_23
      extra_14_and__not__19 = extra_14_and__not__18 & not__array_08113_20
      array_08113_rd_24 = array_08113[(4:u3)]
      not__array_08113_21 = !array_08113_rd_24
      extra_14_and__not__20 = extra_14_and__not__19 & not__array_08113_21
      array_08113_rd_25 = array_08113[(5:u3)]
      not__array_08113_22 = !array_08113_rd_25
      extra_14_and__not__21 = extra_14_and__not__20 & not__array_08113_22
      array_08113_rd_26 = array_08113[(6:u3)]
      not__array_08113_23 = !array_08113_rd_26
      extra_14_and__not__22 = extra_14_and__not__21 & not__array_08113_23
      array_08113_rd_27 = array_08113[(7:u3)]
      not__array_08113_24 = !array_08113_rd_27
      extra_14_and__not__23 = extra_14_and__not__22 & not__array_08113_24
      array_0812e_and__extra_14 = array_0812e_rd_3 & extra_14_and__not__23
      array_0812b_and__array_08_4 = array_0812b_and__not__3 & array_0812e_and__extra_14
      if array_0812e_and__extra_14 { // PUSH_CONDITION
        array_0813a_rd_5 = array_0813a[(0:u1)]
        array_0816a_rd_3 = array_0816a[(0:u1)]
        array_0817c_rd_2 = array_0817c[(0:u1)]
        array_0816a_add_array_081_2 = array_0816a_rd_3 + array_0817c_rd_2
        log('LSQ fire load: rob_idx={} addr=0x{:08x}', array_0813a_rd_5, array_0816a_add_array_081_2) // meta cond array_0812b_and__array_08_4
        array_0816a_add_array_081_3 = array_0816a_rd_3 + array_0817c_rd_2
        cat_array_0813a_1 = { (2:b2) array_0813a_rd_5 }
        cat_array_cat_array_0816a_1 = { cat_array_0813a_1 array_0816a_add_array_081_3 }
        cat_array_cat_imm_zero = { cat_array_cat_array_0816a_1 (0:b32) }
        LSUInstance.lsu_signal.push(cat_array_cat_imm_zero) // handle = lsu_signal_push_1 // meta cond array_0812b_and__array_08_4
        bind_5 = LSUInstance.bind([lsu_signal_push_1 /* LSUInstance.lsu_signal=cat_array_cat_imm_zero */])
        async_call bind_5 // meta cond array_0812b_and__array_08_4
        array_08182_rd_4 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_4
      } // POP_CONDITION
    } // POP_CONDITION
    array_0816a_rd_4 = array_0816a[(0:u1)]
    array_0817c_rd_3 = array_0817c[(0:u1)]
    array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  }
 expr=array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
[verilog] module MemeoryAccess external port CommiterInstance_mem_addr from   
  CommiterInstance = module CommiterInstance {
    head = array_080e0[(0:u1)]
    array_080e9_rd = array_080e9[head]
    array_080ef_rd = array_080ef[head]
    can_commit = array_080e9_rd & array_080ef_rd
    array_08113_rd = array_08113[head]
    mem_we = can_commit & array_08113_rd
    array_08119_rd = array_08119[head]
    mem_addr = mem_we ? array_08119_rd : (0:u32)
    array_0811f_rd = array_0811f[head]
    mem_data = mem_we ? array_0811f_rd : (0:u32)
    array_08113_rd_1 = array_08113[head]
    array_080f5_rd = array_080f5[head]
    array_080fb_rd = array_080fb[head]
    log('commit: can_commit={} head={} is_store={} rd={} value={}', can_commit, head, array_08113_rd_1, array_080f5_rd, array_080fb_rd) // meta cond (1:b1)
    head_add = head + (1:u3)
    head_tag = bitcast head_add to b4
    array_080f5_rd_1 = array_080f5[head]
    reg_pending_rd = reg_pending[array_080f5_rd_1]
    clear_pending = reg_pending_rd == head_tag
    if can_commit { // PUSH_CONDITION
      array_0810d_rd = array_0810d[head]
      can_commit_and__array_081_1 = can_commit & array_0810d_rd
      if array_0810d_rd { // PUSH_CONDITION
        array_08107_rd = array_08107[head]
        log('commit: hit syscall/ebreak at pc=0x{:08x}', array_08107_rd) // meta cond can_commit_and__array_081_1
        side effect intrinsic.finish({''})
      } // POP_CONDITION
      array_08113_rd_2 = array_08113[head]
      not__array_08113 = !array_08113_rd_2
      array_080f5_rd_2 = array_080f5[head]
      array_080f5_neq = array_080f5_rd_2 != (0:b5)
      not__and__array_080f5 = not__array_08113 & array_080f5_neq
      can_commit_and__not_ = can_commit & not__and__array_080f5
      if not__and__array_080f5 { // PUSH_CONDITION
        regs_rd = regs[array_080f5_rd_2]
        array_080fb_rd_1 = array_080fb[head]
        regs[array_080f5_rd_2] <= array_080fb_rd_1 /* CommiterInstance */ // meta cond can_commit_and__not_
        can_commit_and__clear_pen = can_commit_and__not_ & clear_pending
        if clear_pending { // PUSH_CONDITION
          reg_pending_rd_1 = reg_pending[array_080f5_rd_2]
          reg_pending[array_080f5_rd_2] <= (0:b4) /* CommiterInstance */ // meta cond can_commit_and__clear_pen
        } // POP_CONDITION
        log('commit: writeback rd={} value={}', array_080f5_rd_2, array_080fb_rd_1) // meta cond can_commit_and__not_
      } // POP_CONDITION
      array_080e9_rd_1 = array_080e9[head]
      array_080e9[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080ef_rd_1 = array_080ef[head]
      array_080ef[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08101_rd = array_08101[head]
      array_08101[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_0810d[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08113[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080f5[head] <= (0:b5) /* CommiterInstance */ // meta cond can_commit
      array_080fb_rd_2 = array_080fb[head]
      array_080fb[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08107_rd_1 = array_08107[head]
      array_08107[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08119_rd_1 = array_08119[head]
      array_08119[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_0811f_rd_1 = array_0811f[head]
      array_0811f[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      head_add_1 = head + (1:u3)
      head_add_and_ = head_add_1 & (7:u3)
      next_head = bitcast head_add_and_ to u3
      array_080e0_rd_1 = array_080e0[(0:u1)]
      array_080e0[(0:u1)] <= next_head /* CommiterInstance */ // meta cond can_commit
    } // POP_CONDITION
  } expr=mem_addr = mem_we ? array_08119_rd : (0:u32)
[verilog] module MemeoryAccess external port CommiterInstance_mem_data from   
  CommiterInstance = module CommiterInstance {
    head = array_080e0[(0:u1)]
    array_080e9_rd = array_080e9[head]
    array_080ef_rd = array_080ef[head]
    can_commit = array_080e9_rd & array_080ef_rd
    array_08113_rd = array_08113[head]
    mem_we = can_commit & array_08113_rd
    array_08119_rd = array_08119[head]
    mem_addr = mem_we ? array_08119_rd : (0:u32)
    array_0811f_rd = array_0811f[head]
    mem_data = mem_we ? array_0811f_rd : (0:u32)
    array_08113_rd_1 = array_08113[head]
    array_080f5_rd = array_080f5[head]
    array_080fb_rd = array_080fb[head]
    log('commit: can_commit={} head={} is_store={} rd={} value={}', can_commit, head, array_08113_rd_1, array_080f5_rd, array_080fb_rd) // meta cond (1:b1)
    head_add = head + (1:u3)
    head_tag = bitcast head_add to b4
    array_080f5_rd_1 = array_080f5[head]
    reg_pending_rd = reg_pending[array_080f5_rd_1]
    clear_pending = reg_pending_rd == head_tag
    if can_commit { // PUSH_CONDITION
      array_0810d_rd = array_0810d[head]
      can_commit_and__array_081_1 = can_commit & array_0810d_rd
      if array_0810d_rd { // PUSH_CONDITION
        array_08107_rd = array_08107[head]
        log('commit: hit syscall/ebreak at pc=0x{:08x}', array_08107_rd) // meta cond can_commit_and__array_081_1
        side effect intrinsic.finish({''})
      } // POP_CONDITION
      array_08113_rd_2 = array_08113[head]
      not__array_08113 = !array_08113_rd_2
      array_080f5_rd_2 = array_080f5[head]
      array_080f5_neq = array_080f5_rd_2 != (0:b5)
      not__and__array_080f5 = not__array_08113 & array_080f5_neq
      can_commit_and__not_ = can_commit & not__and__array_080f5
      if not__and__array_080f5 { // PUSH_CONDITION
        regs_rd = regs[array_080f5_rd_2]
        array_080fb_rd_1 = array_080fb[head]
        regs[array_080f5_rd_2] <= array_080fb_rd_1 /* CommiterInstance */ // meta cond can_commit_and__not_
        can_commit_and__clear_pen = can_commit_and__not_ & clear_pending
        if clear_pending { // PUSH_CONDITION
          reg_pending_rd_1 = reg_pending[array_080f5_rd_2]
          reg_pending[array_080f5_rd_2] <= (0:b4) /* CommiterInstance */ // meta cond can_commit_and__clear_pen
        } // POP_CONDITION
        log('commit: writeback rd={} value={}', array_080f5_rd_2, array_080fb_rd_1) // meta cond can_commit_and__not_
      } // POP_CONDITION
      array_080e9_rd_1 = array_080e9[head]
      array_080e9[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080ef_rd_1 = array_080ef[head]
      array_080ef[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08101_rd = array_08101[head]
      array_08101[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_0810d[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08113[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080f5[head] <= (0:b5) /* CommiterInstance */ // meta cond can_commit
      array_080fb_rd_2 = array_080fb[head]
      array_080fb[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08107_rd_1 = array_08107[head]
      array_08107[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08119_rd_1 = array_08119[head]
      array_08119[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_0811f_rd_1 = array_0811f[head]
      array_0811f[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      head_add_1 = head + (1:u3)
      head_add_and_ = head_add_1 & (7:u3)
      next_head = bitcast head_add_and_ to u3
      array_080e0_rd_1 = array_080e0[(0:u1)]
      array_080e0[(0:u1)] <= next_head /* CommiterInstance */ // meta cond can_commit
    } // POP_CONDITION
  } expr=mem_data = mem_we ? array_0811f_rd : (0:u32)
[verilog] module MemeoryAccess external port CommiterInstance_mem_we from   
  CommiterInstance = module CommiterInstance {
    head = array_080e0[(0:u1)]
    array_080e9_rd = array_080e9[head]
    array_080ef_rd = array_080ef[head]
    can_commit = array_080e9_rd & array_080ef_rd
    array_08113_rd = array_08113[head]
    mem_we = can_commit & array_08113_rd
    array_08119_rd = array_08119[head]
    mem_addr = mem_we ? array_08119_rd : (0:u32)
    array_0811f_rd = array_0811f[head]
    mem_data = mem_we ? array_0811f_rd : (0:u32)
    array_08113_rd_1 = array_08113[head]
    array_080f5_rd = array_080f5[head]
    array_080fb_rd = array_080fb[head]
    log('commit: can_commit={} head={} is_store={} rd={} value={}', can_commit, head, array_08113_rd_1, array_080f5_rd, array_080fb_rd) // meta cond (1:b1)
    head_add = head + (1:u3)
    head_tag = bitcast head_add to b4
    array_080f5_rd_1 = array_080f5[head]
    reg_pending_rd = reg_pending[array_080f5_rd_1]
    clear_pending = reg_pending_rd == head_tag
    if can_commit { // PUSH_CONDITION
      array_0810d_rd = array_0810d[head]
      can_commit_and__array_081_1 = can_commit & array_0810d_rd
      if array_0810d_rd { // PUSH_CONDITION
        array_08107_rd = array_08107[head]
        log('commit: hit syscall/ebreak at pc=0x{:08x}', array_08107_rd) // meta cond can_commit_and__array_081_1
        side effect intrinsic.finish({''})
      } // POP_CONDITION
      array_08113_rd_2 = array_08113[head]
      not__array_08113 = !array_08113_rd_2
      array_080f5_rd_2 = array_080f5[head]
      array_080f5_neq = array_080f5_rd_2 != (0:b5)
      not__and__array_080f5 = not__array_08113 & array_080f5_neq
      can_commit_and__not_ = can_commit & not__and__array_080f5
      if not__and__array_080f5 { // PUSH_CONDITION
        regs_rd = regs[array_080f5_rd_2]
        array_080fb_rd_1 = array_080fb[head]
        regs[array_080f5_rd_2] <= array_080fb_rd_1 /* CommiterInstance */ // meta cond can_commit_and__not_
        can_commit_and__clear_pen = can_commit_and__not_ & clear_pending
        if clear_pending { // PUSH_CONDITION
          reg_pending_rd_1 = reg_pending[array_080f5_rd_2]
          reg_pending[array_080f5_rd_2] <= (0:b4) /* CommiterInstance */ // meta cond can_commit_and__clear_pen
        } // POP_CONDITION
        log('commit: writeback rd={} value={}', array_080f5_rd_2, array_080fb_rd_1) // meta cond can_commit_and__not_
      } // POP_CONDITION
      array_080e9_rd_1 = array_080e9[head]
      array_080e9[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080ef_rd_1 = array_080ef[head]
      array_080ef[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08101_rd = array_08101[head]
      array_08101[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_0810d[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_08113[head] <= (0:b1) /* CommiterInstance */ // meta cond can_commit
      array_080f5[head] <= (0:b5) /* CommiterInstance */ // meta cond can_commit
      array_080fb_rd_2 = array_080fb[head]
      array_080fb[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08107_rd_1 = array_08107[head]
      array_08107[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_08119_rd_1 = array_08119[head]
      array_08119[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      array_0811f_rd_1 = array_0811f[head]
      array_0811f[head] <= (0:u32) /* CommiterInstance */ // meta cond can_commit
      head_add_1 = head + (1:u3)
      head_add_and_ = head_add_1 & (7:u3)
      next_head = bitcast head_add_and_ to u3
      array_080e0_rd_1 = array_080e0[(0:u1)]
      array_080e0[(0:u1)] <= next_head /* CommiterInstance */ // meta cond can_commit
    } // POP_CONDITION
  } expr=mem_we = can_commit & array_08113_rd
[verilog] module MemeoryAccess external port LSQ_downstream_re_2 from   // External: stall_1 = array_080e3_or__is_mem & re_1
  //  .usedby: stall_1_valid = stall_1.valid()
  //  .usedby: issue_stall = stall_1_valid ? stall_1 : (0:b1)
  // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
  //  .usedby: metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  //  .usedby: ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
  //  .usedby: ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
  //  .usedby: ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
  #[downstream]
  LSQ_downstream = module LSQ_downstream {
    stall_1_valid = stall_1.valid()
    issue_stall = stall_1_valid ? stall_1 : (0:b1)
    tick_reg_rd_2_valid_1 = tick_reg_rd_2.valid()
    metadata_1 = tick_reg_rd_2_valid_1 ? tick_reg_rd_2 : (0:b8)
    _ = metadata_1 == metadata_1
    array_0812b_rd_2 = array_0812b[(0:u1)]
    array_08152_rd_1 = array_08152[(0:u1)]
    array_08158_rd_1 = array_08158[(0:u1)]
    array_0813a_rd_1 = array_0813a[(0:u1)]
    log('LSQ downstream metadata={} busy={} qj_v={} qk_v={} rob_idx={}', metadata_1, array_0812b_rd_2, array_08152_rd_1, array_08158_rd_1, array_0813a_rd_1) // meta cond (1:b1)
    ROB_idx_slice = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_3 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14 = array_0812b_rd_3 == (1:b1)
    ROB_idx_and__array_0812b = ROB_idx_slice & array_0812b_eq_extra_14
    if ROB_idx_and__array_0812b { // PUSH_CONDITION
      array_0815e_rd_1 = array_0815e[(0:u1)]
      ROB_idx_slice_1 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast = bitcast ROB_idx_slice_1 to u4
      array_0815e_eq_ROB_idx = array_0815e_rd_1 == ROB_idx_cast
      array_08152_rd_2 = array_08152[(0:u1)]
      not__array_08152 = !array_08152_rd_2
      array_0815e_and__not_ = array_0815e_eq_ROB_idx & not__array_08152
      ROB_idx_and__array_0815e = ROB_idx_and__array_0812b & array_0815e_and__not_
      if array_0815e_and__not_ { // PUSH_CONDITION
        array_0816a_rd_1 = array_0816a[(0:u1)]
        ROB_idx_slice_2 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_1 = bitcast ROB_idx_slice_2 to u32
        array_0816a[(0:u1)] <= ROB_idx_cast_1 /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
        array_08152[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_0815e
      } // POP_CONDITION
      array_08164_rd_1 = array_08164[(0:u1)]
      ROB_idx_slice_3 = ROB_idx_cat_valid[(33:u6):(36:u6)]
      ROB_idx_cast_2 = bitcast ROB_idx_slice_3 to u4
      array_08164_eq_ROB_idx = array_08164_rd_1 == ROB_idx_cast_2
      array_08158_rd_2 = array_08158[(0:u1)]
      not__array_08158 = !array_08158_rd_2
      array_08164_and__not_ = array_08164_eq_ROB_idx & not__array_08158
      ROB_idx_and__array_08164 = ROB_idx_and__array_0812b & array_08164_and__not_
      if array_08164_and__not_ { // PUSH_CONDITION
        array_08170_rd_1 = array_08170[(0:u1)]
        ROB_idx_slice_4 = ROB_idx_cat_valid[(1:u1):(32:u6)]
        ROB_idx_cast_3 = bitcast ROB_idx_slice_4 to u32
        array_08170[(0:u1)] <= ROB_idx_cast_3 /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__array_08164
      } // POP_CONDITION
    } // POP_CONDITION
    ROB_idx_slice_5 = ROB_idx_cat_valid[(0:u1):(0:u1)]
    array_0812b_rd_4 = array_0812b[(0:u1)]
    array_0812b_eq_extra_14_1 = array_0812b_rd_4 == (1:b1)
    ROB_idx_and__array_0812b_1 = ROB_idx_slice_5 & array_0812b_eq_extra_14_1
    ROB_idx_slice_6 = ROB_idx_cat_valid[(33:u6):(36:u6)]
    ROB_idx_cast_4 = bitcast ROB_idx_slice_6 to u4
    array_0813a_rd_2 = array_0813a[(0:u1)]
    ROB_idx_eq_array_0813a = ROB_idx_cast_4 == array_0813a_rd_2
    ROB_idx_and__ROB_idx = ROB_idx_and__array_0812b_1 & ROB_idx_eq_array_0813a
    if ROB_idx_and__ROB_idx { // PUSH_CONDITION
      array_0812b_rd_5 = array_0812b[(0:u1)]
      array_0812b[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08152_rd_3 = array_08152[(0:u1)]
      array_08152[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08158_rd_3 = array_08158[(0:u1)]
      array_08158[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
      array_08182_rd = array_08182[(0:u1)]
      array_08182[(0:u1)] <= (0:b1) /* LSQ_downstream */ // meta cond ROB_idx_and__ROB_idx
    } // POP_CONDITION
    array_0812b_rd_6 = array_0812b[(0:u1)]
    array_0812e_rd_1 = array_0812e[(0:u1)]
    array_08134_rd_1 = array_08134[(0:u1)]
    array_08152_rd_4 = array_08152[(0:u1)]
    array_08158_rd_4 = array_08158[(0:u1)]
    array_08113_rd_4 = array_08113[(0:u3)]
    not__array_08113_1 = !array_08113_rd_4
    extra_14_and__not_ = (1:b1) & not__array_08113_1
    array_08113_rd_5 = array_08113[(1:u3)]
    not__array_08113_2 = !array_08113_rd_5
    extra_14_and__not__1 = extra_14_and__not_ & not__array_08113_2
    array_08113_rd_6 = array_08113[(2:u3)]
    not__array_08113_3 = !array_08113_rd_6
    extra_14_and__not__2 = extra_14_and__not__1 & not__array_08113_3
    array_08113_rd_7 = array_08113[(3:u3)]
    not__array_08113_4 = !array_08113_rd_7
    extra_14_and__not__3 = extra_14_and__not__2 & not__array_08113_4
    array_08113_rd_8 = array_08113[(4:u3)]
    not__array_08113_5 = !array_08113_rd_8
    extra_14_and__not__4 = extra_14_and__not__3 & not__array_08113_5
    array_08113_rd_9 = array_08113[(5:u3)]
    not__array_08113_6 = !array_08113_rd_9
    extra_14_and__not__5 = extra_14_and__not__4 & not__array_08113_6
    array_08113_rd_10 = array_08113[(6:u3)]
    not__array_08113_7 = !array_08113_rd_10
    extra_14_and__not__6 = extra_14_and__not__5 & not__array_08113_7
    array_08113_rd_11 = array_08113[(7:u3)]
    not__array_08113_8 = !array_08113_rd_11
    extra_14_and__not__7 = extra_14_and__not__6 & not__array_08113_8
    log('LSQ debug: busy={} is_load={} is_store={} qj_v={} qk_v={} has_no_store={}', array_0812b_rd_6, array_0812e_rd_1, array_08134_rd_1, array_08152_rd_4, array_08158_rd_4, extra_14_and__not__7) // meta cond (1:b1)
    array_0812b_rd_7 = array_0812b[(0:u1)]
    array_08152_rd_5 = array_08152[(0:u1)]
    array_08158_rd_5 = array_08158[(0:u1)]
    array_08152_and__array_08 = array_08152_rd_5 & array_08158_rd_5
    not__array_08152_1 = !array_08152_and__array_08
    array_0812b_and__not_ = array_0812b_rd_7 & not__array_08152_1
    if array_0812b_and__not_ { // PUSH_CONDITION
      array_0813a_rd_3 = array_0813a[(0:u1)]
      array_08152_rd_6 = array_08152[(0:u1)]
      array_08158_rd_6 = array_08158[(0:u1)]
      array_0815e_rd_2 = array_0815e[(0:u1)]
      array_08164_rd_2 = array_08164[(0:u1)]
      log('LSQ waiting rob_idx={} qj_valid={} qk_valid={} qj={} qk={}', array_0813a_rd_3, array_08152_rd_6, array_08158_rd_6, array_0815e_rd_2, array_08164_rd_2) // meta cond array_0812b_and__not_
      not__array_08158_1 = !array_08158_rd_6
      array_080e9_rd_4 = array_080e9[array_08164_rd_2]
      array_080e9_eq_is_J = array_080e9_rd_4 == (0:b1)
      not__and__array_080e9 = not__array_08158_1 & array_080e9_eq_is_J
      array_0812b_and__not__1 = array_0812b_and__not_ & not__and__array_080e9
      if not__and__array_080e9 { // PUSH_CONDITION
        array_08170_rd_2 = array_08170[(0:u1)]
        array_08176_rd_1 = array_08176[(0:u1)]
        regs_rd_3 = regs[array_08176_rd_1]
        array_08170[(0:u1)] <= regs_rd_3 /* LSQ_downstream */ // meta cond array_0812b_and__not__1
        array_08158[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__not__1
      } // POP_CONDITION
    } // POP_CONDITION
    array_0812b_rd_8 = array_0812b[(0:u1)]
    array_08152_rd_7 = array_08152[(0:u1)]
    array_08158_rd_7 = array_08158[(0:u1)]
    array_08152_and__array_08_1 = array_08152_rd_7 & array_08158_rd_7
    array_0812b_and__array_08 = array_0812b_rd_8 & array_08152_and__array_08_1
    array_08182_rd_1 = array_08182[(0:u1)]
    not__array_08182 = !array_08182_rd_1
    array_0812b_and__not__2 = array_0812b_and__array_08 & not__array_08182
    array_0812e_rd_2 = array_0812e[(0:u1)]
    array_0812b_and__array_08_1 = array_0812b_and__not__2 & array_0812e_rd_2
    array_08113_rd_12 = array_08113[(0:u3)]
    not__array_08113_9 = !array_08113_rd_12
    extra_14_and__not__8 = (1:b1) & not__array_08113_9
    array_08113_rd_13 = array_08113[(1:u3)]
    not__array_08113_10 = !array_08113_rd_13
    extra_14_and__not__9 = extra_14_and__not__8 & not__array_08113_10
    array_08113_rd_14 = array_08113[(2:u3)]
    not__array_08113_11 = !array_08113_rd_14
    extra_14_and__not__10 = extra_14_and__not__9 & not__array_08113_11
    array_08113_rd_15 = array_08113[(3:u3)]
    not__array_08113_12 = !array_08113_rd_15
    extra_14_and__not__11 = extra_14_and__not__10 & not__array_08113_12
    array_08113_rd_16 = array_08113[(4:u3)]
    not__array_08113_13 = !array_08113_rd_16
    extra_14_and__not__12 = extra_14_and__not__11 & not__array_08113_13
    array_08113_rd_17 = array_08113[(5:u3)]
    not__array_08113_14 = !array_08113_rd_17
    extra_14_and__not__13 = extra_14_and__not__12 & not__array_08113_14
    array_08113_rd_18 = array_08113[(6:u3)]
    not__array_08113_15 = !array_08113_rd_18
    extra_14_and__not__14 = extra_14_and__not__13 & not__array_08113_15
    array_08113_rd_19 = array_08113[(7:u3)]
    not__array_08113_16 = !array_08113_rd_19
    extra_14_and__not__15 = extra_14_and__not__14 & not__array_08113_16
    re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
    array_0812b_rd_9 = array_0812b[(0:u1)]
    array_08152_rd_8 = array_08152[(0:u1)]
    array_08158_rd_8 = array_08158[(0:u1)]
    array_08152_and__array_08_2 = array_08152_rd_8 & array_08158_rd_8
    array_0812b_and__array_08_2 = array_0812b_rd_9 & array_08152_and__array_08_2
    array_08182_rd_2 = array_08182[(0:u1)]
    not__array_08182_1 = !array_08182_rd_2
    array_0812b_and__not__3 = array_0812b_and__array_08_2 & not__array_08182_1
    if array_0812b_and__not__3 { // PUSH_CONDITION
      array_08134_rd_2 = array_08134[(0:u1)]
      array_0812b_and__array_08_3 = array_0812b_and__not__3 & array_08134_rd_2
      if array_08134_rd_2 { // PUSH_CONDITION
        array_0813a_rd_4 = array_0813a[(0:u1)]
        array_0816a_rd_2 = array_0816a[(0:u1)]
        array_0817c_rd_1 = array_0817c[(0:u1)]
        array_0816a_add_array_081 = array_0816a_rd_2 + array_0817c_rd_1
        array_08170_rd_3 = array_08170[(0:u1)]
        log('LSQ fire store: rob_idx={} addr=0x{:08x} data=0x{:08x}', array_0813a_rd_4, array_0816a_add_array_081, array_08170_rd_3) // meta cond array_0812b_and__array_08_3
        array_0816a_add_array_081_1 = array_0816a_rd_2 + array_0817c_rd_1
        cat_array_0813a = { (1:b2) array_0813a_rd_4 }
        cat_array_cat_array_0816a = { cat_array_0813a array_0816a_add_array_081_1 }
        cat_array_cat_array_08170 = { cat_array_cat_array_0816a array_08170_rd_3 }
        LSUInstance.lsu_signal.push(cat_array_cat_array_08170) // handle = lsu_signal_push // meta cond array_0812b_and__array_08_3
        bind_4 = LSUInstance.bind([lsu_signal_push /* LSUInstance.lsu_signal=cat_array_cat_array_08170 */])
        async_call bind_4 // meta cond array_0812b_and__array_08_3
        array_08182_rd_3 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_3
      } // POP_CONDITION
      array_0812e_rd_3 = array_0812e[(0:u1)]
      array_08113_rd_20 = array_08113[(0:u3)]
      not__array_08113_17 = !array_08113_rd_20
      extra_14_and__not__16 = (1:b1) & not__array_08113_17
      array_08113_rd_21 = array_08113[(1:u3)]
      not__array_08113_18 = !array_08113_rd_21
      extra_14_and__not__17 = extra_14_and__not__16 & not__array_08113_18
      array_08113_rd_22 = array_08113[(2:u3)]
      not__array_08113_19 = !array_08113_rd_22
      extra_14_and__not__18 = extra_14_and__not__17 & not__array_08113_19
      array_08113_rd_23 = array_08113[(3:u3)]
      not__array_08113_20 = !array_08113_rd_23
      extra_14_and__not__19 = extra_14_and__not__18 & not__array_08113_20
      array_08113_rd_24 = array_08113[(4:u3)]
      not__array_08113_21 = !array_08113_rd_24
      extra_14_and__not__20 = extra_14_and__not__19 & not__array_08113_21
      array_08113_rd_25 = array_08113[(5:u3)]
      not__array_08113_22 = !array_08113_rd_25
      extra_14_and__not__21 = extra_14_and__not__20 & not__array_08113_22
      array_08113_rd_26 = array_08113[(6:u3)]
      not__array_08113_23 = !array_08113_rd_26
      extra_14_and__not__22 = extra_14_and__not__21 & not__array_08113_23
      array_08113_rd_27 = array_08113[(7:u3)]
      not__array_08113_24 = !array_08113_rd_27
      extra_14_and__not__23 = extra_14_and__not__22 & not__array_08113_24
      array_0812e_and__extra_14 = array_0812e_rd_3 & extra_14_and__not__23
      array_0812b_and__array_08_4 = array_0812b_and__not__3 & array_0812e_and__extra_14
      if array_0812e_and__extra_14 { // PUSH_CONDITION
        array_0813a_rd_5 = array_0813a[(0:u1)]
        array_0816a_rd_3 = array_0816a[(0:u1)]
        array_0817c_rd_2 = array_0817c[(0:u1)]
        array_0816a_add_array_081_2 = array_0816a_rd_3 + array_0817c_rd_2
        log('LSQ fire load: rob_idx={} addr=0x{:08x}', array_0813a_rd_5, array_0816a_add_array_081_2) // meta cond array_0812b_and__array_08_4
        array_0816a_add_array_081_3 = array_0816a_rd_3 + array_0817c_rd_2
        cat_array_0813a_1 = { (2:b2) array_0813a_rd_5 }
        cat_array_cat_array_0816a_1 = { cat_array_0813a_1 array_0816a_add_array_081_3 }
        cat_array_cat_imm_zero = { cat_array_cat_array_0816a_1 (0:b32) }
        LSUInstance.lsu_signal.push(cat_array_cat_imm_zero) // handle = lsu_signal_push_1 // meta cond array_0812b_and__array_08_4
        bind_5 = LSUInstance.bind([lsu_signal_push_1 /* LSUInstance.lsu_signal=cat_array_cat_imm_zero */])
        async_call bind_5 // meta cond array_0812b_and__array_08_4
        array_08182_rd_4 = array_08182[(0:u1)]
        array_08182[(0:u1)] <= (1:b1) /* LSQ_downstream */ // meta cond array_0812b_and__array_08_4
      } // POP_CONDITION
    } // POP_CONDITION
    array_0816a_rd_4 = array_0816a[(0:u1)]
    array_0817c_rd_3 = array_0817c[(0:u1)]
    array_0816a_add_array_081_4 = array_0816a_rd_4 + array_0817c_rd_3
  }
 expr=re_2 = array_0812b_and__array_08_1 & extra_14_and__not__15
[verilog] module CDB_Arbitrator external port Driver_tick_reg_rd_2 from   
  Driver = module Driver {
    is_init_rd = is_init[(0:u1)]
    is_init_eq = is_init_rd == (1:u1)
    if is_init_eq { // PUSH_CONDITION
      is_init_rd_1 = is_init[(0:u1)]
      is_init[(0:u1)] <= (0:u1) /* Driver */ // meta cond is_init_eq
      bind = FetcherInstance.bind([])
      async_call bind // meta cond is_init_eq
      bind_1 = CommiterInstance.bind([])
      async_call bind_1 // meta cond is_init_eq
      log('CPU Simulation Started') // meta cond is_init_eq
    } // POP_CONDITION
    is_init_rd_2 = is_init[(0:u1)]
    is_init_eq_1 = is_init_rd_2 == (0:u1)
    if is_init_eq_1 { // PUSH_CONDITION
      bind_2 = FetcherInstance.bind([])
      async_call bind_2 // meta cond is_init_eq_1
    } // POP_CONDITION
    bind_3 = CommiterInstance.bind([])
    async_call bind_3 // meta cond (1:b1)
    tick_reg_rd = tick_reg[(0:u1)]
    tick_reg_rd_1 = tick_reg[(0:u1)]
    tick_reg_add = tick_reg_rd_1 + (1:b8)
    tick_reg[(0:u1)] <= tick_reg_add /* Driver */ // meta cond (1:b1)
    tick_reg_rd_2 = tick_reg[(0:u1)]
  } expr=tick_reg_rd_2 = tick_reg[(0:u1)]
[verilog] module CDB_Arbitrator external port LSUInstance_LSU_signal_cat_LSU_signal_4 from   #[timing: 2] 
  LSUInstance = module LSUInstance {
    lsu_signal: Port<record { rs2_value: u32, address: u32, ROB_idx: u4, is_store: b1, is_load: b1 }>
  } {
    lsu_signal_valid = LSUInstance.lsu_signal.valid()
    side effect intrinsic.wait_until({'lsu_signal_valid'})
    LSU_signal = LSUInstance.lsu_signal.pop() // meta cond (1:b1)
    LSU_signal_slice = LSU_signal[(69:u7):(69:u7)]
    LSU_signal_slice_1 = LSU_signal[(68:u7):(68:u7)]
    LSU_signal_slice_2 = LSU_signal[(32:u6):(63:u6)]
    LSU_signal_cast = bitcast LSU_signal_slice_2 to u32
    LSU_signal_slice_3 = LSU_signal[(0:u1):(31:u5)]
    LSU_signal_cast_1 = bitcast LSU_signal_slice_3 to u32
    LSU_signal_slice_4 = LSU_signal[(64:u7):(67:u7)]
    LSU_signal_cast_2 = bitcast LSU_signal_slice_4 to u4
    log('LSU: req is_load={} is_store={} addr=0x{:08x} rs2=0x{:08x} rob_idx={}', LSU_signal_slice, LSU_signal_slice_1, LSU_signal_cast, LSU_signal_cast_1, LSU_signal_cast_2) // meta cond (1:b1)
    LSU_signal_slice_5 = LSU_signal[(64:u7):(67:u7)]
    LSU_signal_cast_3 = bitcast LSU_signal_slice_5 to u4
    LSU_signal_slice_6 = LSU_signal[(69:u7):(69:u7)]
    SRAM_1_rdata_rd = SRAM_1_rdata[(0:u1)]
    SRAM_1_cast = bitcast SRAM_1_rdata_rd to u32
    LSU_signal_mux = LSU_signal_slice_6 ? SRAM_1_cast : (0:u32)
    LSU_signal_slice_7 = LSU_signal[(69:u7):(69:u7)]
    LSU_signal_slice_8 = LSU_signal[(68:u7):(68:u7)]
    LSU_signal_slice_9 = LSU_signal[(32:u6):(63:u6)]
    LSU_signal_cast_4 = bitcast LSU_signal_slice_9 to u32
    LSU_signal_slice_10 = LSU_signal[(0:u1):(31:u5)]
    LSU_signal_cast_5 = bitcast LSU_signal_slice_10 to u32
    LSU_signal_cat_LSU_signal = { LSU_signal_cast_3 LSU_signal_mux }
    LSU_signal_cat = { LSU_signal_cat_LSU_signal (1:b1) }
    LSU_signal_cat_LSU_signal_1 = { LSU_signal_cat LSU_signal_slice_7 }
    LSU_signal_cat_LSU_signal_2 = { LSU_signal_cat_LSU_signal_1 LSU_signal_slice_8 }
    LSU_signal_cat_LSU_signal_3 = { LSU_signal_cat_LSU_signal_2 LSU_signal_cast_4 }
    LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  } expr=LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
[verilog] module CDB_Arbitrator external port ALUInstance_signal_slice_cat_next_pc from   #[timing: 2] 
  ALUInstance = module ALUInstance {
    alu_signals: Port<record { ROB_idx: u4, imm_val: u32, pc_addr: u32, is_jalr: b1, is_jal: b1, is_B: b1, alu_type: b15, op2_val: u32, op1_val: u32 }>
  } {
    alu_signals_valid = ALUInstance.alu_signals.valid()
    side effect intrinsic.wait_until({'alu_signals_valid'})
    signal = ALUInstance.alu_signals.pop() // meta cond (1:b1)
    signal_slice = signal[(118:u7):(149:u8)]
    op1 = bitcast signal_slice to u32
    signal_slice_1 = signal[(86:u7):(117:u7)]
    op2 = bitcast signal_slice_1 to u32
    alu_type = signal[(71:u7):(85:u7)]
    shamt = op2[(0:u1):(4:u3)]
    op1_s = bitcast op1 to i32
    op2_s = bitcast op2 to i32
    op1_add_op2 = op1 + op2
    op1_add_cast = bitcast op1_add_op2 to u32
    op1_sub_op2 = op1 - op2
    op1_sub_cast = bitcast op1_sub_op2 to u32
    op1_and__op2 = op1 & op2
    op1_and_cast = bitcast op1_and__op2 to u32
    op1_or__op2 = op1 | op2
    op1_or_cast = bitcast op1_or__op2 to u32
    op1_xor__op2 = op1 ^ op2
    op1_xor_cast = bitcast op1_xor__op2 to u32
    op1_shl_shamt = op1 << shamt
    op1_shl_cast = bitcast op1_shl_shamt to u32
    op1_shr_shamt = op1 >> shamt
    op1_shr_cast = bitcast op1_shr_shamt to u32
    op1_s_shr_shamt = op1_s >> shamt
    op1_s_cast = bitcast op1_s_shr_shamt to u32
    op1_eq_op2 = op1 == op2
    op1_eq_cast = zext op1_eq_op2 to u32
    op1_s_lt_op2_s = op1_s < op2_s
    op1_s_cast_1 = zext op1_s_lt_op2_s to u32
    op1_lt_op2 = op1 < op2
    op1_lt_cast = zext op1_lt_op2 to u32
    op1_s_ge_op2_s = op1_s >= op2_s
    op1_s_cast_2 = zext op1_s_ge_op2_s to u32
    op1_ge_op2 = op1 >= op2
    op1_ge_cast = zext op1_ge_op2 to u32
    op1_neq_op2 = op1 != op2
    op1_neq_cast = zext op1_neq_op2 to u32
    alu_type_eq = alu_type == (1:b15)
    alu_res_basic_1 = alu_type_eq ? op1_add_cast : (0:u32)
    alu_type_eq_1 = alu_type == (2:b15)
    alu_res_basic_2 = alu_type_eq_1 ? op1_sub_cast : alu_res_basic_1
    alu_type_eq_2 = alu_type == (4:b15)
    alu_res_basic_3 = alu_type_eq_2 ? op1_xor_cast : alu_res_basic_2
    alu_type_eq_3 = alu_type == (8:b15)
    alu_res_basic_4 = alu_type_eq_3 ? op1_or_cast : alu_res_basic_3
    alu_type_eq_4 = alu_type == (16:b15)
    alu_res_basic_5 = alu_type_eq_4 ? op1_and_cast : alu_res_basic_4
    alu_type_eq_5 = alu_type == (32:b15)
    alu_res_basic_6 = alu_type_eq_5 ? op1_shl_cast : alu_res_basic_5
    alu_type_eq_6 = alu_type == (64:b15)
    alu_res_basic_7 = alu_type_eq_6 ? op1_shr_cast : alu_res_basic_6
    alu_type_eq_7 = alu_type == (128:b15)
    alu_res_basic_8 = alu_type_eq_7 ? op1_s_cast : alu_res_basic_7
    alu_type_eq_8 = alu_type == (256:b15)
    alu_res_basic_9 = alu_type_eq_8 ? op1_eq_cast : alu_res_basic_8
    alu_type_eq_9 = alu_type == (512:b15)
    alu_res_basic_10 = alu_type_eq_9 ? op1_s_cast_1 : alu_res_basic_9
    alu_type_eq_10 = alu_type == (1024:b15)
    alu_res_basic_11 = alu_type_eq_10 ? op1_lt_cast : alu_res_basic_10
    alu_type_eq_11 = alu_type == (2048:b15)
    alu_res_basic_12 = alu_type_eq_11 ? op1_s_cast_2 : alu_res_basic_11
    alu_type_eq_12 = alu_type == (4096:b15)
    alu_res_basic_13 = alu_type_eq_12 ? op1_ge_cast : alu_res_basic_12
    alu_type_eq_13 = alu_type == (8192:b15)
    alu_res_basic_14 = alu_type_eq_13 ? op1_neq_cast : alu_res_basic_13
    alu_type_eq_14 = alu_type == (16384:b15)
    alu_res_basic_15 = alu_type_eq_14 ? (0:u32) : alu_res_basic_14
    signal_slice_3 = signal[(69:u7):(69:u7)]
    signal_slice_4 = signal[(68:u7):(68:u7)]
    signal_slice_or__signal_s = signal_slice_3 | signal_slice_4
    signal_slice_5 = signal[(36:u6):(67:u7)]
    signal_slice_cast_2 = bitcast signal_slice_5 to u32
    signal_slice_add = signal_slice_cast_2 + (4:u32)
    alu_res = signal_slice_or__signal_s ? signal_slice_add : alu_res_basic_15
    signal_slice_6 = signal[(70:u7):(70:u7)]
    signal_slice_7 = signal[(69:u7):(69:u7)]
    signal_slice_or__signal_s_1 = signal_slice_6 | signal_slice_7
    signal_slice_8 = signal[(68:u7):(68:u7)]
    is_branch = signal_slice_or__signal_s_1 | signal_slice_8
    branch_taken = alu_res_basic_15 != (0:u32)
    signal_slice_9 = signal[(36:u6):(67:u7)]
    signal_slice_cast_3 = bitcast signal_slice_9 to u32
    signal_slice_10 = signal[(4:u3):(35:u6)]
    signal_slice_cast_4 = bitcast signal_slice_10 to u32
    signal_slice_add_signal_s = signal_slice_cast_3 + signal_slice_cast_4
    signal_slice_11 = signal[(36:u6):(67:u7)]
    signal_slice_cast_5 = bitcast signal_slice_11 to u32
    signal_slice_add_1 = signal_slice_cast_5 + (4:u32)
    branch_pc = branch_taken ? signal_slice_add_signal_s : signal_slice_add_1
    signal_slice_12 = signal[(69:u7):(69:u7)]
    signal_slice_13 = signal[(36:u6):(67:u7)]
    signal_slice_cast_6 = bitcast signal_slice_13 to u32
    signal_slice_14 = signal[(4:u3):(35:u6)]
    signal_slice_cast_7 = bitcast signal_slice_14 to u32
    signal_slice_add_signal_s_1 = signal_slice_cast_6 + signal_slice_cast_7
    signal_slice_15 = signal[(68:u7):(68:u7)]
    signal_slice_16 = signal[(70:u7):(70:u7)]
    signal_slice_mux_1 = signal_slice_16 ? branch_pc : alu_res_basic_15
    signal_slice_mux_2 = signal_slice_15 ? alu_res_basic_15 : signal_slice_mux_1
    next_pc = signal_slice_12 ? signal_slice_add_signal_s_1 : signal_slice_mux_2
    log('alu_res_basic = {:08x}, alu_res = {:08x}, next_pc = {:08x}, is_branch = {}', alu_res_basic_15, alu_res, next_pc, is_branch) // meta cond (1:b1)
    signal_slice_17 = signal[(0:u1):(3:u2)]
    signal_slice_cast_8 = bitcast signal_slice_17 to u4
    signal_slice_cat_alu_res = { signal_slice_cast_8 alu_res }
    signal_slice_cat = { signal_slice_cat_alu_res (1:b1) }
    signal_slice_cat_is_branc = { signal_slice_cat is_branch }
    signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  } expr=signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
[verilog] module FetcherImpl external port IsserImpl_stall_1 from   // External: re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  //  .usedby: re_valid = re.valid()
  //  .usedby: re_1 = re_valid ? re : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid = pc_addr_2.valid()
  //  .usedby: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  // External: instr = SRAM_rdata[(0:u1)]
  //  .usedby: instr_valid = instr.valid()
  //  .usedby: instr_1 = instr_valid ? instr : (0:b32)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
  //  .usedby: cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
  #[downstream]
  IsserImpl = module IsserImpl {
    re_valid = re.valid()
    re_1 = re_valid ? re : (0:b1)
    pc_addr_2_valid = pc_addr_2.valid()
    stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
    instr_valid = instr.valid()
    instr_1 = instr_valid ? instr : (0:b32)
    ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
    cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
    opcode = instr_1[(0:u1):(6:u3)]
    funct3 = instr_1[(12:u4):(14:u4)]
    funct7 = instr_1[(25:u5):(31:u5)]
    rd = instr_1[(7:u3):(11:u4)]
    rs1 = instr_1[(15:u4):(19:u5)]
    rs2 = instr_1[(20:u5):(24:u5)]
    opcode_eq = opcode == (51:b7)
    funct3_eq = funct3 == (0:b3)
    opcode_eq_and__funct3_eq = opcode_eq & funct3_eq
    funct7_eq = funct7 == (0:b7)
    eq = opcode_eq_and__funct3_eq & funct7_eq
    is_R_1 = (0:b1) | eq
    alu_type_2 = eq ? (1:b15) : (16384:b15)
    if eq { // PUSH_CONDITION
      log('Decoded R-type instruction: add') // meta cond eq
    } // POP_CONDITION
    opcode_eq_1 = opcode == (51:b7)
    funct3_eq_1 = funct3 == (0:b3)
    opcode_eq_and__funct3_eq_1 = opcode_eq_1 & funct3_eq_1
    funct7_eq_1 = funct7 == (32:b7)
    eq_1 = opcode_eq_and__funct3_eq_1 & funct7_eq_1
    is_R_2 = is_R_1 | eq_1
    alu_type_3 = eq_1 ? (2:b15) : alu_type_2
    if eq_1 { // PUSH_CONDITION
      log('Decoded R-type instruction: sub') // meta cond eq_1
    } // POP_CONDITION
    opcode_eq_2 = opcode == (51:b7)
    funct3_eq_2 = funct3 == (7:b3)
    opcode_eq_and__funct3_eq_2 = opcode_eq_2 & funct3_eq_2
    funct7_eq_2 = funct7 == (0:b7)
    eq_2 = opcode_eq_and__funct3_eq_2 & funct7_eq_2
    is_R_3 = is_R_2 | eq_2
    alu_type_4 = eq_2 ? (16:b15) : alu_type_3
    if eq_2 { // PUSH_CONDITION
      log('Decoded R-type instruction: and') // meta cond eq_2
    } // POP_CONDITION
    opcode_eq_3 = opcode == (51:b7)
    funct3_eq_3 = funct3 == (6:b3)
    opcode_eq_and__funct3_eq_3 = opcode_eq_3 & funct3_eq_3
    funct7_eq_3 = funct7 == (0:b7)
    eq_3 = opcode_eq_and__funct3_eq_3 & funct7_eq_3
    is_R_4 = is_R_3 | eq_3
    alu_type_5 = eq_3 ? (8:b15) : alu_type_4
    if eq_3 { // PUSH_CONDITION
      log('Decoded R-type instruction: or') // meta cond eq_3
    } // POP_CONDITION
    opcode_eq_4 = opcode == (51:b7)
    funct3_eq_4 = funct3 == (4:b3)
    opcode_eq_and__funct3_eq_4 = opcode_eq_4 & funct3_eq_4
    funct7_eq_4 = funct7 == (0:b7)
    eq_4 = opcode_eq_and__funct3_eq_4 & funct7_eq_4
    is_R_5 = is_R_4 | eq_4
    alu_type_6 = eq_4 ? (4:b15) : alu_type_5
    if eq_4 { // PUSH_CONDITION
      log('Decoded R-type instruction: xor') // meta cond eq_4
    } // POP_CONDITION
    opcode_eq_5 = opcode == (51:b7)
    funct3_eq_5 = funct3 == (1:b3)
    opcode_eq_and__funct3_eq_5 = opcode_eq_5 & funct3_eq_5
    funct7_eq_5 = funct7 == (0:b7)
    eq_5 = opcode_eq_and__funct3_eq_5 & funct7_eq_5
    is_R_6 = is_R_5 | eq_5
    alu_type_7 = eq_5 ? (32:b15) : alu_type_6
    if eq_5 { // PUSH_CONDITION
      log('Decoded R-type instruction: sll') // meta cond eq_5
    } // POP_CONDITION
    opcode_eq_6 = opcode == (51:b7)
    funct3_eq_6 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_6 = opcode_eq_6 & funct3_eq_6
    funct7_eq_6 = funct7 == (0:b7)
    eq_6 = opcode_eq_and__funct3_eq_6 & funct7_eq_6
    is_R_7 = is_R_6 | eq_6
    alu_type_8 = eq_6 ? (64:b15) : alu_type_7
    if eq_6 { // PUSH_CONDITION
      log('Decoded R-type instruction: srl') // meta cond eq_6
    } // POP_CONDITION
    opcode_eq_7 = opcode == (51:b7)
    funct3_eq_7 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_7 = opcode_eq_7 & funct3_eq_7
    funct7_eq_7 = funct7 == (32:b7)
    eq_7 = opcode_eq_and__funct3_eq_7 & funct7_eq_7
    is_R_8 = is_R_7 | eq_7
    alu_type_9 = eq_7 ? (128:b15) : alu_type_8
    if eq_7 { // PUSH_CONDITION
      log('Decoded R-type instruction: sra') // meta cond eq_7
    } // POP_CONDITION
    opcode_eq_8 = opcode == (51:b7)
    funct3_eq_8 = funct3 == (2:b3)
    opcode_eq_and__funct3_eq_8 = opcode_eq_8 & funct3_eq_8
    funct7_eq_8 = funct7 == (0:b7)
    eq_8 = opcode_eq_and__funct3_eq_8 & funct7_eq_8
    is_R_9 = is_R_8 | eq_8
    alu_type_10 = eq_8 ? (512:b15) : alu_type_9
    if eq_8 { // PUSH_CONDITION
      log('Decoded R-type instruction: slt') // meta cond eq_8
    } // POP_CONDITION
    opcode_eq_9 = opcode == (51:b7)
    funct3_eq_9 = funct3 == (3:b3)
    opcode_eq_and__funct3_eq_9 = opcode_eq_9 & funct3_eq_9
    funct7_eq_9 = funct7 == (0:b7)
    eq_9 = opcode_eq_and__funct3_eq_9 & funct7_eq_9
    is_R_10 = is_R_9 | eq_9
    alu_type_11 = eq_9 ? (1024:b15) : alu_type_10
    if eq_9 { // PUSH_CONDITION
      log('Decoded R-type instruction: sltu') // meta cond eq_9
    } // POP_CONDITION
    imm = instr_1[(20:u5):(31:u5)]
    rs1_1 = instr_1[(15:u4):(19:u5)]
    rd_1 = instr_1[(7:u3):(11:u4)]
    opcode_1 = instr_1[(0:u1):(6:u3)]
    funct3_1 = instr_1[(12:u4):(14:u4)]
    opcode_1_eq = opcode_1 == (103:b7)
    funct3_1_eq = funct3_1 == (0:b3)
    opcode_1_and__funct3_1 = opcode_1_eq & funct3_1_eq
    is_jalr = opcode_1_and__funct3_1 & (1:b1)
    is_I_1 = (0:b1) | is_jalr
    alu_type_13 = is_jalr ? (1:b15) : (16384:b15)
    if is_jalr { // PUSH_CONDITION
      log('Decoded I-type instruction: jalr') // meta cond is_jalr
    } // POP_CONDITION
    opcode_1_eq_1 = opcode_1 == (3:b7)
    funct3_1_eq_1 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_1 = opcode_1_eq_1 & funct3_1_eq_1
    eq_11 = opcode_1_and__funct3_1_1 & (1:b1)
    is_I_2 = is_I_1 | eq_11
    alu_type_14 = eq_11 ? (1:b15) : alu_type_13
    if eq_11 { // PUSH_CONDITION
      log('Decoded I-type instruction: lb') // meta cond eq_11
    } // POP_CONDITION
    opcode_1_eq_2 = opcode_1 == (3:b7)
    funct3_1_eq_2 = funct3_1 == (1:b3)
    opcode_1_and__funct3_1_2 = opcode_1_eq_2 & funct3_1_eq_2
    eq_12 = opcode_1_and__funct3_1_2 & (1:b1)
    is_I_3 = is_I_2 | eq_12
    alu_type_15 = eq_12 ? (1:b15) : alu_type_14
    if eq_12 { // PUSH_CONDITION
      log('Decoded I-type instruction: lh') // meta cond eq_12
    } // POP_CONDITION
    opcode_1_eq_3 = opcode_1 == (3:b7)
    funct3_1_eq_3 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_3 = opcode_1_eq_3 & funct3_1_eq_3
    eq_13 = opcode_1_and__funct3_1_3 & (1:b1)
    is_I_4 = is_I_3 | eq_13
    alu_type_16 = eq_13 ? (1:b15) : alu_type_15
    if eq_13 { // PUSH_CONDITION
      log('Decoded I-type instruction: lw') // meta cond eq_13
    } // POP_CONDITION
    opcode_1_eq_4 = opcode_1 == (3:b7)
    funct3_1_eq_4 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_4 = opcode_1_eq_4 & funct3_1_eq_4
    eq_14 = opcode_1_and__funct3_1_4 & (1:b1)
    is_I_5 = is_I_4 | eq_14
    alu_type_17 = eq_14 ? (1:b15) : alu_type_16
    if eq_14 { // PUSH_CONDITION
      log('Decoded I-type instruction: lbu') // meta cond eq_14
    } // POP_CONDITION
    opcode_1_eq_5 = opcode_1 == (3:b7)
    funct3_1_eq_5 = funct3_1 == (5:b3)
    opcode_1_and__funct3_1_5 = opcode_1_eq_5 & funct3_1_eq_5
    eq_15 = opcode_1_and__funct3_1_5 & (1:b1)
    is_I_6 = is_I_5 | eq_15
    alu_type_18 = eq_15 ? (1:b15) : alu_type_17
    if eq_15 { // PUSH_CONDITION
      log('Decoded I-type instruction: lhu') // meta cond eq_15
    } // POP_CONDITION
    opcode_1_eq_6 = opcode_1 == (19:b7)
    funct3_1_eq_6 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_6 = opcode_1_eq_6 & funct3_1_eq_6
    eq_16 = opcode_1_and__funct3_1_6 & (1:b1)
    is_I_7 = is_I_6 | eq_16
    alu_type_19 = eq_16 ? (1:b15) : alu_type_18
    if eq_16 { // PUSH_CONDITION
      log('Decoded I-type instruction: addi') // meta cond eq_16
    } // POP_CONDITION
    opcode_1_eq_7 = opcode_1 == (19:b7)
    funct3_1_eq_7 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_7 = opcode_1_eq_7 & funct3_1_eq_7
    eq_17 = opcode_1_and__funct3_1_7 & (1:b1)
    is_I_8 = is_I_7 | eq_17
    alu_type_20 = eq_17 ? (512:b15) : alu_type_19
    if eq_17 { // PUSH_CONDITION
      log('Decoded I-type instruction: slti') // meta cond eq_17
    } // POP_CONDITION
    opcode_1_eq_8 = opcode_1 == (19:b7)
    funct3_1_eq_8 = funct3_1 == (3:b3)
    opcode_1_and__funct3_1_8 = opcode_1_eq_8 & funct3_1_eq_8
    eq_18 = opcode_1_and__funct3_1_8 & (1:b1)
    is_I_9 = is_I_8 | eq_18
    alu_type_21 = eq_18 ? (1024:b15) : alu_type_20
    if eq_18 { // PUSH_CONDITION
      log('Decoded I-type instruction: sltiu') // meta cond eq_18
    } // POP_CONDITION
    opcode_1_eq_9 = opcode_1 == (19:b7)
    funct3_1_eq_9 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_9 = opcode_1_eq_9 & funct3_1_eq_9
    eq_19 = opcode_1_and__funct3_1_9 & (1:b1)
    is_I_10 = is_I_9 | eq_19
    alu_type_22 = eq_19 ? (4:b15) : alu_type_21
    if eq_19 { // PUSH_CONDITION
      log('Decoded I-type instruction: xori') // meta cond eq_19
    } // POP_CONDITION
    opcode_1_eq_10 = opcode_1 == (19:b7)
    funct3_1_eq_10 = funct3_1 == (6:b3)
    opcode_1_and__funct3_1_10 = opcode_1_eq_10 & funct3_1_eq_10
    eq_20 = opcode_1_and__funct3_1_10 & (1:b1)
    is_I_11 = is_I_10 | eq_20
    alu_type_23 = eq_20 ? (8:b15) : alu_type_22
    if eq_20 { // PUSH_CONDITION
      log('Decoded I-type instruction: ori') // meta cond eq_20
    } // POP_CONDITION
    opcode_1_eq_11 = opcode_1 == (19:b7)
    funct3_1_eq_11 = funct3_1 == (7:b3)
    opcode_1_and__funct3_1_11 = opcode_1_eq_11 & funct3_1_eq_11
    eq_21 = opcode_1_and__funct3_1_11 & (1:b1)
    is_I_12 = is_I_11 | eq_21
    alu_type_24 = eq_21 ? (16:b15) : alu_type_23
    if eq_21 { // PUSH_CONDITION
      log('Decoded I-type instruction: andi') // meta cond eq_21
    } // POP_CONDITION
    extra_13 = imm == (0:b12)
    opcode_1_eq_12 = opcode_1 == (115:b7)
    funct3_1_eq_12 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_12 = opcode_1_eq_12 & funct3_1_eq_12
    is_ecall = opcode_1_and__funct3_1_12 & extra_13
    is_I_13 = is_I_12 | is_ecall
    alu_type_25 = is_ecall ? (16384:b15) : alu_type_24
    if is_ecall { // PUSH_CONDITION
      log('Decoded I-type instruction: ecall') // meta cond is_ecall
    } // POP_CONDITION
    extra_15 = imm == (1:b12)
    opcode_1_eq_13 = opcode_1 == (115:b7)
    funct3_1_eq_13 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_13 = opcode_1_eq_13 & funct3_1_eq_13
    is_ebreak = opcode_1_and__funct3_1_13 & extra_15
    is_I_14 = is_I_13 | is_ebreak
    alu_type_26 = is_ebreak ? (16384:b15) : alu_type_25
    if is_ebreak { // PUSH_CONDITION
      log('Decoded I-type instruction: ebreak') // meta cond is_ebreak
    } // POP_CONDITION
    imm_1 = instr_1[(20:u5):(31:u5)]
    imm11_5 = instr_1[(25:u5):(31:u5)]
    rs1_2 = instr_1[(15:u4):(19:u5)]
    rd_2 = instr_1[(7:u3):(11:u4)]
    opcode_2 = instr_1[(0:u1):(6:u3)]
    funct3_2 = instr_1[(12:u4):(14:u4)]
    extra_16 = imm11_5 == (0:b7)
    opcode_2_eq = opcode_2 == (19:b7)
    funct3_2_eq = funct3_2 == (1:b3)
    opcode_2_and__funct3_2 = opcode_2_eq & funct3_2_eq
    eq_24 = opcode_2_and__funct3_2 & extra_16
    is_I_star_1 = (0:b1) | eq_24
    alu_type_28 = eq_24 ? (32:b15) : (16384:b15)
    if eq_24 { // PUSH_CONDITION
      log('Decoded I*-type instruction: slli') // meta cond eq_24
    } // POP_CONDITION
    extra_17 = imm11_5 == (0:b7)
    opcode_2_eq_1 = opcode_2 == (19:b7)
    funct3_2_eq_1 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_1 = opcode_2_eq_1 & funct3_2_eq_1
    eq_25 = opcode_2_and__funct3_2_1 & extra_17
    is_I_star_2 = is_I_star_1 | eq_25
    alu_type_29 = eq_25 ? (64:b15) : alu_type_28
    if eq_25 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srli') // meta cond eq_25
    } // POP_CONDITION
    extra_18 = imm11_5 == (32:b7)
    opcode_2_eq_2 = opcode_2 == (19:b7)
    funct3_2_eq_2 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_2 = opcode_2_eq_2 & funct3_2_eq_2
    eq_26 = opcode_2_and__funct3_2_2 & extra_18
    is_I_star_3 = is_I_star_2 | eq_26
    alu_type_30 = eq_26 ? (128:b15) : alu_type_29
    if eq_26 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srai') // meta cond eq_26
    } // POP_CONDITION
    imm11_5_1 = instr_1[(25:u5):(31:u5)]
    imm4_0 = instr_1[(7:u3):(11:u4)]
    imm_2 = { imm11_5_1 imm4_0 }
    rs1_3 = instr_1[(15:u4):(19:u5)]
    rs2_1 = instr_1[(20:u5):(24:u5)]
    opcode_3 = instr_1[(0:u1):(6:u3)]
    funct3_3 = instr_1[(12:u4):(14:u4)]
    opcode_3_eq = opcode_3 == (35:b7)
    funct3_3_eq = funct3_3 == (0:b3)
    eq_27 = opcode_3_eq & funct3_3_eq
    is_S_1 = (0:b1) | eq_27
    if eq_27 { // PUSH_CONDITION
      log('Decoded S-type instruction: sb') // meta cond eq_27
    } // POP_CONDITION
    opcode_3_eq_1 = opcode_3 == (35:b7)
    funct3_3_eq_1 = funct3_3 == (1:b3)
    eq_28 = opcode_3_eq_1 & funct3_3_eq_1
    is_S_2 = is_S_1 | eq_28
    if eq_28 { // PUSH_CONDITION
      log('Decoded S-type instruction: sh') // meta cond eq_28
    } // POP_CONDITION
    opcode_3_eq_2 = opcode_3 == (35:b7)
    funct3_3_eq_2 = funct3_3 == (2:b3)
    eq_29 = opcode_3_eq_2 & funct3_3_eq_2
    is_S_3 = is_S_2 | eq_29
    if eq_29 { // PUSH_CONDITION
      log('Decoded S-type instruction: sw') // meta cond eq_29
    } // POP_CONDITION
    imm12 = instr_1[(31:u5):(31:u5)]
    imm11 = instr_1[(7:u3):(7:u3)]
    imm10_5 = instr_1[(25:u5):(30:u5)]
    imm4_1 = instr_1[(8:u4):(11:u4)]
    imm12_cat_imm11 = { imm12 imm11 }
    imm12_cat_cat_imm10_5 = { imm12_cat_imm11 imm10_5 }
    imm12_cat_cat_imm4_1 = { imm12_cat_cat_imm10_5 imm4_1 }
    imm_3 = { imm12_cat_cat_imm4_1 (0:b1) }
    rs1_4 = instr_1[(15:u4):(19:u5)]
    rs2_2 = instr_1[(20:u5):(24:u5)]
    opcode_4 = instr_1[(0:u1):(6:u3)]
    funct3_4 = instr_1[(12:u4):(14:u4)]
    opcode_4_eq = opcode_4 == (99:b7)
    funct3_4_eq = funct3_4 == (0:b3)
    eq_30 = opcode_4_eq & funct3_4_eq
    is_B_1 = (0:b1) | eq_30
    alu_type_32 = eq_30 ? (256:b15) : (16384:b15)
    if eq_30 { // PUSH_CONDITION
      log('Decoded B-type instruction: beq') // meta cond eq_30
    } // POP_CONDITION
    opcode_4_eq_1 = opcode_4 == (99:b7)
    funct3_4_eq_1 = funct3_4 == (1:b3)
    eq_31 = opcode_4_eq_1 & funct3_4_eq_1
    is_B_2 = is_B_1 | eq_31
    alu_type_33 = eq_31 ? (8192:b15) : alu_type_32
    if eq_31 { // PUSH_CONDITION
      log('Decoded B-type instruction: bne') // meta cond eq_31
    } // POP_CONDITION
    opcode_4_eq_2 = opcode_4 == (99:b7)
    funct3_4_eq_2 = funct3_4 == (4:b3)
    eq_32 = opcode_4_eq_2 & funct3_4_eq_2
    is_B_3 = is_B_2 | eq_32
    alu_type_34 = eq_32 ? (512:b15) : alu_type_33
    if eq_32 { // PUSH_CONDITION
      log('Decoded B-type instruction: blt') // meta cond eq_32
    } // POP_CONDITION
    opcode_4_eq_3 = opcode_4 == (99:b7)
    funct3_4_eq_3 = funct3_4 == (5:b3)
    eq_33 = opcode_4_eq_3 & funct3_4_eq_3
    is_B_4 = is_B_3 | eq_33
    alu_type_35 = eq_33 ? (2048:b15) : alu_type_34
    if eq_33 { // PUSH_CONDITION
      log('Decoded B-type instruction: bge') // meta cond eq_33
    } // POP_CONDITION
    opcode_4_eq_4 = opcode_4 == (99:b7)
    funct3_4_eq_4 = funct3_4 == (6:b3)
    eq_34 = opcode_4_eq_4 & funct3_4_eq_4
    is_B_5 = is_B_4 | eq_34
    alu_type_36 = eq_34 ? (1024:b15) : alu_type_35
    if eq_34 { // PUSH_CONDITION
      log('Decoded B-type instruction: bltu') // meta cond eq_34
    } // POP_CONDITION
    opcode_4_eq_5 = opcode_4 == (99:b7)
    funct3_4_eq_5 = funct3_4 == (7:b3)
    eq_35 = opcode_4_eq_5 & funct3_4_eq_5
    is_B_6 = is_B_5 | eq_35
    alu_type_37 = eq_35 ? (4096:b15) : alu_type_36
    if eq_35 { // PUSH_CONDITION
      log('Decoded B-type instruction: bgeu') // meta cond eq_35
    } // POP_CONDITION
    imm_4 = instr_1[(12:u4):(31:u5)]
    rd_3 = instr_1[(7:u3):(11:u4)]
    opcode_5 = instr_1[(0:u1):(6:u3)]
    is_lui = opcode_5 == (55:b7)
    is_U_1 = (0:b1) | is_lui
    if is_lui { // PUSH_CONDITION
      log('Decoded U-type instruction: lui') // meta cond is_lui
    } // POP_CONDITION
    is_auipc = opcode_5 == (23:b7)
    is_U_2 = is_U_1 | is_auipc
    if is_auipc { // PUSH_CONDITION
      log('Decoded U-type instruction: auipc') // meta cond is_auipc
    } // POP_CONDITION
    rd_4 = instr_1[(7:u3):(11:u4)]
    opcode_6 = instr_1[(0:u1):(6:u3)]
    imm20 = instr_1[(31:u5):(31:u5)]
    imm10_1 = instr_1[(21:u5):(30:u5)]
    imm11_1 = instr_1[(20:u5):(20:u5)]
    imm19_12 = instr_1[(12:u4):(19:u5)]
    imm20_cat_imm19_12 = { imm20 imm19_12 }
    imm20_cat_cat_imm11_1 = { imm20_cat_imm19_12 imm11_1 }
    imm20_cat_cat_imm10_1 = { imm20_cat_cat_imm11_1 imm10_1 }
    imm_5 = { imm20_cat_cat_imm10_1 (0:b1) }
    eq_38 = opcode_6 == (111:b7)
    is_jal = (0:b1) | eq_38
    if eq_38 { // PUSH_CONDITION
      log('Decoded J-type instruction: jal') // meta cond eq_38
    } // POP_CONDITION
    is_R_or__is_I = is_R_10 | is_I_14
    is_R_or__is_I_1 = is_R_or__is_I | is_I_star_3
    is_R_or__is_S = is_R_or__is_I_1 | is_S_3
    rs1_used = is_R_or__is_S | is_B_6
    is_B_mux = is_B_6 ? rs1_4 : (0:b5)
    is_S_mux = is_S_3 ? rs1_3 : is_B_mux
    is_I_mux = is_I_star_3 ? rs1_2 : is_S_mux
    is_I_mux_1 = is_I_14 ? rs1_1 : is_I_mux
    rs1_5 = is_R_10 ? rs1 : is_I_mux_1
    is_R_or__is_S_1 = is_R_10 | is_S_3
    rs2_used = is_R_or__is_S_1 | is_B_6
    is_B_mux_1 = is_B_6 ? rs2_2 : (0:b5)
    is_S_mux_1 = is_S_3 ? rs2_1 : is_B_mux_1
    rs2_3 = is_R_10 ? rs2 : is_S_mux_1
    ecall_or__ebreak = is_ecall | is_ebreak
    not__ecall_or = !ecall_or__ebreak
    is_I_writes = is_I_14 & not__ecall_or
    is_R_or__is_I_2 = is_R_10 | is_I_writes
    is_R_or__is_I_3 = is_R_or__is_I_2 | is_I_star_3
    is_R_or__is_U = is_R_or__is_I_3 | is_U_2
    rd_used = is_R_or__is_U | is_jal
    is_J_mux = is_jal ? rd_4 : (0:b5)
    is_U_mux = is_U_2 ? rd_3 : is_J_mux
    is_I_mux_2 = is_I_star_3 ? rd_2 : is_U_mux
    is_I_mux_3 = is_I_writes ? rd_1 : is_I_mux_2
    rd_5 = is_R_10 ? rd : is_I_mux_3
    is_I_or__is_I = is_I_14 | is_I_star_3
    is_I_or__is_S = is_I_or__is_I | is_S_3
    is_I_or__is_B = is_I_or__is_S | is_B_6
    is_I_or__is_U = is_I_or__is_B | is_U_2
    imm_used = is_I_or__is_U | is_jal
    I_sign = imm[(11:u4):(11:u4)]
    I_high = I_sign ? (1048575:b20) : (0:b20)
    imm_I_sext = { I_high imm }
    S_sign = imm_2[(11:u4):(11:u4)]
    S_high = S_sign ? (1048575:b20) : (0:b20)
    imm_S_sext = { S_high imm_2 }
    B_sign = imm_3[(12:u4):(12:u4)]
    B_high = B_sign ? (524287:b19) : (0:b19)
    imm_B_sext = { B_high imm_3 }
    J_sign = imm_5[(20:u5):(20:u5)]
    J_high = J_sign ? (2047:b11) : (0:b11)
    imm_J_sext = { J_high imm_5 }
    imm_U_shifted = { imm_4 (0:b12) }
    imm_Istar_zext = zext imm_1 to b32
    is_J_mux_1 = is_jal ? imm_J_sext : (0:b32)
    is_U_mux_1 = is_U_2 ? imm_U_shifted : is_J_mux_1
    is_B_mux_2 = is_B_6 ? imm_B_sext : is_U_mux_1
    is_S_mux_2 = is_S_3 ? imm_S_sext : is_B_mux_2
    is_I_mux_4 = is_I_star_3 ? imm_Istar_zext : is_S_mux_2
    imm_6 = is_I_14 ? imm_I_sext : is_I_mux_4
    eq_11_or__eq_12 = eq_11 | eq_12
    eq_11_or__eq_13 = eq_11_or__eq_12 | eq_13
    eq_11_or__eq_14 = eq_11_or__eq_13 | eq_14
    mem_read = eq_11_or__eq_14 | eq_15
    eq_27_or__eq_28 = eq_27 | eq_28
    mem_write = eq_27_or__eq_28 | eq_29
    is_B_or__is_J = is_B_6 | is_jal
    is_branch_1 = is_B_or__is_J | is_jalr
    instr_1_slice_40 = instr_1[(12:u4):(14:u4)]
    branch_type = is_B_6 ? instr_1_slice_40 : (0:b3)
    is_U_mux_2 = is_U_2 ? (1:b15) : (16384:b15)
    is_B_mux_4 = is_B_6 ? alu_type_37 : is_U_mux_2
    is_I_mux_6 = is_I_star_3 ? alu_type_30 : is_B_mux_4
    is_I_mux_7 = is_I_14 ? alu_type_26 : is_I_mux_6
    alu_type_38 = is_R_10 ? alu_type_11 : is_I_mux_7
    rs1_pending = reg_pending[rs1_5]
    rs2_pending = reg_pending[rs2_3]
    rs1_rob_tag_used = rs1_pending != (0:u4)
    rs2_rob_tag_used = rs2_pending != (0:u4)
    rs1_pending_sub = rs1_pending - (1:u4)
    rs1_pending_cast = bitcast rs1_pending_sub to u3
    rs1_rob_tag = rs1_rob_tag_used ? rs1_pending_cast : (0:u3)
    rs2_pending_sub = rs2_pending - (1:u4)
    rs2_pending_cast = bitcast rs2_pending_sub to u3
    rs2_rob_tag = rs2_rob_tag_used ? rs2_pending_cast : (0:u3)
    rs1_5_neq = rs1_5 != (0:b5)
    rs1_used_or__rs1_5 = rs1_used | rs1_5_neq
    cbd_payload_slice = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_1 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast = bitcast cbd_payload_slice_1 to u4
    rs1_rob_eq_cbd_payload = rs1_rob_tag == cbd_payload_cast
    cbd_payload_and__rs1_rob = cbd_payload_slice & rs1_rob_eq_cbd_payload
    array_080ef_rd_3 = array_080ef[rs1_rob_tag]
    cbd_payload_mux = cbd_payload_and__rs1_rob ? (1:b1) : array_080ef_rd_3
    rs1_rob_mux_1 = rs1_rob_tag_used ? cbd_payload_mux : (1:b1)
    rs1_valid = rs1_used_or__rs1_5 ? rs1_rob_mux_1 : (1:b1)
    rs2_3_neq = rs2_3 != (0:b5)
    rs2_used_or__rs2_3 = rs2_used | rs2_3_neq
    cbd_payload_slice_2 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_3 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_1 = bitcast cbd_payload_slice_3 to u4
    rs2_rob_eq_cbd_payload = rs2_rob_tag == cbd_payload_cast_1
    cbd_payload_and__rs2_rob = cbd_payload_slice_2 & rs2_rob_eq_cbd_payload
    array_080ef_rd_4 = array_080ef[rs2_rob_tag]
    cbd_payload_mux_1 = cbd_payload_and__rs2_rob ? (1:b1) : array_080ef_rd_4
    rs2_rob_mux_1 = rs2_rob_tag_used ? cbd_payload_mux_1 : (1:b1)
    rs2_valid = rs2_used_or__rs2_3 ? rs2_rob_mux_1 : (1:b1)
    rs1_5_neq_1 = rs1_5 != (0:b5)
    rs1_used_or__rs1_5_1 = rs1_used | rs1_5_neq_1
    cbd_payload_slice_4 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_5 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_2 = bitcast cbd_payload_slice_5 to u4
    rs1_rob_eq_cbd_payload_1 = rs1_rob_tag == cbd_payload_cast_2
    cbd_payload_and__rs1_rob_1 = cbd_payload_slice_4 & rs1_rob_eq_cbd_payload_1
    cbd_payload_slice_6 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_3 = bitcast cbd_payload_slice_6 to u32
    array_080fb_rd_4 = array_080fb[rs1_rob_tag]
    cbd_payload_mux_2 = cbd_payload_and__rs1_rob_1 ? cbd_payload_cast_3 : array_080fb_rd_4
    regs_rd_1 = regs[rs1_5]
    rs1_rob_mux_2 = rs1_rob_tag_used ? cbd_payload_mux_2 : regs_rd_1
    rs1_value = rs1_used_or__rs1_5_1 ? rs1_rob_mux_2 : (0:u32)
    rs2_3_neq_1 = rs2_3 != (0:b5)
    rs2_used_or__rs2_3_1 = rs2_used | rs2_3_neq_1
    cbd_payload_slice_7 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_8 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_4 = bitcast cbd_payload_slice_8 to u4
    rs2_rob_eq_cbd_payload_1 = rs2_rob_tag == cbd_payload_cast_4
    cbd_payload_and__rs2_rob_1 = cbd_payload_slice_7 & rs2_rob_eq_cbd_payload_1
    cbd_payload_slice_9 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_5 = bitcast cbd_payload_slice_9 to u32
    array_080fb_rd_5 = array_080fb[rs2_rob_tag]
    cbd_payload_mux_3 = cbd_payload_and__rs2_rob_1 ? cbd_payload_cast_5 : array_080fb_rd_5
    regs_rd_2 = regs[rs2_3]
    rs2_rob_mux_2 = rs2_rob_tag_used ? cbd_payload_mux_3 : regs_rd_2
    rs2_value = rs2_used_or__rs2_3_1 ? rs2_rob_mux_2 : (0:u32)
    is_valid = rs1_valid & rs2_valid
    log('decoder: alu_type(onehot)={:014b}', alu_type_38) // meta cond (1:b1)
    rs1_5_cat_rs1_used = { rs1_5 rs1_used }
    rs1_5_cat_rs1_value = { rs1_5_cat_rs1_used rs1_value }
    rs1_5_cat_rs1_valid = { rs1_5_cat_rs1_value rs1_valid }
    rs1_5_cat_rs2_3 = { rs1_5_cat_rs1_valid rs2_3 }
    rs1_5_cat_rs2_used = { rs1_5_cat_rs2_3 rs2_used }
    rs1_5_cat_rs2_value = { rs1_5_cat_rs2_used rs2_value }
    rs1_5_cat_rs2_valid = { rs1_5_cat_rs2_value rs2_valid }
    rs1_5_cat_rd_5 = { rs1_5_cat_rs2_valid rd_5 }
    rs1_5_cat_rd_used = { rs1_5_cat_rd_5 rd_used }
    rs1_5_cat_imm_6 = { rs1_5_cat_rd_used imm_6 }
    rs1_5_cat_imm_used = { rs1_5_cat_imm_6 imm_used }
    rs1_5_cat_alu_type = { rs1_5_cat_imm_used alu_type_38 }
    rs1_5_cat_mem_read = { rs1_5_cat_alu_type mem_read }
    rs1_5_cat_mem_write = { rs1_5_cat_mem_read mem_write }
    rs1_5_cat_is_branch = { rs1_5_cat_mem_write is_branch_1 }
    rs1_5_cat_branch_type = { rs1_5_cat_is_branch branch_type }
    rs1_5_cat_is_jal = { rs1_5_cat_branch_type is_jal }
    rs1_5_cat_is_jalr = { rs1_5_cat_is_jal is_jalr }
    rs1_5_cat_is_ecall = { rs1_5_cat_is_jalr is_ecall }
    rs1_5_cat_is_ebreak = { rs1_5_cat_is_ecall is_ebreak }
    rs1_5_cat_is_lui = { rs1_5_cat_is_ebreak is_lui }
    rs1_5_cat_is_auipc = { rs1_5_cat_is_lui is_auipc }
    rs1_5_cat_is_valid = { rs1_5_cat_is_auipc is_valid }
    rs1_5_slice = rs1_5_cat_is_valid[(12:u4):(12:u4)]
    rs1_5_slice_1 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
    is_mem = rs1_5_slice | rs1_5_slice_1
    array_080e3_rd = array_080e3[(0:u1)]
    array_080e3_add = array_080e3_rd + (1:u3)
    array_080e3_cast = bitcast array_080e3_add to u3
    array_080e0_rd_2 = array_080e0[(0:u1)]
    array_080e3_eq_array_080e = array_080e3_cast == array_080e0_rd_2
    array_080e0_rd_3 = array_080e0[(0:u1)]
    array_080e9_rd_2 = array_080e9[array_080e0_rd_3]
    array_080e3_and__array_08 = array_080e3_eq_array_080e & array_080e9_rd_2
    array_0812b_rd = array_0812b[(0:u1)]
    array_0805c_rd = array_0805c[(0:u1)]
    is_mem_mux = is_mem ? array_0812b_rd : array_0805c_rd
    array_080e3_or__is_mem = array_080e3_and__array_08 | is_mem_mux
    stall_1 = array_080e3_or__is_mem & re_1
    not__stall_1 = !stall_1
    rs1_5_slice_2 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
    not__and__rs1_5 = not__stall_1 & rs1_5_slice_2
    stop_signal_1 = not__and__rs1_5 & re_1
    re_1_eq_extra_14 = re_1 == (1:b1)
    if re_1_eq_extra_14 { // PUSH_CONDITION
      log('issuer: pc=0x{:08x} instr=0x{:08x} is_mem={} stall={}', stall_pc_1, instr_1, is_mem, stall_1) // meta cond re_1_eq_extra_14
      not__stall_1_1 = !stall_1
      re_1_and__not_ = re_1_eq_extra_14 & not__stall_1_1
      if not__stall_1_1 { // PUSH_CONDITION
        rob_idx = array_080e3[(0:u1)]
        rob_idx_add = rob_idx + (1:u3)
        rob_idx_and_ = rob_idx_add & (7:u3)
        next_tail = bitcast rob_idx_and_ to u3
        array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_
        array_080e9_rd_3 = array_080e9[rob_idx]
        array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_080ef_rd_5 = array_080ef[rob_idx]
        array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_08107_rd_2 = array_08107[rob_idx]
        array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_080f5_rd_3 = array_080f5[rob_idx]
        rs1_5_slice_3 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_
        array_080fb_rd_6 = array_080fb[rob_idx]
        array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_
        array_08101_rd_1 = array_08101[rob_idx]
        rs1_5_slice_4 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
        array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_
        array_0810d_rd_1 = array_0810d[rob_idx]
        rs1_5_slice_5 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
        rs1_5_slice_6 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
        rs1_5_or__rs1_5_1 = rs1_5_slice_5 | rs1_5_slice_6
        array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_08113_rd_3 = array_08113[rob_idx]
        rs1_5_slice_7 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
        array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_
        rs1_5_slice_8 = rs1_5_cat_is_valid[(139:u8):(139:u8)]
        rs1_5_slice_9 = rs1_5_cat_is_valid[(140:u8):(144:u8)]
        reg_pending_rd_4 = reg_pending[rs1_5_slice_9]
        qj_raw = rs1_5_slice_8 ? reg_pending_rd_4 : (0:b4)
        rs1_5_slice_10 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
        rs1_5_slice_11 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
        reg_pending_rd_5 = reg_pending[rs1_5_slice_11]
        qk_raw = rs1_5_slice_10 ? reg_pending_rd_5 : (0:b4)
        qj_raw_sub = qj_raw - (1:b4)
        qj = bitcast qj_raw_sub to b4
        qk_raw_sub = qk_raw - (1:b4)
        qk = bitcast qk_raw_sub to b4
        rs1_5_slice_12 = rs1_5_cat_is_valid[(107:u7):(138:u8)]
        op1_val = bitcast rs1_5_slice_12 to u32
        rs1_5_slice_13 = rs1_5_cat_is_valid[(68:u7):(99:u7)]
        rs2_val = bitcast rs1_5_slice_13 to u32
        qj_valid = rs1_5_cat_is_valid[(106:u7):(106:u7)]
        qk_valid = rs1_5_cat_is_valid[(67:u7):(67:u7)]
        rs1_5_slice_16 = rs1_5_cat_is_valid[(61:u6):(61:u6)]
        rs1_5_slice_17 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        rs1_5_neq_2 = rs1_5_slice_17 != (0:b5)
        rs1_5_and__rs1_5 = rs1_5_slice_16 & rs1_5_neq_2
        re_1_and__rs1_5 = re_1_and__not_ & rs1_5_and__rs1_5
        if rs1_5_and__rs1_5 { // PUSH_CONDITION
          rs1_5_slice_18 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          reg_pending_rd_6 = reg_pending[rs1_5_slice_18]
          rob_idx_add_1 = rob_idx + (1:u3)
          rob_idx_cast_1 = bitcast rob_idx_add_1 to b4
          reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5
        } // POP_CONDITION
        re_1_and__is_mem = re_1_and__not_ & is_mem
        if is_mem { // PUSH_CONDITION
          rs1_5_slice_19 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> LSQ: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_19, qj, qk) // meta cond re_1_and__is_mem
          array_0812b_rd_1 = array_0812b[(0:u1)]
          array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0812e_rd = array_0812e[(0:u1)]
          rs1_5_slice_20 = rs1_5_cat_is_valid[(12:u4):(12:u4)]
          array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08134_rd = array_08134[(0:u1)]
          rs1_5_slice_21 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
          array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0813a_rd = array_0813a[(0:u1)]
          rob_idx_cast_2 = zext rob_idx to b4
          array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0814c_rd = array_0814c[(0:u1)]
          rs1_5_slice_22 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0815e_rd = array_0815e[(0:u1)]
          array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08164_rd = array_08164[(0:u1)]
          array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08152_rd = array_08152[(0:u1)]
          array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08158_rd = array_08158[(0:u1)]
          array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0816a_rd = array_0816a[(0:u1)]
          array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08170_rd = array_08170[(0:u1)]
          array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08176_rd = array_08176[(0:u1)]
          rs1_5_slice_23 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
          array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0817c_rd = array_0817c[(0:u1)]
          rs1_5_slice_24 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_2 = bitcast rs1_5_slice_24 to u32
          array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
        } // POP_CONDITION
        not__is_mem = !is_mem
        re_1_and__not__1 = re_1_and__not_ & not__is_mem
        if not__is_mem { // PUSH_CONDITION
          rs1_5_slice_25 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> RS: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_25, qj, qk) // meta cond re_1_and__not__1
          array_0805c_rd_1 = array_0805c[(0:u1)]
          array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1
          array_0805f_rd = array_0805f[(0:u1)]
          rs1_5_slice_26 = rs1_5_cat_is_valid[(13:u4):(27:u5)]
          array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_27 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_28 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_3 = bitcast rs1_5_slice_28 to u32
          op2_val = rs1_5_slice_27 ? rs2_val : rs1_5_cast_3
          rs1_5_slice_29 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          rs1_5_slice_30 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          rs1_5_mux_3 = rs1_5_slice_30 ? stall_pc_1 : op1_val
          op1_val_1 = rs1_5_slice_29 ? (0:u32) : rs1_5_mux_3
          array_08065_rd = array_08065[(0:u1)]
          array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_31 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_32 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_4 = bitcast rs1_5_slice_32 to u32
          op2_val_1 = rs1_5_slice_31 ? rs2_val : rs1_5_cast_4
          array_0806b_rd = array_0806b[(0:u1)]
          array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08071_rd = array_08071[(0:u1)]
          array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1
          array_08077_rd = array_08077[(0:u1)]
          array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1
          array_0807d_rd = array_0807d[(0:u1)]
          array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08083_rd = array_08083[(0:u1)]
          array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08089_rd = array_08089[(0:u1)]
          rs1_5_slice_33 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0808f_rd = array_0808f[(0:u1)]
          rob_idx_cast_3 = zext rob_idx to b4
          array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08095_rd = array_08095[(0:u1)]
          rs1_5_slice_34 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_5 = bitcast rs1_5_slice_34 to u32
          array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0809b_rd = array_0809b[(0:u1)]
          rs1_5_slice_35 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
          array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a1_rd = array_080a1[(0:u1)]
          rs1_5_slice_36 = rs1_5_cat_is_valid[(6:u3):(6:u3)]
          array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a7_rd = array_080a7[(0:u1)]
          rs1_5_slice_37 = rs1_5_cat_is_valid[(5:u3):(5:u3)]
          array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080ad_rd = array_080ad[(0:u1)]
          rs1_5_slice_38 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080b3_rd = array_080b3[(0:u1)]
          rs1_5_slice_39 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080bf_rd = array_080bf[(0:u1)]
          array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080c2_rd = array_080c2[(0:u1)]
          rs1_5_slice_40 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
          rs1_5_slice_41 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
          rs1_5_or__rs1_5_2 = rs1_5_slice_40 | rs1_5_slice_41
          array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1
        } // POP_CONDITION
      } // POP_CONDITION
    } // POP_CONDITION
  }
 expr=stall_1 = array_080e3_or__is_mem & re_1
[verilog] module FetcherImpl external port IsserImpl_stall_pc_1 from   // External: re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  //  .usedby: re_valid = re.valid()
  //  .usedby: re_1 = re_valid ? re : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid = pc_addr_2.valid()
  //  .usedby: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  // External: instr = SRAM_rdata[(0:u1)]
  //  .usedby: instr_valid = instr.valid()
  //  .usedby: instr_1 = instr_valid ? instr : (0:b32)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
  //  .usedby: cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
  #[downstream]
  IsserImpl = module IsserImpl {
    re_valid = re.valid()
    re_1 = re_valid ? re : (0:b1)
    pc_addr_2_valid = pc_addr_2.valid()
    stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
    instr_valid = instr.valid()
    instr_1 = instr_valid ? instr : (0:b32)
    ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
    cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
    opcode = instr_1[(0:u1):(6:u3)]
    funct3 = instr_1[(12:u4):(14:u4)]
    funct7 = instr_1[(25:u5):(31:u5)]
    rd = instr_1[(7:u3):(11:u4)]
    rs1 = instr_1[(15:u4):(19:u5)]
    rs2 = instr_1[(20:u5):(24:u5)]
    opcode_eq = opcode == (51:b7)
    funct3_eq = funct3 == (0:b3)
    opcode_eq_and__funct3_eq = opcode_eq & funct3_eq
    funct7_eq = funct7 == (0:b7)
    eq = opcode_eq_and__funct3_eq & funct7_eq
    is_R_1 = (0:b1) | eq
    alu_type_2 = eq ? (1:b15) : (16384:b15)
    if eq { // PUSH_CONDITION
      log('Decoded R-type instruction: add') // meta cond eq
    } // POP_CONDITION
    opcode_eq_1 = opcode == (51:b7)
    funct3_eq_1 = funct3 == (0:b3)
    opcode_eq_and__funct3_eq_1 = opcode_eq_1 & funct3_eq_1
    funct7_eq_1 = funct7 == (32:b7)
    eq_1 = opcode_eq_and__funct3_eq_1 & funct7_eq_1
    is_R_2 = is_R_1 | eq_1
    alu_type_3 = eq_1 ? (2:b15) : alu_type_2
    if eq_1 { // PUSH_CONDITION
      log('Decoded R-type instruction: sub') // meta cond eq_1
    } // POP_CONDITION
    opcode_eq_2 = opcode == (51:b7)
    funct3_eq_2 = funct3 == (7:b3)
    opcode_eq_and__funct3_eq_2 = opcode_eq_2 & funct3_eq_2
    funct7_eq_2 = funct7 == (0:b7)
    eq_2 = opcode_eq_and__funct3_eq_2 & funct7_eq_2
    is_R_3 = is_R_2 | eq_2
    alu_type_4 = eq_2 ? (16:b15) : alu_type_3
    if eq_2 { // PUSH_CONDITION
      log('Decoded R-type instruction: and') // meta cond eq_2
    } // POP_CONDITION
    opcode_eq_3 = opcode == (51:b7)
    funct3_eq_3 = funct3 == (6:b3)
    opcode_eq_and__funct3_eq_3 = opcode_eq_3 & funct3_eq_3
    funct7_eq_3 = funct7 == (0:b7)
    eq_3 = opcode_eq_and__funct3_eq_3 & funct7_eq_3
    is_R_4 = is_R_3 | eq_3
    alu_type_5 = eq_3 ? (8:b15) : alu_type_4
    if eq_3 { // PUSH_CONDITION
      log('Decoded R-type instruction: or') // meta cond eq_3
    } // POP_CONDITION
    opcode_eq_4 = opcode == (51:b7)
    funct3_eq_4 = funct3 == (4:b3)
    opcode_eq_and__funct3_eq_4 = opcode_eq_4 & funct3_eq_4
    funct7_eq_4 = funct7 == (0:b7)
    eq_4 = opcode_eq_and__funct3_eq_4 & funct7_eq_4
    is_R_5 = is_R_4 | eq_4
    alu_type_6 = eq_4 ? (4:b15) : alu_type_5
    if eq_4 { // PUSH_CONDITION
      log('Decoded R-type instruction: xor') // meta cond eq_4
    } // POP_CONDITION
    opcode_eq_5 = opcode == (51:b7)
    funct3_eq_5 = funct3 == (1:b3)
    opcode_eq_and__funct3_eq_5 = opcode_eq_5 & funct3_eq_5
    funct7_eq_5 = funct7 == (0:b7)
    eq_5 = opcode_eq_and__funct3_eq_5 & funct7_eq_5
    is_R_6 = is_R_5 | eq_5
    alu_type_7 = eq_5 ? (32:b15) : alu_type_6
    if eq_5 { // PUSH_CONDITION
      log('Decoded R-type instruction: sll') // meta cond eq_5
    } // POP_CONDITION
    opcode_eq_6 = opcode == (51:b7)
    funct3_eq_6 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_6 = opcode_eq_6 & funct3_eq_6
    funct7_eq_6 = funct7 == (0:b7)
    eq_6 = opcode_eq_and__funct3_eq_6 & funct7_eq_6
    is_R_7 = is_R_6 | eq_6
    alu_type_8 = eq_6 ? (64:b15) : alu_type_7
    if eq_6 { // PUSH_CONDITION
      log('Decoded R-type instruction: srl') // meta cond eq_6
    } // POP_CONDITION
    opcode_eq_7 = opcode == (51:b7)
    funct3_eq_7 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_7 = opcode_eq_7 & funct3_eq_7
    funct7_eq_7 = funct7 == (32:b7)
    eq_7 = opcode_eq_and__funct3_eq_7 & funct7_eq_7
    is_R_8 = is_R_7 | eq_7
    alu_type_9 = eq_7 ? (128:b15) : alu_type_8
    if eq_7 { // PUSH_CONDITION
      log('Decoded R-type instruction: sra') // meta cond eq_7
    } // POP_CONDITION
    opcode_eq_8 = opcode == (51:b7)
    funct3_eq_8 = funct3 == (2:b3)
    opcode_eq_and__funct3_eq_8 = opcode_eq_8 & funct3_eq_8
    funct7_eq_8 = funct7 == (0:b7)
    eq_8 = opcode_eq_and__funct3_eq_8 & funct7_eq_8
    is_R_9 = is_R_8 | eq_8
    alu_type_10 = eq_8 ? (512:b15) : alu_type_9
    if eq_8 { // PUSH_CONDITION
      log('Decoded R-type instruction: slt') // meta cond eq_8
    } // POP_CONDITION
    opcode_eq_9 = opcode == (51:b7)
    funct3_eq_9 = funct3 == (3:b3)
    opcode_eq_and__funct3_eq_9 = opcode_eq_9 & funct3_eq_9
    funct7_eq_9 = funct7 == (0:b7)
    eq_9 = opcode_eq_and__funct3_eq_9 & funct7_eq_9
    is_R_10 = is_R_9 | eq_9
    alu_type_11 = eq_9 ? (1024:b15) : alu_type_10
    if eq_9 { // PUSH_CONDITION
      log('Decoded R-type instruction: sltu') // meta cond eq_9
    } // POP_CONDITION
    imm = instr_1[(20:u5):(31:u5)]
    rs1_1 = instr_1[(15:u4):(19:u5)]
    rd_1 = instr_1[(7:u3):(11:u4)]
    opcode_1 = instr_1[(0:u1):(6:u3)]
    funct3_1 = instr_1[(12:u4):(14:u4)]
    opcode_1_eq = opcode_1 == (103:b7)
    funct3_1_eq = funct3_1 == (0:b3)
    opcode_1_and__funct3_1 = opcode_1_eq & funct3_1_eq
    is_jalr = opcode_1_and__funct3_1 & (1:b1)
    is_I_1 = (0:b1) | is_jalr
    alu_type_13 = is_jalr ? (1:b15) : (16384:b15)
    if is_jalr { // PUSH_CONDITION
      log('Decoded I-type instruction: jalr') // meta cond is_jalr
    } // POP_CONDITION
    opcode_1_eq_1 = opcode_1 == (3:b7)
    funct3_1_eq_1 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_1 = opcode_1_eq_1 & funct3_1_eq_1
    eq_11 = opcode_1_and__funct3_1_1 & (1:b1)
    is_I_2 = is_I_1 | eq_11
    alu_type_14 = eq_11 ? (1:b15) : alu_type_13
    if eq_11 { // PUSH_CONDITION
      log('Decoded I-type instruction: lb') // meta cond eq_11
    } // POP_CONDITION
    opcode_1_eq_2 = opcode_1 == (3:b7)
    funct3_1_eq_2 = funct3_1 == (1:b3)
    opcode_1_and__funct3_1_2 = opcode_1_eq_2 & funct3_1_eq_2
    eq_12 = opcode_1_and__funct3_1_2 & (1:b1)
    is_I_3 = is_I_2 | eq_12
    alu_type_15 = eq_12 ? (1:b15) : alu_type_14
    if eq_12 { // PUSH_CONDITION
      log('Decoded I-type instruction: lh') // meta cond eq_12
    } // POP_CONDITION
    opcode_1_eq_3 = opcode_1 == (3:b7)
    funct3_1_eq_3 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_3 = opcode_1_eq_3 & funct3_1_eq_3
    eq_13 = opcode_1_and__funct3_1_3 & (1:b1)
    is_I_4 = is_I_3 | eq_13
    alu_type_16 = eq_13 ? (1:b15) : alu_type_15
    if eq_13 { // PUSH_CONDITION
      log('Decoded I-type instruction: lw') // meta cond eq_13
    } // POP_CONDITION
    opcode_1_eq_4 = opcode_1 == (3:b7)
    funct3_1_eq_4 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_4 = opcode_1_eq_4 & funct3_1_eq_4
    eq_14 = opcode_1_and__funct3_1_4 & (1:b1)
    is_I_5 = is_I_4 | eq_14
    alu_type_17 = eq_14 ? (1:b15) : alu_type_16
    if eq_14 { // PUSH_CONDITION
      log('Decoded I-type instruction: lbu') // meta cond eq_14
    } // POP_CONDITION
    opcode_1_eq_5 = opcode_1 == (3:b7)
    funct3_1_eq_5 = funct3_1 == (5:b3)
    opcode_1_and__funct3_1_5 = opcode_1_eq_5 & funct3_1_eq_5
    eq_15 = opcode_1_and__funct3_1_5 & (1:b1)
    is_I_6 = is_I_5 | eq_15
    alu_type_18 = eq_15 ? (1:b15) : alu_type_17
    if eq_15 { // PUSH_CONDITION
      log('Decoded I-type instruction: lhu') // meta cond eq_15
    } // POP_CONDITION
    opcode_1_eq_6 = opcode_1 == (19:b7)
    funct3_1_eq_6 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_6 = opcode_1_eq_6 & funct3_1_eq_6
    eq_16 = opcode_1_and__funct3_1_6 & (1:b1)
    is_I_7 = is_I_6 | eq_16
    alu_type_19 = eq_16 ? (1:b15) : alu_type_18
    if eq_16 { // PUSH_CONDITION
      log('Decoded I-type instruction: addi') // meta cond eq_16
    } // POP_CONDITION
    opcode_1_eq_7 = opcode_1 == (19:b7)
    funct3_1_eq_7 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_7 = opcode_1_eq_7 & funct3_1_eq_7
    eq_17 = opcode_1_and__funct3_1_7 & (1:b1)
    is_I_8 = is_I_7 | eq_17
    alu_type_20 = eq_17 ? (512:b15) : alu_type_19
    if eq_17 { // PUSH_CONDITION
      log('Decoded I-type instruction: slti') // meta cond eq_17
    } // POP_CONDITION
    opcode_1_eq_8 = opcode_1 == (19:b7)
    funct3_1_eq_8 = funct3_1 == (3:b3)
    opcode_1_and__funct3_1_8 = opcode_1_eq_8 & funct3_1_eq_8
    eq_18 = opcode_1_and__funct3_1_8 & (1:b1)
    is_I_9 = is_I_8 | eq_18
    alu_type_21 = eq_18 ? (1024:b15) : alu_type_20
    if eq_18 { // PUSH_CONDITION
      log('Decoded I-type instruction: sltiu') // meta cond eq_18
    } // POP_CONDITION
    opcode_1_eq_9 = opcode_1 == (19:b7)
    funct3_1_eq_9 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_9 = opcode_1_eq_9 & funct3_1_eq_9
    eq_19 = opcode_1_and__funct3_1_9 & (1:b1)
    is_I_10 = is_I_9 | eq_19
    alu_type_22 = eq_19 ? (4:b15) : alu_type_21
    if eq_19 { // PUSH_CONDITION
      log('Decoded I-type instruction: xori') // meta cond eq_19
    } // POP_CONDITION
    opcode_1_eq_10 = opcode_1 == (19:b7)
    funct3_1_eq_10 = funct3_1 == (6:b3)
    opcode_1_and__funct3_1_10 = opcode_1_eq_10 & funct3_1_eq_10
    eq_20 = opcode_1_and__funct3_1_10 & (1:b1)
    is_I_11 = is_I_10 | eq_20
    alu_type_23 = eq_20 ? (8:b15) : alu_type_22
    if eq_20 { // PUSH_CONDITION
      log('Decoded I-type instruction: ori') // meta cond eq_20
    } // POP_CONDITION
    opcode_1_eq_11 = opcode_1 == (19:b7)
    funct3_1_eq_11 = funct3_1 == (7:b3)
    opcode_1_and__funct3_1_11 = opcode_1_eq_11 & funct3_1_eq_11
    eq_21 = opcode_1_and__funct3_1_11 & (1:b1)
    is_I_12 = is_I_11 | eq_21
    alu_type_24 = eq_21 ? (16:b15) : alu_type_23
    if eq_21 { // PUSH_CONDITION
      log('Decoded I-type instruction: andi') // meta cond eq_21
    } // POP_CONDITION
    extra_13 = imm == (0:b12)
    opcode_1_eq_12 = opcode_1 == (115:b7)
    funct3_1_eq_12 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_12 = opcode_1_eq_12 & funct3_1_eq_12
    is_ecall = opcode_1_and__funct3_1_12 & extra_13
    is_I_13 = is_I_12 | is_ecall
    alu_type_25 = is_ecall ? (16384:b15) : alu_type_24
    if is_ecall { // PUSH_CONDITION
      log('Decoded I-type instruction: ecall') // meta cond is_ecall
    } // POP_CONDITION
    extra_15 = imm == (1:b12)
    opcode_1_eq_13 = opcode_1 == (115:b7)
    funct3_1_eq_13 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_13 = opcode_1_eq_13 & funct3_1_eq_13
    is_ebreak = opcode_1_and__funct3_1_13 & extra_15
    is_I_14 = is_I_13 | is_ebreak
    alu_type_26 = is_ebreak ? (16384:b15) : alu_type_25
    if is_ebreak { // PUSH_CONDITION
      log('Decoded I-type instruction: ebreak') // meta cond is_ebreak
    } // POP_CONDITION
    imm_1 = instr_1[(20:u5):(31:u5)]
    imm11_5 = instr_1[(25:u5):(31:u5)]
    rs1_2 = instr_1[(15:u4):(19:u5)]
    rd_2 = instr_1[(7:u3):(11:u4)]
    opcode_2 = instr_1[(0:u1):(6:u3)]
    funct3_2 = instr_1[(12:u4):(14:u4)]
    extra_16 = imm11_5 == (0:b7)
    opcode_2_eq = opcode_2 == (19:b7)
    funct3_2_eq = funct3_2 == (1:b3)
    opcode_2_and__funct3_2 = opcode_2_eq & funct3_2_eq
    eq_24 = opcode_2_and__funct3_2 & extra_16
    is_I_star_1 = (0:b1) | eq_24
    alu_type_28 = eq_24 ? (32:b15) : (16384:b15)
    if eq_24 { // PUSH_CONDITION
      log('Decoded I*-type instruction: slli') // meta cond eq_24
    } // POP_CONDITION
    extra_17 = imm11_5 == (0:b7)
    opcode_2_eq_1 = opcode_2 == (19:b7)
    funct3_2_eq_1 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_1 = opcode_2_eq_1 & funct3_2_eq_1
    eq_25 = opcode_2_and__funct3_2_1 & extra_17
    is_I_star_2 = is_I_star_1 | eq_25
    alu_type_29 = eq_25 ? (64:b15) : alu_type_28
    if eq_25 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srli') // meta cond eq_25
    } // POP_CONDITION
    extra_18 = imm11_5 == (32:b7)
    opcode_2_eq_2 = opcode_2 == (19:b7)
    funct3_2_eq_2 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_2 = opcode_2_eq_2 & funct3_2_eq_2
    eq_26 = opcode_2_and__funct3_2_2 & extra_18
    is_I_star_3 = is_I_star_2 | eq_26
    alu_type_30 = eq_26 ? (128:b15) : alu_type_29
    if eq_26 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srai') // meta cond eq_26
    } // POP_CONDITION
    imm11_5_1 = instr_1[(25:u5):(31:u5)]
    imm4_0 = instr_1[(7:u3):(11:u4)]
    imm_2 = { imm11_5_1 imm4_0 }
    rs1_3 = instr_1[(15:u4):(19:u5)]
    rs2_1 = instr_1[(20:u5):(24:u5)]
    opcode_3 = instr_1[(0:u1):(6:u3)]
    funct3_3 = instr_1[(12:u4):(14:u4)]
    opcode_3_eq = opcode_3 == (35:b7)
    funct3_3_eq = funct3_3 == (0:b3)
    eq_27 = opcode_3_eq & funct3_3_eq
    is_S_1 = (0:b1) | eq_27
    if eq_27 { // PUSH_CONDITION
      log('Decoded S-type instruction: sb') // meta cond eq_27
    } // POP_CONDITION
    opcode_3_eq_1 = opcode_3 == (35:b7)
    funct3_3_eq_1 = funct3_3 == (1:b3)
    eq_28 = opcode_3_eq_1 & funct3_3_eq_1
    is_S_2 = is_S_1 | eq_28
    if eq_28 { // PUSH_CONDITION
      log('Decoded S-type instruction: sh') // meta cond eq_28
    } // POP_CONDITION
    opcode_3_eq_2 = opcode_3 == (35:b7)
    funct3_3_eq_2 = funct3_3 == (2:b3)
    eq_29 = opcode_3_eq_2 & funct3_3_eq_2
    is_S_3 = is_S_2 | eq_29
    if eq_29 { // PUSH_CONDITION
      log('Decoded S-type instruction: sw') // meta cond eq_29
    } // POP_CONDITION
    imm12 = instr_1[(31:u5):(31:u5)]
    imm11 = instr_1[(7:u3):(7:u3)]
    imm10_5 = instr_1[(25:u5):(30:u5)]
    imm4_1 = instr_1[(8:u4):(11:u4)]
    imm12_cat_imm11 = { imm12 imm11 }
    imm12_cat_cat_imm10_5 = { imm12_cat_imm11 imm10_5 }
    imm12_cat_cat_imm4_1 = { imm12_cat_cat_imm10_5 imm4_1 }
    imm_3 = { imm12_cat_cat_imm4_1 (0:b1) }
    rs1_4 = instr_1[(15:u4):(19:u5)]
    rs2_2 = instr_1[(20:u5):(24:u5)]
    opcode_4 = instr_1[(0:u1):(6:u3)]
    funct3_4 = instr_1[(12:u4):(14:u4)]
    opcode_4_eq = opcode_4 == (99:b7)
    funct3_4_eq = funct3_4 == (0:b3)
    eq_30 = opcode_4_eq & funct3_4_eq
    is_B_1 = (0:b1) | eq_30
    alu_type_32 = eq_30 ? (256:b15) : (16384:b15)
    if eq_30 { // PUSH_CONDITION
      log('Decoded B-type instruction: beq') // meta cond eq_30
    } // POP_CONDITION
    opcode_4_eq_1 = opcode_4 == (99:b7)
    funct3_4_eq_1 = funct3_4 == (1:b3)
    eq_31 = opcode_4_eq_1 & funct3_4_eq_1
    is_B_2 = is_B_1 | eq_31
    alu_type_33 = eq_31 ? (8192:b15) : alu_type_32
    if eq_31 { // PUSH_CONDITION
      log('Decoded B-type instruction: bne') // meta cond eq_31
    } // POP_CONDITION
    opcode_4_eq_2 = opcode_4 == (99:b7)
    funct3_4_eq_2 = funct3_4 == (4:b3)
    eq_32 = opcode_4_eq_2 & funct3_4_eq_2
    is_B_3 = is_B_2 | eq_32
    alu_type_34 = eq_32 ? (512:b15) : alu_type_33
    if eq_32 { // PUSH_CONDITION
      log('Decoded B-type instruction: blt') // meta cond eq_32
    } // POP_CONDITION
    opcode_4_eq_3 = opcode_4 == (99:b7)
    funct3_4_eq_3 = funct3_4 == (5:b3)
    eq_33 = opcode_4_eq_3 & funct3_4_eq_3
    is_B_4 = is_B_3 | eq_33
    alu_type_35 = eq_33 ? (2048:b15) : alu_type_34
    if eq_33 { // PUSH_CONDITION
      log('Decoded B-type instruction: bge') // meta cond eq_33
    } // POP_CONDITION
    opcode_4_eq_4 = opcode_4 == (99:b7)
    funct3_4_eq_4 = funct3_4 == (6:b3)
    eq_34 = opcode_4_eq_4 & funct3_4_eq_4
    is_B_5 = is_B_4 | eq_34
    alu_type_36 = eq_34 ? (1024:b15) : alu_type_35
    if eq_34 { // PUSH_CONDITION
      log('Decoded B-type instruction: bltu') // meta cond eq_34
    } // POP_CONDITION
    opcode_4_eq_5 = opcode_4 == (99:b7)
    funct3_4_eq_5 = funct3_4 == (7:b3)
    eq_35 = opcode_4_eq_5 & funct3_4_eq_5
    is_B_6 = is_B_5 | eq_35
    alu_type_37 = eq_35 ? (4096:b15) : alu_type_36
    if eq_35 { // PUSH_CONDITION
      log('Decoded B-type instruction: bgeu') // meta cond eq_35
    } // POP_CONDITION
    imm_4 = instr_1[(12:u4):(31:u5)]
    rd_3 = instr_1[(7:u3):(11:u4)]
    opcode_5 = instr_1[(0:u1):(6:u3)]
    is_lui = opcode_5 == (55:b7)
    is_U_1 = (0:b1) | is_lui
    if is_lui { // PUSH_CONDITION
      log('Decoded U-type instruction: lui') // meta cond is_lui
    } // POP_CONDITION
    is_auipc = opcode_5 == (23:b7)
    is_U_2 = is_U_1 | is_auipc
    if is_auipc { // PUSH_CONDITION
      log('Decoded U-type instruction: auipc') // meta cond is_auipc
    } // POP_CONDITION
    rd_4 = instr_1[(7:u3):(11:u4)]
    opcode_6 = instr_1[(0:u1):(6:u3)]
    imm20 = instr_1[(31:u5):(31:u5)]
    imm10_1 = instr_1[(21:u5):(30:u5)]
    imm11_1 = instr_1[(20:u5):(20:u5)]
    imm19_12 = instr_1[(12:u4):(19:u5)]
    imm20_cat_imm19_12 = { imm20 imm19_12 }
    imm20_cat_cat_imm11_1 = { imm20_cat_imm19_12 imm11_1 }
    imm20_cat_cat_imm10_1 = { imm20_cat_cat_imm11_1 imm10_1 }
    imm_5 = { imm20_cat_cat_imm10_1 (0:b1) }
    eq_38 = opcode_6 == (111:b7)
    is_jal = (0:b1) | eq_38
    if eq_38 { // PUSH_CONDITION
      log('Decoded J-type instruction: jal') // meta cond eq_38
    } // POP_CONDITION
    is_R_or__is_I = is_R_10 | is_I_14
    is_R_or__is_I_1 = is_R_or__is_I | is_I_star_3
    is_R_or__is_S = is_R_or__is_I_1 | is_S_3
    rs1_used = is_R_or__is_S | is_B_6
    is_B_mux = is_B_6 ? rs1_4 : (0:b5)
    is_S_mux = is_S_3 ? rs1_3 : is_B_mux
    is_I_mux = is_I_star_3 ? rs1_2 : is_S_mux
    is_I_mux_1 = is_I_14 ? rs1_1 : is_I_mux
    rs1_5 = is_R_10 ? rs1 : is_I_mux_1
    is_R_or__is_S_1 = is_R_10 | is_S_3
    rs2_used = is_R_or__is_S_1 | is_B_6
    is_B_mux_1 = is_B_6 ? rs2_2 : (0:b5)
    is_S_mux_1 = is_S_3 ? rs2_1 : is_B_mux_1
    rs2_3 = is_R_10 ? rs2 : is_S_mux_1
    ecall_or__ebreak = is_ecall | is_ebreak
    not__ecall_or = !ecall_or__ebreak
    is_I_writes = is_I_14 & not__ecall_or
    is_R_or__is_I_2 = is_R_10 | is_I_writes
    is_R_or__is_I_3 = is_R_or__is_I_2 | is_I_star_3
    is_R_or__is_U = is_R_or__is_I_3 | is_U_2
    rd_used = is_R_or__is_U | is_jal
    is_J_mux = is_jal ? rd_4 : (0:b5)
    is_U_mux = is_U_2 ? rd_3 : is_J_mux
    is_I_mux_2 = is_I_star_3 ? rd_2 : is_U_mux
    is_I_mux_3 = is_I_writes ? rd_1 : is_I_mux_2
    rd_5 = is_R_10 ? rd : is_I_mux_3
    is_I_or__is_I = is_I_14 | is_I_star_3
    is_I_or__is_S = is_I_or__is_I | is_S_3
    is_I_or__is_B = is_I_or__is_S | is_B_6
    is_I_or__is_U = is_I_or__is_B | is_U_2
    imm_used = is_I_or__is_U | is_jal
    I_sign = imm[(11:u4):(11:u4)]
    I_high = I_sign ? (1048575:b20) : (0:b20)
    imm_I_sext = { I_high imm }
    S_sign = imm_2[(11:u4):(11:u4)]
    S_high = S_sign ? (1048575:b20) : (0:b20)
    imm_S_sext = { S_high imm_2 }
    B_sign = imm_3[(12:u4):(12:u4)]
    B_high = B_sign ? (524287:b19) : (0:b19)
    imm_B_sext = { B_high imm_3 }
    J_sign = imm_5[(20:u5):(20:u5)]
    J_high = J_sign ? (2047:b11) : (0:b11)
    imm_J_sext = { J_high imm_5 }
    imm_U_shifted = { imm_4 (0:b12) }
    imm_Istar_zext = zext imm_1 to b32
    is_J_mux_1 = is_jal ? imm_J_sext : (0:b32)
    is_U_mux_1 = is_U_2 ? imm_U_shifted : is_J_mux_1
    is_B_mux_2 = is_B_6 ? imm_B_sext : is_U_mux_1
    is_S_mux_2 = is_S_3 ? imm_S_sext : is_B_mux_2
    is_I_mux_4 = is_I_star_3 ? imm_Istar_zext : is_S_mux_2
    imm_6 = is_I_14 ? imm_I_sext : is_I_mux_4
    eq_11_or__eq_12 = eq_11 | eq_12
    eq_11_or__eq_13 = eq_11_or__eq_12 | eq_13
    eq_11_or__eq_14 = eq_11_or__eq_13 | eq_14
    mem_read = eq_11_or__eq_14 | eq_15
    eq_27_or__eq_28 = eq_27 | eq_28
    mem_write = eq_27_or__eq_28 | eq_29
    is_B_or__is_J = is_B_6 | is_jal
    is_branch_1 = is_B_or__is_J | is_jalr
    instr_1_slice_40 = instr_1[(12:u4):(14:u4)]
    branch_type = is_B_6 ? instr_1_slice_40 : (0:b3)
    is_U_mux_2 = is_U_2 ? (1:b15) : (16384:b15)
    is_B_mux_4 = is_B_6 ? alu_type_37 : is_U_mux_2
    is_I_mux_6 = is_I_star_3 ? alu_type_30 : is_B_mux_4
    is_I_mux_7 = is_I_14 ? alu_type_26 : is_I_mux_6
    alu_type_38 = is_R_10 ? alu_type_11 : is_I_mux_7
    rs1_pending = reg_pending[rs1_5]
    rs2_pending = reg_pending[rs2_3]
    rs1_rob_tag_used = rs1_pending != (0:u4)
    rs2_rob_tag_used = rs2_pending != (0:u4)
    rs1_pending_sub = rs1_pending - (1:u4)
    rs1_pending_cast = bitcast rs1_pending_sub to u3
    rs1_rob_tag = rs1_rob_tag_used ? rs1_pending_cast : (0:u3)
    rs2_pending_sub = rs2_pending - (1:u4)
    rs2_pending_cast = bitcast rs2_pending_sub to u3
    rs2_rob_tag = rs2_rob_tag_used ? rs2_pending_cast : (0:u3)
    rs1_5_neq = rs1_5 != (0:b5)
    rs1_used_or__rs1_5 = rs1_used | rs1_5_neq
    cbd_payload_slice = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_1 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast = bitcast cbd_payload_slice_1 to u4
    rs1_rob_eq_cbd_payload = rs1_rob_tag == cbd_payload_cast
    cbd_payload_and__rs1_rob = cbd_payload_slice & rs1_rob_eq_cbd_payload
    array_080ef_rd_3 = array_080ef[rs1_rob_tag]
    cbd_payload_mux = cbd_payload_and__rs1_rob ? (1:b1) : array_080ef_rd_3
    rs1_rob_mux_1 = rs1_rob_tag_used ? cbd_payload_mux : (1:b1)
    rs1_valid = rs1_used_or__rs1_5 ? rs1_rob_mux_1 : (1:b1)
    rs2_3_neq = rs2_3 != (0:b5)
    rs2_used_or__rs2_3 = rs2_used | rs2_3_neq
    cbd_payload_slice_2 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_3 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_1 = bitcast cbd_payload_slice_3 to u4
    rs2_rob_eq_cbd_payload = rs2_rob_tag == cbd_payload_cast_1
    cbd_payload_and__rs2_rob = cbd_payload_slice_2 & rs2_rob_eq_cbd_payload
    array_080ef_rd_4 = array_080ef[rs2_rob_tag]
    cbd_payload_mux_1 = cbd_payload_and__rs2_rob ? (1:b1) : array_080ef_rd_4
    rs2_rob_mux_1 = rs2_rob_tag_used ? cbd_payload_mux_1 : (1:b1)
    rs2_valid = rs2_used_or__rs2_3 ? rs2_rob_mux_1 : (1:b1)
    rs1_5_neq_1 = rs1_5 != (0:b5)
    rs1_used_or__rs1_5_1 = rs1_used | rs1_5_neq_1
    cbd_payload_slice_4 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_5 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_2 = bitcast cbd_payload_slice_5 to u4
    rs1_rob_eq_cbd_payload_1 = rs1_rob_tag == cbd_payload_cast_2
    cbd_payload_and__rs1_rob_1 = cbd_payload_slice_4 & rs1_rob_eq_cbd_payload_1
    cbd_payload_slice_6 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_3 = bitcast cbd_payload_slice_6 to u32
    array_080fb_rd_4 = array_080fb[rs1_rob_tag]
    cbd_payload_mux_2 = cbd_payload_and__rs1_rob_1 ? cbd_payload_cast_3 : array_080fb_rd_4
    regs_rd_1 = regs[rs1_5]
    rs1_rob_mux_2 = rs1_rob_tag_used ? cbd_payload_mux_2 : regs_rd_1
    rs1_value = rs1_used_or__rs1_5_1 ? rs1_rob_mux_2 : (0:u32)
    rs2_3_neq_1 = rs2_3 != (0:b5)
    rs2_used_or__rs2_3_1 = rs2_used | rs2_3_neq_1
    cbd_payload_slice_7 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_8 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_4 = bitcast cbd_payload_slice_8 to u4
    rs2_rob_eq_cbd_payload_1 = rs2_rob_tag == cbd_payload_cast_4
    cbd_payload_and__rs2_rob_1 = cbd_payload_slice_7 & rs2_rob_eq_cbd_payload_1
    cbd_payload_slice_9 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_5 = bitcast cbd_payload_slice_9 to u32
    array_080fb_rd_5 = array_080fb[rs2_rob_tag]
    cbd_payload_mux_3 = cbd_payload_and__rs2_rob_1 ? cbd_payload_cast_5 : array_080fb_rd_5
    regs_rd_2 = regs[rs2_3]
    rs2_rob_mux_2 = rs2_rob_tag_used ? cbd_payload_mux_3 : regs_rd_2
    rs2_value = rs2_used_or__rs2_3_1 ? rs2_rob_mux_2 : (0:u32)
    is_valid = rs1_valid & rs2_valid
    log('decoder: alu_type(onehot)={:014b}', alu_type_38) // meta cond (1:b1)
    rs1_5_cat_rs1_used = { rs1_5 rs1_used }
    rs1_5_cat_rs1_value = { rs1_5_cat_rs1_used rs1_value }
    rs1_5_cat_rs1_valid = { rs1_5_cat_rs1_value rs1_valid }
    rs1_5_cat_rs2_3 = { rs1_5_cat_rs1_valid rs2_3 }
    rs1_5_cat_rs2_used = { rs1_5_cat_rs2_3 rs2_used }
    rs1_5_cat_rs2_value = { rs1_5_cat_rs2_used rs2_value }
    rs1_5_cat_rs2_valid = { rs1_5_cat_rs2_value rs2_valid }
    rs1_5_cat_rd_5 = { rs1_5_cat_rs2_valid rd_5 }
    rs1_5_cat_rd_used = { rs1_5_cat_rd_5 rd_used }
    rs1_5_cat_imm_6 = { rs1_5_cat_rd_used imm_6 }
    rs1_5_cat_imm_used = { rs1_5_cat_imm_6 imm_used }
    rs1_5_cat_alu_type = { rs1_5_cat_imm_used alu_type_38 }
    rs1_5_cat_mem_read = { rs1_5_cat_alu_type mem_read }
    rs1_5_cat_mem_write = { rs1_5_cat_mem_read mem_write }
    rs1_5_cat_is_branch = { rs1_5_cat_mem_write is_branch_1 }
    rs1_5_cat_branch_type = { rs1_5_cat_is_branch branch_type }
    rs1_5_cat_is_jal = { rs1_5_cat_branch_type is_jal }
    rs1_5_cat_is_jalr = { rs1_5_cat_is_jal is_jalr }
    rs1_5_cat_is_ecall = { rs1_5_cat_is_jalr is_ecall }
    rs1_5_cat_is_ebreak = { rs1_5_cat_is_ecall is_ebreak }
    rs1_5_cat_is_lui = { rs1_5_cat_is_ebreak is_lui }
    rs1_5_cat_is_auipc = { rs1_5_cat_is_lui is_auipc }
    rs1_5_cat_is_valid = { rs1_5_cat_is_auipc is_valid }
    rs1_5_slice = rs1_5_cat_is_valid[(12:u4):(12:u4)]
    rs1_5_slice_1 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
    is_mem = rs1_5_slice | rs1_5_slice_1
    array_080e3_rd = array_080e3[(0:u1)]
    array_080e3_add = array_080e3_rd + (1:u3)
    array_080e3_cast = bitcast array_080e3_add to u3
    array_080e0_rd_2 = array_080e0[(0:u1)]
    array_080e3_eq_array_080e = array_080e3_cast == array_080e0_rd_2
    array_080e0_rd_3 = array_080e0[(0:u1)]
    array_080e9_rd_2 = array_080e9[array_080e0_rd_3]
    array_080e3_and__array_08 = array_080e3_eq_array_080e & array_080e9_rd_2
    array_0812b_rd = array_0812b[(0:u1)]
    array_0805c_rd = array_0805c[(0:u1)]
    is_mem_mux = is_mem ? array_0812b_rd : array_0805c_rd
    array_080e3_or__is_mem = array_080e3_and__array_08 | is_mem_mux
    stall_1 = array_080e3_or__is_mem & re_1
    not__stall_1 = !stall_1
    rs1_5_slice_2 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
    not__and__rs1_5 = not__stall_1 & rs1_5_slice_2
    stop_signal_1 = not__and__rs1_5 & re_1
    re_1_eq_extra_14 = re_1 == (1:b1)
    if re_1_eq_extra_14 { // PUSH_CONDITION
      log('issuer: pc=0x{:08x} instr=0x{:08x} is_mem={} stall={}', stall_pc_1, instr_1, is_mem, stall_1) // meta cond re_1_eq_extra_14
      not__stall_1_1 = !stall_1
      re_1_and__not_ = re_1_eq_extra_14 & not__stall_1_1
      if not__stall_1_1 { // PUSH_CONDITION
        rob_idx = array_080e3[(0:u1)]
        rob_idx_add = rob_idx + (1:u3)
        rob_idx_and_ = rob_idx_add & (7:u3)
        next_tail = bitcast rob_idx_and_ to u3
        array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_
        array_080e9_rd_3 = array_080e9[rob_idx]
        array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_080ef_rd_5 = array_080ef[rob_idx]
        array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_08107_rd_2 = array_08107[rob_idx]
        array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_080f5_rd_3 = array_080f5[rob_idx]
        rs1_5_slice_3 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_
        array_080fb_rd_6 = array_080fb[rob_idx]
        array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_
        array_08101_rd_1 = array_08101[rob_idx]
        rs1_5_slice_4 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
        array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_
        array_0810d_rd_1 = array_0810d[rob_idx]
        rs1_5_slice_5 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
        rs1_5_slice_6 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
        rs1_5_or__rs1_5_1 = rs1_5_slice_5 | rs1_5_slice_6
        array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_08113_rd_3 = array_08113[rob_idx]
        rs1_5_slice_7 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
        array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_
        rs1_5_slice_8 = rs1_5_cat_is_valid[(139:u8):(139:u8)]
        rs1_5_slice_9 = rs1_5_cat_is_valid[(140:u8):(144:u8)]
        reg_pending_rd_4 = reg_pending[rs1_5_slice_9]
        qj_raw = rs1_5_slice_8 ? reg_pending_rd_4 : (0:b4)
        rs1_5_slice_10 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
        rs1_5_slice_11 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
        reg_pending_rd_5 = reg_pending[rs1_5_slice_11]
        qk_raw = rs1_5_slice_10 ? reg_pending_rd_5 : (0:b4)
        qj_raw_sub = qj_raw - (1:b4)
        qj = bitcast qj_raw_sub to b4
        qk_raw_sub = qk_raw - (1:b4)
        qk = bitcast qk_raw_sub to b4
        rs1_5_slice_12 = rs1_5_cat_is_valid[(107:u7):(138:u8)]
        op1_val = bitcast rs1_5_slice_12 to u32
        rs1_5_slice_13 = rs1_5_cat_is_valid[(68:u7):(99:u7)]
        rs2_val = bitcast rs1_5_slice_13 to u32
        qj_valid = rs1_5_cat_is_valid[(106:u7):(106:u7)]
        qk_valid = rs1_5_cat_is_valid[(67:u7):(67:u7)]
        rs1_5_slice_16 = rs1_5_cat_is_valid[(61:u6):(61:u6)]
        rs1_5_slice_17 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        rs1_5_neq_2 = rs1_5_slice_17 != (0:b5)
        rs1_5_and__rs1_5 = rs1_5_slice_16 & rs1_5_neq_2
        re_1_and__rs1_5 = re_1_and__not_ & rs1_5_and__rs1_5
        if rs1_5_and__rs1_5 { // PUSH_CONDITION
          rs1_5_slice_18 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          reg_pending_rd_6 = reg_pending[rs1_5_slice_18]
          rob_idx_add_1 = rob_idx + (1:u3)
          rob_idx_cast_1 = bitcast rob_idx_add_1 to b4
          reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5
        } // POP_CONDITION
        re_1_and__is_mem = re_1_and__not_ & is_mem
        if is_mem { // PUSH_CONDITION
          rs1_5_slice_19 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> LSQ: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_19, qj, qk) // meta cond re_1_and__is_mem
          array_0812b_rd_1 = array_0812b[(0:u1)]
          array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0812e_rd = array_0812e[(0:u1)]
          rs1_5_slice_20 = rs1_5_cat_is_valid[(12:u4):(12:u4)]
          array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08134_rd = array_08134[(0:u1)]
          rs1_5_slice_21 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
          array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0813a_rd = array_0813a[(0:u1)]
          rob_idx_cast_2 = zext rob_idx to b4
          array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0814c_rd = array_0814c[(0:u1)]
          rs1_5_slice_22 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0815e_rd = array_0815e[(0:u1)]
          array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08164_rd = array_08164[(0:u1)]
          array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08152_rd = array_08152[(0:u1)]
          array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08158_rd = array_08158[(0:u1)]
          array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0816a_rd = array_0816a[(0:u1)]
          array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08170_rd = array_08170[(0:u1)]
          array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08176_rd = array_08176[(0:u1)]
          rs1_5_slice_23 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
          array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0817c_rd = array_0817c[(0:u1)]
          rs1_5_slice_24 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_2 = bitcast rs1_5_slice_24 to u32
          array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
        } // POP_CONDITION
        not__is_mem = !is_mem
        re_1_and__not__1 = re_1_and__not_ & not__is_mem
        if not__is_mem { // PUSH_CONDITION
          rs1_5_slice_25 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> RS: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_25, qj, qk) // meta cond re_1_and__not__1
          array_0805c_rd_1 = array_0805c[(0:u1)]
          array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1
          array_0805f_rd = array_0805f[(0:u1)]
          rs1_5_slice_26 = rs1_5_cat_is_valid[(13:u4):(27:u5)]
          array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_27 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_28 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_3 = bitcast rs1_5_slice_28 to u32
          op2_val = rs1_5_slice_27 ? rs2_val : rs1_5_cast_3
          rs1_5_slice_29 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          rs1_5_slice_30 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          rs1_5_mux_3 = rs1_5_slice_30 ? stall_pc_1 : op1_val
          op1_val_1 = rs1_5_slice_29 ? (0:u32) : rs1_5_mux_3
          array_08065_rd = array_08065[(0:u1)]
          array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_31 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_32 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_4 = bitcast rs1_5_slice_32 to u32
          op2_val_1 = rs1_5_slice_31 ? rs2_val : rs1_5_cast_4
          array_0806b_rd = array_0806b[(0:u1)]
          array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08071_rd = array_08071[(0:u1)]
          array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1
          array_08077_rd = array_08077[(0:u1)]
          array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1
          array_0807d_rd = array_0807d[(0:u1)]
          array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08083_rd = array_08083[(0:u1)]
          array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08089_rd = array_08089[(0:u1)]
          rs1_5_slice_33 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0808f_rd = array_0808f[(0:u1)]
          rob_idx_cast_3 = zext rob_idx to b4
          array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08095_rd = array_08095[(0:u1)]
          rs1_5_slice_34 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_5 = bitcast rs1_5_slice_34 to u32
          array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0809b_rd = array_0809b[(0:u1)]
          rs1_5_slice_35 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
          array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a1_rd = array_080a1[(0:u1)]
          rs1_5_slice_36 = rs1_5_cat_is_valid[(6:u3):(6:u3)]
          array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a7_rd = array_080a7[(0:u1)]
          rs1_5_slice_37 = rs1_5_cat_is_valid[(5:u3):(5:u3)]
          array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080ad_rd = array_080ad[(0:u1)]
          rs1_5_slice_38 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080b3_rd = array_080b3[(0:u1)]
          rs1_5_slice_39 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080bf_rd = array_080bf[(0:u1)]
          array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080c2_rd = array_080c2[(0:u1)]
          rs1_5_slice_40 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
          rs1_5_slice_41 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
          rs1_5_or__rs1_5_2 = rs1_5_slice_40 | rs1_5_slice_41
          array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1
        } // POP_CONDITION
      } // POP_CONDITION
    } // POP_CONDITION
  }
 expr=stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
[verilog] module FetcherImpl external port IsserImpl_stop_signal_1 from   // External: re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  //  .usedby: re_valid = re.valid()
  //  .usedby: re_1 = re_valid ? re : (0:b1)
  // External: pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
  //  .usedby: pc_addr_2_valid = pc_addr_2.valid()
  //  .usedby: stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
  // External: instr = SRAM_rdata[(0:u1)]
  //  .usedby: instr_valid = instr.valid()
  //  .usedby: instr_1 = instr_valid ? instr : (0:b32)
  // External: ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  //  .usedby: ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
  //  .usedby: cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
  #[downstream]
  IsserImpl = module IsserImpl {
    re_valid = re.valid()
    re_1 = re_valid ? re : (0:b1)
    pc_addr_2_valid = pc_addr_2.valid()
    stall_pc_1 = pc_addr_2_valid ? pc_addr_2 : (0:u32)
    instr_valid = instr.valid()
    instr_1 = instr_valid ? instr : (0:b32)
    ROB_idx_cat_valid_valid = ROB_idx_cat_valid.valid()
    cbd_payload = ROB_idx_cat_valid_valid ? ROB_idx_cat_valid : (0:b37)
    opcode = instr_1[(0:u1):(6:u3)]
    funct3 = instr_1[(12:u4):(14:u4)]
    funct7 = instr_1[(25:u5):(31:u5)]
    rd = instr_1[(7:u3):(11:u4)]
    rs1 = instr_1[(15:u4):(19:u5)]
    rs2 = instr_1[(20:u5):(24:u5)]
    opcode_eq = opcode == (51:b7)
    funct3_eq = funct3 == (0:b3)
    opcode_eq_and__funct3_eq = opcode_eq & funct3_eq
    funct7_eq = funct7 == (0:b7)
    eq = opcode_eq_and__funct3_eq & funct7_eq
    is_R_1 = (0:b1) | eq
    alu_type_2 = eq ? (1:b15) : (16384:b15)
    if eq { // PUSH_CONDITION
      log('Decoded R-type instruction: add') // meta cond eq
    } // POP_CONDITION
    opcode_eq_1 = opcode == (51:b7)
    funct3_eq_1 = funct3 == (0:b3)
    opcode_eq_and__funct3_eq_1 = opcode_eq_1 & funct3_eq_1
    funct7_eq_1 = funct7 == (32:b7)
    eq_1 = opcode_eq_and__funct3_eq_1 & funct7_eq_1
    is_R_2 = is_R_1 | eq_1
    alu_type_3 = eq_1 ? (2:b15) : alu_type_2
    if eq_1 { // PUSH_CONDITION
      log('Decoded R-type instruction: sub') // meta cond eq_1
    } // POP_CONDITION
    opcode_eq_2 = opcode == (51:b7)
    funct3_eq_2 = funct3 == (7:b3)
    opcode_eq_and__funct3_eq_2 = opcode_eq_2 & funct3_eq_2
    funct7_eq_2 = funct7 == (0:b7)
    eq_2 = opcode_eq_and__funct3_eq_2 & funct7_eq_2
    is_R_3 = is_R_2 | eq_2
    alu_type_4 = eq_2 ? (16:b15) : alu_type_3
    if eq_2 { // PUSH_CONDITION
      log('Decoded R-type instruction: and') // meta cond eq_2
    } // POP_CONDITION
    opcode_eq_3 = opcode == (51:b7)
    funct3_eq_3 = funct3 == (6:b3)
    opcode_eq_and__funct3_eq_3 = opcode_eq_3 & funct3_eq_3
    funct7_eq_3 = funct7 == (0:b7)
    eq_3 = opcode_eq_and__funct3_eq_3 & funct7_eq_3
    is_R_4 = is_R_3 | eq_3
    alu_type_5 = eq_3 ? (8:b15) : alu_type_4
    if eq_3 { // PUSH_CONDITION
      log('Decoded R-type instruction: or') // meta cond eq_3
    } // POP_CONDITION
    opcode_eq_4 = opcode == (51:b7)
    funct3_eq_4 = funct3 == (4:b3)
    opcode_eq_and__funct3_eq_4 = opcode_eq_4 & funct3_eq_4
    funct7_eq_4 = funct7 == (0:b7)
    eq_4 = opcode_eq_and__funct3_eq_4 & funct7_eq_4
    is_R_5 = is_R_4 | eq_4
    alu_type_6 = eq_4 ? (4:b15) : alu_type_5
    if eq_4 { // PUSH_CONDITION
      log('Decoded R-type instruction: xor') // meta cond eq_4
    } // POP_CONDITION
    opcode_eq_5 = opcode == (51:b7)
    funct3_eq_5 = funct3 == (1:b3)
    opcode_eq_and__funct3_eq_5 = opcode_eq_5 & funct3_eq_5
    funct7_eq_5 = funct7 == (0:b7)
    eq_5 = opcode_eq_and__funct3_eq_5 & funct7_eq_5
    is_R_6 = is_R_5 | eq_5
    alu_type_7 = eq_5 ? (32:b15) : alu_type_6
    if eq_5 { // PUSH_CONDITION
      log('Decoded R-type instruction: sll') // meta cond eq_5
    } // POP_CONDITION
    opcode_eq_6 = opcode == (51:b7)
    funct3_eq_6 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_6 = opcode_eq_6 & funct3_eq_6
    funct7_eq_6 = funct7 == (0:b7)
    eq_6 = opcode_eq_and__funct3_eq_6 & funct7_eq_6
    is_R_7 = is_R_6 | eq_6
    alu_type_8 = eq_6 ? (64:b15) : alu_type_7
    if eq_6 { // PUSH_CONDITION
      log('Decoded R-type instruction: srl') // meta cond eq_6
    } // POP_CONDITION
    opcode_eq_7 = opcode == (51:b7)
    funct3_eq_7 = funct3 == (5:b3)
    opcode_eq_and__funct3_eq_7 = opcode_eq_7 & funct3_eq_7
    funct7_eq_7 = funct7 == (32:b7)
    eq_7 = opcode_eq_and__funct3_eq_7 & funct7_eq_7
    is_R_8 = is_R_7 | eq_7
    alu_type_9 = eq_7 ? (128:b15) : alu_type_8
    if eq_7 { // PUSH_CONDITION
      log('Decoded R-type instruction: sra') // meta cond eq_7
    } // POP_CONDITION
    opcode_eq_8 = opcode == (51:b7)
    funct3_eq_8 = funct3 == (2:b3)
    opcode_eq_and__funct3_eq_8 = opcode_eq_8 & funct3_eq_8
    funct7_eq_8 = funct7 == (0:b7)
    eq_8 = opcode_eq_and__funct3_eq_8 & funct7_eq_8
    is_R_9 = is_R_8 | eq_8
    alu_type_10 = eq_8 ? (512:b15) : alu_type_9
    if eq_8 { // PUSH_CONDITION
      log('Decoded R-type instruction: slt') // meta cond eq_8
    } // POP_CONDITION
    opcode_eq_9 = opcode == (51:b7)
    funct3_eq_9 = funct3 == (3:b3)
    opcode_eq_and__funct3_eq_9 = opcode_eq_9 & funct3_eq_9
    funct7_eq_9 = funct7 == (0:b7)
    eq_9 = opcode_eq_and__funct3_eq_9 & funct7_eq_9
    is_R_10 = is_R_9 | eq_9
    alu_type_11 = eq_9 ? (1024:b15) : alu_type_10
    if eq_9 { // PUSH_CONDITION
      log('Decoded R-type instruction: sltu') // meta cond eq_9
    } // POP_CONDITION
    imm = instr_1[(20:u5):(31:u5)]
    rs1_1 = instr_1[(15:u4):(19:u5)]
    rd_1 = instr_1[(7:u3):(11:u4)]
    opcode_1 = instr_1[(0:u1):(6:u3)]
    funct3_1 = instr_1[(12:u4):(14:u4)]
    opcode_1_eq = opcode_1 == (103:b7)
    funct3_1_eq = funct3_1 == (0:b3)
    opcode_1_and__funct3_1 = opcode_1_eq & funct3_1_eq
    is_jalr = opcode_1_and__funct3_1 & (1:b1)
    is_I_1 = (0:b1) | is_jalr
    alu_type_13 = is_jalr ? (1:b15) : (16384:b15)
    if is_jalr { // PUSH_CONDITION
      log('Decoded I-type instruction: jalr') // meta cond is_jalr
    } // POP_CONDITION
    opcode_1_eq_1 = opcode_1 == (3:b7)
    funct3_1_eq_1 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_1 = opcode_1_eq_1 & funct3_1_eq_1
    eq_11 = opcode_1_and__funct3_1_1 & (1:b1)
    is_I_2 = is_I_1 | eq_11
    alu_type_14 = eq_11 ? (1:b15) : alu_type_13
    if eq_11 { // PUSH_CONDITION
      log('Decoded I-type instruction: lb') // meta cond eq_11
    } // POP_CONDITION
    opcode_1_eq_2 = opcode_1 == (3:b7)
    funct3_1_eq_2 = funct3_1 == (1:b3)
    opcode_1_and__funct3_1_2 = opcode_1_eq_2 & funct3_1_eq_2
    eq_12 = opcode_1_and__funct3_1_2 & (1:b1)
    is_I_3 = is_I_2 | eq_12
    alu_type_15 = eq_12 ? (1:b15) : alu_type_14
    if eq_12 { // PUSH_CONDITION
      log('Decoded I-type instruction: lh') // meta cond eq_12
    } // POP_CONDITION
    opcode_1_eq_3 = opcode_1 == (3:b7)
    funct3_1_eq_3 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_3 = opcode_1_eq_3 & funct3_1_eq_3
    eq_13 = opcode_1_and__funct3_1_3 & (1:b1)
    is_I_4 = is_I_3 | eq_13
    alu_type_16 = eq_13 ? (1:b15) : alu_type_15
    if eq_13 { // PUSH_CONDITION
      log('Decoded I-type instruction: lw') // meta cond eq_13
    } // POP_CONDITION
    opcode_1_eq_4 = opcode_1 == (3:b7)
    funct3_1_eq_4 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_4 = opcode_1_eq_4 & funct3_1_eq_4
    eq_14 = opcode_1_and__funct3_1_4 & (1:b1)
    is_I_5 = is_I_4 | eq_14
    alu_type_17 = eq_14 ? (1:b15) : alu_type_16
    if eq_14 { // PUSH_CONDITION
      log('Decoded I-type instruction: lbu') // meta cond eq_14
    } // POP_CONDITION
    opcode_1_eq_5 = opcode_1 == (3:b7)
    funct3_1_eq_5 = funct3_1 == (5:b3)
    opcode_1_and__funct3_1_5 = opcode_1_eq_5 & funct3_1_eq_5
    eq_15 = opcode_1_and__funct3_1_5 & (1:b1)
    is_I_6 = is_I_5 | eq_15
    alu_type_18 = eq_15 ? (1:b15) : alu_type_17
    if eq_15 { // PUSH_CONDITION
      log('Decoded I-type instruction: lhu') // meta cond eq_15
    } // POP_CONDITION
    opcode_1_eq_6 = opcode_1 == (19:b7)
    funct3_1_eq_6 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_6 = opcode_1_eq_6 & funct3_1_eq_6
    eq_16 = opcode_1_and__funct3_1_6 & (1:b1)
    is_I_7 = is_I_6 | eq_16
    alu_type_19 = eq_16 ? (1:b15) : alu_type_18
    if eq_16 { // PUSH_CONDITION
      log('Decoded I-type instruction: addi') // meta cond eq_16
    } // POP_CONDITION
    opcode_1_eq_7 = opcode_1 == (19:b7)
    funct3_1_eq_7 = funct3_1 == (2:b3)
    opcode_1_and__funct3_1_7 = opcode_1_eq_7 & funct3_1_eq_7
    eq_17 = opcode_1_and__funct3_1_7 & (1:b1)
    is_I_8 = is_I_7 | eq_17
    alu_type_20 = eq_17 ? (512:b15) : alu_type_19
    if eq_17 { // PUSH_CONDITION
      log('Decoded I-type instruction: slti') // meta cond eq_17
    } // POP_CONDITION
    opcode_1_eq_8 = opcode_1 == (19:b7)
    funct3_1_eq_8 = funct3_1 == (3:b3)
    opcode_1_and__funct3_1_8 = opcode_1_eq_8 & funct3_1_eq_8
    eq_18 = opcode_1_and__funct3_1_8 & (1:b1)
    is_I_9 = is_I_8 | eq_18
    alu_type_21 = eq_18 ? (1024:b15) : alu_type_20
    if eq_18 { // PUSH_CONDITION
      log('Decoded I-type instruction: sltiu') // meta cond eq_18
    } // POP_CONDITION
    opcode_1_eq_9 = opcode_1 == (19:b7)
    funct3_1_eq_9 = funct3_1 == (4:b3)
    opcode_1_and__funct3_1_9 = opcode_1_eq_9 & funct3_1_eq_9
    eq_19 = opcode_1_and__funct3_1_9 & (1:b1)
    is_I_10 = is_I_9 | eq_19
    alu_type_22 = eq_19 ? (4:b15) : alu_type_21
    if eq_19 { // PUSH_CONDITION
      log('Decoded I-type instruction: xori') // meta cond eq_19
    } // POP_CONDITION
    opcode_1_eq_10 = opcode_1 == (19:b7)
    funct3_1_eq_10 = funct3_1 == (6:b3)
    opcode_1_and__funct3_1_10 = opcode_1_eq_10 & funct3_1_eq_10
    eq_20 = opcode_1_and__funct3_1_10 & (1:b1)
    is_I_11 = is_I_10 | eq_20
    alu_type_23 = eq_20 ? (8:b15) : alu_type_22
    if eq_20 { // PUSH_CONDITION
      log('Decoded I-type instruction: ori') // meta cond eq_20
    } // POP_CONDITION
    opcode_1_eq_11 = opcode_1 == (19:b7)
    funct3_1_eq_11 = funct3_1 == (7:b3)
    opcode_1_and__funct3_1_11 = opcode_1_eq_11 & funct3_1_eq_11
    eq_21 = opcode_1_and__funct3_1_11 & (1:b1)
    is_I_12 = is_I_11 | eq_21
    alu_type_24 = eq_21 ? (16:b15) : alu_type_23
    if eq_21 { // PUSH_CONDITION
      log('Decoded I-type instruction: andi') // meta cond eq_21
    } // POP_CONDITION
    extra_13 = imm == (0:b12)
    opcode_1_eq_12 = opcode_1 == (115:b7)
    funct3_1_eq_12 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_12 = opcode_1_eq_12 & funct3_1_eq_12
    is_ecall = opcode_1_and__funct3_1_12 & extra_13
    is_I_13 = is_I_12 | is_ecall
    alu_type_25 = is_ecall ? (16384:b15) : alu_type_24
    if is_ecall { // PUSH_CONDITION
      log('Decoded I-type instruction: ecall') // meta cond is_ecall
    } // POP_CONDITION
    extra_15 = imm == (1:b12)
    opcode_1_eq_13 = opcode_1 == (115:b7)
    funct3_1_eq_13 = funct3_1 == (0:b3)
    opcode_1_and__funct3_1_13 = opcode_1_eq_13 & funct3_1_eq_13
    is_ebreak = opcode_1_and__funct3_1_13 & extra_15
    is_I_14 = is_I_13 | is_ebreak
    alu_type_26 = is_ebreak ? (16384:b15) : alu_type_25
    if is_ebreak { // PUSH_CONDITION
      log('Decoded I-type instruction: ebreak') // meta cond is_ebreak
    } // POP_CONDITION
    imm_1 = instr_1[(20:u5):(31:u5)]
    imm11_5 = instr_1[(25:u5):(31:u5)]
    rs1_2 = instr_1[(15:u4):(19:u5)]
    rd_2 = instr_1[(7:u3):(11:u4)]
    opcode_2 = instr_1[(0:u1):(6:u3)]
    funct3_2 = instr_1[(12:u4):(14:u4)]
    extra_16 = imm11_5 == (0:b7)
    opcode_2_eq = opcode_2 == (19:b7)
    funct3_2_eq = funct3_2 == (1:b3)
    opcode_2_and__funct3_2 = opcode_2_eq & funct3_2_eq
    eq_24 = opcode_2_and__funct3_2 & extra_16
    is_I_star_1 = (0:b1) | eq_24
    alu_type_28 = eq_24 ? (32:b15) : (16384:b15)
    if eq_24 { // PUSH_CONDITION
      log('Decoded I*-type instruction: slli') // meta cond eq_24
    } // POP_CONDITION
    extra_17 = imm11_5 == (0:b7)
    opcode_2_eq_1 = opcode_2 == (19:b7)
    funct3_2_eq_1 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_1 = opcode_2_eq_1 & funct3_2_eq_1
    eq_25 = opcode_2_and__funct3_2_1 & extra_17
    is_I_star_2 = is_I_star_1 | eq_25
    alu_type_29 = eq_25 ? (64:b15) : alu_type_28
    if eq_25 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srli') // meta cond eq_25
    } // POP_CONDITION
    extra_18 = imm11_5 == (32:b7)
    opcode_2_eq_2 = opcode_2 == (19:b7)
    funct3_2_eq_2 = funct3_2 == (5:b3)
    opcode_2_and__funct3_2_2 = opcode_2_eq_2 & funct3_2_eq_2
    eq_26 = opcode_2_and__funct3_2_2 & extra_18
    is_I_star_3 = is_I_star_2 | eq_26
    alu_type_30 = eq_26 ? (128:b15) : alu_type_29
    if eq_26 { // PUSH_CONDITION
      log('Decoded I*-type instruction: srai') // meta cond eq_26
    } // POP_CONDITION
    imm11_5_1 = instr_1[(25:u5):(31:u5)]
    imm4_0 = instr_1[(7:u3):(11:u4)]
    imm_2 = { imm11_5_1 imm4_0 }
    rs1_3 = instr_1[(15:u4):(19:u5)]
    rs2_1 = instr_1[(20:u5):(24:u5)]
    opcode_3 = instr_1[(0:u1):(6:u3)]
    funct3_3 = instr_1[(12:u4):(14:u4)]
    opcode_3_eq = opcode_3 == (35:b7)
    funct3_3_eq = funct3_3 == (0:b3)
    eq_27 = opcode_3_eq & funct3_3_eq
    is_S_1 = (0:b1) | eq_27
    if eq_27 { // PUSH_CONDITION
      log('Decoded S-type instruction: sb') // meta cond eq_27
    } // POP_CONDITION
    opcode_3_eq_1 = opcode_3 == (35:b7)
    funct3_3_eq_1 = funct3_3 == (1:b3)
    eq_28 = opcode_3_eq_1 & funct3_3_eq_1
    is_S_2 = is_S_1 | eq_28
    if eq_28 { // PUSH_CONDITION
      log('Decoded S-type instruction: sh') // meta cond eq_28
    } // POP_CONDITION
    opcode_3_eq_2 = opcode_3 == (35:b7)
    funct3_3_eq_2 = funct3_3 == (2:b3)
    eq_29 = opcode_3_eq_2 & funct3_3_eq_2
    is_S_3 = is_S_2 | eq_29
    if eq_29 { // PUSH_CONDITION
      log('Decoded S-type instruction: sw') // meta cond eq_29
    } // POP_CONDITION
    imm12 = instr_1[(31:u5):(31:u5)]
    imm11 = instr_1[(7:u3):(7:u3)]
    imm10_5 = instr_1[(25:u5):(30:u5)]
    imm4_1 = instr_1[(8:u4):(11:u4)]
    imm12_cat_imm11 = { imm12 imm11 }
    imm12_cat_cat_imm10_5 = { imm12_cat_imm11 imm10_5 }
    imm12_cat_cat_imm4_1 = { imm12_cat_cat_imm10_5 imm4_1 }
    imm_3 = { imm12_cat_cat_imm4_1 (0:b1) }
    rs1_4 = instr_1[(15:u4):(19:u5)]
    rs2_2 = instr_1[(20:u5):(24:u5)]
    opcode_4 = instr_1[(0:u1):(6:u3)]
    funct3_4 = instr_1[(12:u4):(14:u4)]
    opcode_4_eq = opcode_4 == (99:b7)
    funct3_4_eq = funct3_4 == (0:b3)
    eq_30 = opcode_4_eq & funct3_4_eq
    is_B_1 = (0:b1) | eq_30
    alu_type_32 = eq_30 ? (256:b15) : (16384:b15)
    if eq_30 { // PUSH_CONDITION
      log('Decoded B-type instruction: beq') // meta cond eq_30
    } // POP_CONDITION
    opcode_4_eq_1 = opcode_4 == (99:b7)
    funct3_4_eq_1 = funct3_4 == (1:b3)
    eq_31 = opcode_4_eq_1 & funct3_4_eq_1
    is_B_2 = is_B_1 | eq_31
    alu_type_33 = eq_31 ? (8192:b15) : alu_type_32
    if eq_31 { // PUSH_CONDITION
      log('Decoded B-type instruction: bne') // meta cond eq_31
    } // POP_CONDITION
    opcode_4_eq_2 = opcode_4 == (99:b7)
    funct3_4_eq_2 = funct3_4 == (4:b3)
    eq_32 = opcode_4_eq_2 & funct3_4_eq_2
    is_B_3 = is_B_2 | eq_32
    alu_type_34 = eq_32 ? (512:b15) : alu_type_33
    if eq_32 { // PUSH_CONDITION
      log('Decoded B-type instruction: blt') // meta cond eq_32
    } // POP_CONDITION
    opcode_4_eq_3 = opcode_4 == (99:b7)
    funct3_4_eq_3 = funct3_4 == (5:b3)
    eq_33 = opcode_4_eq_3 & funct3_4_eq_3
    is_B_4 = is_B_3 | eq_33
    alu_type_35 = eq_33 ? (2048:b15) : alu_type_34
    if eq_33 { // PUSH_CONDITION
      log('Decoded B-type instruction: bge') // meta cond eq_33
    } // POP_CONDITION
    opcode_4_eq_4 = opcode_4 == (99:b7)
    funct3_4_eq_4 = funct3_4 == (6:b3)
    eq_34 = opcode_4_eq_4 & funct3_4_eq_4
    is_B_5 = is_B_4 | eq_34
    alu_type_36 = eq_34 ? (1024:b15) : alu_type_35
    if eq_34 { // PUSH_CONDITION
      log('Decoded B-type instruction: bltu') // meta cond eq_34
    } // POP_CONDITION
    opcode_4_eq_5 = opcode_4 == (99:b7)
    funct3_4_eq_5 = funct3_4 == (7:b3)
    eq_35 = opcode_4_eq_5 & funct3_4_eq_5
    is_B_6 = is_B_5 | eq_35
    alu_type_37 = eq_35 ? (4096:b15) : alu_type_36
    if eq_35 { // PUSH_CONDITION
      log('Decoded B-type instruction: bgeu') // meta cond eq_35
    } // POP_CONDITION
    imm_4 = instr_1[(12:u4):(31:u5)]
    rd_3 = instr_1[(7:u3):(11:u4)]
    opcode_5 = instr_1[(0:u1):(6:u3)]
    is_lui = opcode_5 == (55:b7)
    is_U_1 = (0:b1) | is_lui
    if is_lui { // PUSH_CONDITION
      log('Decoded U-type instruction: lui') // meta cond is_lui
    } // POP_CONDITION
    is_auipc = opcode_5 == (23:b7)
    is_U_2 = is_U_1 | is_auipc
    if is_auipc { // PUSH_CONDITION
      log('Decoded U-type instruction: auipc') // meta cond is_auipc
    } // POP_CONDITION
    rd_4 = instr_1[(7:u3):(11:u4)]
    opcode_6 = instr_1[(0:u1):(6:u3)]
    imm20 = instr_1[(31:u5):(31:u5)]
    imm10_1 = instr_1[(21:u5):(30:u5)]
    imm11_1 = instr_1[(20:u5):(20:u5)]
    imm19_12 = instr_1[(12:u4):(19:u5)]
    imm20_cat_imm19_12 = { imm20 imm19_12 }
    imm20_cat_cat_imm11_1 = { imm20_cat_imm19_12 imm11_1 }
    imm20_cat_cat_imm10_1 = { imm20_cat_cat_imm11_1 imm10_1 }
    imm_5 = { imm20_cat_cat_imm10_1 (0:b1) }
    eq_38 = opcode_6 == (111:b7)
    is_jal = (0:b1) | eq_38
    if eq_38 { // PUSH_CONDITION
      log('Decoded J-type instruction: jal') // meta cond eq_38
    } // POP_CONDITION
    is_R_or__is_I = is_R_10 | is_I_14
    is_R_or__is_I_1 = is_R_or__is_I | is_I_star_3
    is_R_or__is_S = is_R_or__is_I_1 | is_S_3
    rs1_used = is_R_or__is_S | is_B_6
    is_B_mux = is_B_6 ? rs1_4 : (0:b5)
    is_S_mux = is_S_3 ? rs1_3 : is_B_mux
    is_I_mux = is_I_star_3 ? rs1_2 : is_S_mux
    is_I_mux_1 = is_I_14 ? rs1_1 : is_I_mux
    rs1_5 = is_R_10 ? rs1 : is_I_mux_1
    is_R_or__is_S_1 = is_R_10 | is_S_3
    rs2_used = is_R_or__is_S_1 | is_B_6
    is_B_mux_1 = is_B_6 ? rs2_2 : (0:b5)
    is_S_mux_1 = is_S_3 ? rs2_1 : is_B_mux_1
    rs2_3 = is_R_10 ? rs2 : is_S_mux_1
    ecall_or__ebreak = is_ecall | is_ebreak
    not__ecall_or = !ecall_or__ebreak
    is_I_writes = is_I_14 & not__ecall_or
    is_R_or__is_I_2 = is_R_10 | is_I_writes
    is_R_or__is_I_3 = is_R_or__is_I_2 | is_I_star_3
    is_R_or__is_U = is_R_or__is_I_3 | is_U_2
    rd_used = is_R_or__is_U | is_jal
    is_J_mux = is_jal ? rd_4 : (0:b5)
    is_U_mux = is_U_2 ? rd_3 : is_J_mux
    is_I_mux_2 = is_I_star_3 ? rd_2 : is_U_mux
    is_I_mux_3 = is_I_writes ? rd_1 : is_I_mux_2
    rd_5 = is_R_10 ? rd : is_I_mux_3
    is_I_or__is_I = is_I_14 | is_I_star_3
    is_I_or__is_S = is_I_or__is_I | is_S_3
    is_I_or__is_B = is_I_or__is_S | is_B_6
    is_I_or__is_U = is_I_or__is_B | is_U_2
    imm_used = is_I_or__is_U | is_jal
    I_sign = imm[(11:u4):(11:u4)]
    I_high = I_sign ? (1048575:b20) : (0:b20)
    imm_I_sext = { I_high imm }
    S_sign = imm_2[(11:u4):(11:u4)]
    S_high = S_sign ? (1048575:b20) : (0:b20)
    imm_S_sext = { S_high imm_2 }
    B_sign = imm_3[(12:u4):(12:u4)]
    B_high = B_sign ? (524287:b19) : (0:b19)
    imm_B_sext = { B_high imm_3 }
    J_sign = imm_5[(20:u5):(20:u5)]
    J_high = J_sign ? (2047:b11) : (0:b11)
    imm_J_sext = { J_high imm_5 }
    imm_U_shifted = { imm_4 (0:b12) }
    imm_Istar_zext = zext imm_1 to b32
    is_J_mux_1 = is_jal ? imm_J_sext : (0:b32)
    is_U_mux_1 = is_U_2 ? imm_U_shifted : is_J_mux_1
    is_B_mux_2 = is_B_6 ? imm_B_sext : is_U_mux_1
    is_S_mux_2 = is_S_3 ? imm_S_sext : is_B_mux_2
    is_I_mux_4 = is_I_star_3 ? imm_Istar_zext : is_S_mux_2
    imm_6 = is_I_14 ? imm_I_sext : is_I_mux_4
    eq_11_or__eq_12 = eq_11 | eq_12
    eq_11_or__eq_13 = eq_11_or__eq_12 | eq_13
    eq_11_or__eq_14 = eq_11_or__eq_13 | eq_14
    mem_read = eq_11_or__eq_14 | eq_15
    eq_27_or__eq_28 = eq_27 | eq_28
    mem_write = eq_27_or__eq_28 | eq_29
    is_B_or__is_J = is_B_6 | is_jal
    is_branch_1 = is_B_or__is_J | is_jalr
    instr_1_slice_40 = instr_1[(12:u4):(14:u4)]
    branch_type = is_B_6 ? instr_1_slice_40 : (0:b3)
    is_U_mux_2 = is_U_2 ? (1:b15) : (16384:b15)
    is_B_mux_4 = is_B_6 ? alu_type_37 : is_U_mux_2
    is_I_mux_6 = is_I_star_3 ? alu_type_30 : is_B_mux_4
    is_I_mux_7 = is_I_14 ? alu_type_26 : is_I_mux_6
    alu_type_38 = is_R_10 ? alu_type_11 : is_I_mux_7
    rs1_pending = reg_pending[rs1_5]
    rs2_pending = reg_pending[rs2_3]
    rs1_rob_tag_used = rs1_pending != (0:u4)
    rs2_rob_tag_used = rs2_pending != (0:u4)
    rs1_pending_sub = rs1_pending - (1:u4)
    rs1_pending_cast = bitcast rs1_pending_sub to u3
    rs1_rob_tag = rs1_rob_tag_used ? rs1_pending_cast : (0:u3)
    rs2_pending_sub = rs2_pending - (1:u4)
    rs2_pending_cast = bitcast rs2_pending_sub to u3
    rs2_rob_tag = rs2_rob_tag_used ? rs2_pending_cast : (0:u3)
    rs1_5_neq = rs1_5 != (0:b5)
    rs1_used_or__rs1_5 = rs1_used | rs1_5_neq
    cbd_payload_slice = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_1 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast = bitcast cbd_payload_slice_1 to u4
    rs1_rob_eq_cbd_payload = rs1_rob_tag == cbd_payload_cast
    cbd_payload_and__rs1_rob = cbd_payload_slice & rs1_rob_eq_cbd_payload
    array_080ef_rd_3 = array_080ef[rs1_rob_tag]
    cbd_payload_mux = cbd_payload_and__rs1_rob ? (1:b1) : array_080ef_rd_3
    rs1_rob_mux_1 = rs1_rob_tag_used ? cbd_payload_mux : (1:b1)
    rs1_valid = rs1_used_or__rs1_5 ? rs1_rob_mux_1 : (1:b1)
    rs2_3_neq = rs2_3 != (0:b5)
    rs2_used_or__rs2_3 = rs2_used | rs2_3_neq
    cbd_payload_slice_2 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_3 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_1 = bitcast cbd_payload_slice_3 to u4
    rs2_rob_eq_cbd_payload = rs2_rob_tag == cbd_payload_cast_1
    cbd_payload_and__rs2_rob = cbd_payload_slice_2 & rs2_rob_eq_cbd_payload
    array_080ef_rd_4 = array_080ef[rs2_rob_tag]
    cbd_payload_mux_1 = cbd_payload_and__rs2_rob ? (1:b1) : array_080ef_rd_4
    rs2_rob_mux_1 = rs2_rob_tag_used ? cbd_payload_mux_1 : (1:b1)
    rs2_valid = rs2_used_or__rs2_3 ? rs2_rob_mux_1 : (1:b1)
    rs1_5_neq_1 = rs1_5 != (0:b5)
    rs1_used_or__rs1_5_1 = rs1_used | rs1_5_neq_1
    cbd_payload_slice_4 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_5 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_2 = bitcast cbd_payload_slice_5 to u4
    rs1_rob_eq_cbd_payload_1 = rs1_rob_tag == cbd_payload_cast_2
    cbd_payload_and__rs1_rob_1 = cbd_payload_slice_4 & rs1_rob_eq_cbd_payload_1
    cbd_payload_slice_6 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_3 = bitcast cbd_payload_slice_6 to u32
    array_080fb_rd_4 = array_080fb[rs1_rob_tag]
    cbd_payload_mux_2 = cbd_payload_and__rs1_rob_1 ? cbd_payload_cast_3 : array_080fb_rd_4
    regs_rd_1 = regs[rs1_5]
    rs1_rob_mux_2 = rs1_rob_tag_used ? cbd_payload_mux_2 : regs_rd_1
    rs1_value = rs1_used_or__rs1_5_1 ? rs1_rob_mux_2 : (0:u32)
    rs2_3_neq_1 = rs2_3 != (0:b5)
    rs2_used_or__rs2_3_1 = rs2_used | rs2_3_neq_1
    cbd_payload_slice_7 = cbd_payload[(0:u1):(0:u1)]
    cbd_payload_slice_8 = cbd_payload[(33:u6):(36:u6)]
    cbd_payload_cast_4 = bitcast cbd_payload_slice_8 to u4
    rs2_rob_eq_cbd_payload_1 = rs2_rob_tag == cbd_payload_cast_4
    cbd_payload_and__rs2_rob_1 = cbd_payload_slice_7 & rs2_rob_eq_cbd_payload_1
    cbd_payload_slice_9 = cbd_payload[(1:u1):(32:u6)]
    cbd_payload_cast_5 = bitcast cbd_payload_slice_9 to u32
    array_080fb_rd_5 = array_080fb[rs2_rob_tag]
    cbd_payload_mux_3 = cbd_payload_and__rs2_rob_1 ? cbd_payload_cast_5 : array_080fb_rd_5
    regs_rd_2 = regs[rs2_3]
    rs2_rob_mux_2 = rs2_rob_tag_used ? cbd_payload_mux_3 : regs_rd_2
    rs2_value = rs2_used_or__rs2_3_1 ? rs2_rob_mux_2 : (0:u32)
    is_valid = rs1_valid & rs2_valid
    log('decoder: alu_type(onehot)={:014b}', alu_type_38) // meta cond (1:b1)
    rs1_5_cat_rs1_used = { rs1_5 rs1_used }
    rs1_5_cat_rs1_value = { rs1_5_cat_rs1_used rs1_value }
    rs1_5_cat_rs1_valid = { rs1_5_cat_rs1_value rs1_valid }
    rs1_5_cat_rs2_3 = { rs1_5_cat_rs1_valid rs2_3 }
    rs1_5_cat_rs2_used = { rs1_5_cat_rs2_3 rs2_used }
    rs1_5_cat_rs2_value = { rs1_5_cat_rs2_used rs2_value }
    rs1_5_cat_rs2_valid = { rs1_5_cat_rs2_value rs2_valid }
    rs1_5_cat_rd_5 = { rs1_5_cat_rs2_valid rd_5 }
    rs1_5_cat_rd_used = { rs1_5_cat_rd_5 rd_used }
    rs1_5_cat_imm_6 = { rs1_5_cat_rd_used imm_6 }
    rs1_5_cat_imm_used = { rs1_5_cat_imm_6 imm_used }
    rs1_5_cat_alu_type = { rs1_5_cat_imm_used alu_type_38 }
    rs1_5_cat_mem_read = { rs1_5_cat_alu_type mem_read }
    rs1_5_cat_mem_write = { rs1_5_cat_mem_read mem_write }
    rs1_5_cat_is_branch = { rs1_5_cat_mem_write is_branch_1 }
    rs1_5_cat_branch_type = { rs1_5_cat_is_branch branch_type }
    rs1_5_cat_is_jal = { rs1_5_cat_branch_type is_jal }
    rs1_5_cat_is_jalr = { rs1_5_cat_is_jal is_jalr }
    rs1_5_cat_is_ecall = { rs1_5_cat_is_jalr is_ecall }
    rs1_5_cat_is_ebreak = { rs1_5_cat_is_ecall is_ebreak }
    rs1_5_cat_is_lui = { rs1_5_cat_is_ebreak is_lui }
    rs1_5_cat_is_auipc = { rs1_5_cat_is_lui is_auipc }
    rs1_5_cat_is_valid = { rs1_5_cat_is_auipc is_valid }
    rs1_5_slice = rs1_5_cat_is_valid[(12:u4):(12:u4)]
    rs1_5_slice_1 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
    is_mem = rs1_5_slice | rs1_5_slice_1
    array_080e3_rd = array_080e3[(0:u1)]
    array_080e3_add = array_080e3_rd + (1:u3)
    array_080e3_cast = bitcast array_080e3_add to u3
    array_080e0_rd_2 = array_080e0[(0:u1)]
    array_080e3_eq_array_080e = array_080e3_cast == array_080e0_rd_2
    array_080e0_rd_3 = array_080e0[(0:u1)]
    array_080e9_rd_2 = array_080e9[array_080e0_rd_3]
    array_080e3_and__array_08 = array_080e3_eq_array_080e & array_080e9_rd_2
    array_0812b_rd = array_0812b[(0:u1)]
    array_0805c_rd = array_0805c[(0:u1)]
    is_mem_mux = is_mem ? array_0812b_rd : array_0805c_rd
    array_080e3_or__is_mem = array_080e3_and__array_08 | is_mem_mux
    stall_1 = array_080e3_or__is_mem & re_1
    not__stall_1 = !stall_1
    rs1_5_slice_2 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
    not__and__rs1_5 = not__stall_1 & rs1_5_slice_2
    stop_signal_1 = not__and__rs1_5 & re_1
    re_1_eq_extra_14 = re_1 == (1:b1)
    if re_1_eq_extra_14 { // PUSH_CONDITION
      log('issuer: pc=0x{:08x} instr=0x{:08x} is_mem={} stall={}', stall_pc_1, instr_1, is_mem, stall_1) // meta cond re_1_eq_extra_14
      not__stall_1_1 = !stall_1
      re_1_and__not_ = re_1_eq_extra_14 & not__stall_1_1
      if not__stall_1_1 { // PUSH_CONDITION
        rob_idx = array_080e3[(0:u1)]
        rob_idx_add = rob_idx + (1:u3)
        rob_idx_and_ = rob_idx_add & (7:u3)
        next_tail = bitcast rob_idx_and_ to u3
        array_080e3[(0:u1)] <= next_tail /* IsserImpl */ // meta cond re_1_and__not_
        array_080e9_rd_3 = array_080e9[rob_idx]
        array_080e9[rob_idx] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_080ef_rd_5 = array_080ef[rob_idx]
        array_080ef[rob_idx] <= (0:b1) /* IsserImpl */ // meta cond re_1_and__not_
        array_08107_rd_2 = array_08107[rob_idx]
        array_08107[rob_idx] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_080f5_rd_3 = array_080f5[rob_idx]
        rs1_5_slice_3 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        array_080f5[rob_idx] <= rs1_5_slice_3 /* IsserImpl */ // meta cond re_1_and__not_
        array_080fb_rd_6 = array_080fb[rob_idx]
        array_080fb[rob_idx] <= (0:u32) /* IsserImpl */ // meta cond re_1_and__not_
        array_08101_rd_1 = array_08101[rob_idx]
        rs1_5_slice_4 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
        array_08101[rob_idx] <= rs1_5_slice_4 /* IsserImpl */ // meta cond re_1_and__not_
        array_0810d_rd_1 = array_0810d[rob_idx]
        rs1_5_slice_5 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
        rs1_5_slice_6 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
        rs1_5_or__rs1_5_1 = rs1_5_slice_5 | rs1_5_slice_6
        array_0810d[rob_idx] <= rs1_5_or__rs1_5_1 /* IsserImpl */ // meta cond re_1_and__not_
        array_08113_rd_3 = array_08113[rob_idx]
        rs1_5_slice_7 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
        array_08113[rob_idx] <= rs1_5_slice_7 /* IsserImpl */ // meta cond re_1_and__not_
        rs1_5_slice_8 = rs1_5_cat_is_valid[(139:u8):(139:u8)]
        rs1_5_slice_9 = rs1_5_cat_is_valid[(140:u8):(144:u8)]
        reg_pending_rd_4 = reg_pending[rs1_5_slice_9]
        qj_raw = rs1_5_slice_8 ? reg_pending_rd_4 : (0:b4)
        rs1_5_slice_10 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
        rs1_5_slice_11 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
        reg_pending_rd_5 = reg_pending[rs1_5_slice_11]
        qk_raw = rs1_5_slice_10 ? reg_pending_rd_5 : (0:b4)
        qj_raw_sub = qj_raw - (1:b4)
        qj = bitcast qj_raw_sub to b4
        qk_raw_sub = qk_raw - (1:b4)
        qk = bitcast qk_raw_sub to b4
        rs1_5_slice_12 = rs1_5_cat_is_valid[(107:u7):(138:u8)]
        op1_val = bitcast rs1_5_slice_12 to u32
        rs1_5_slice_13 = rs1_5_cat_is_valid[(68:u7):(99:u7)]
        rs2_val = bitcast rs1_5_slice_13 to u32
        qj_valid = rs1_5_cat_is_valid[(106:u7):(106:u7)]
        qk_valid = rs1_5_cat_is_valid[(67:u7):(67:u7)]
        rs1_5_slice_16 = rs1_5_cat_is_valid[(61:u6):(61:u6)]
        rs1_5_slice_17 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
        rs1_5_neq_2 = rs1_5_slice_17 != (0:b5)
        rs1_5_and__rs1_5 = rs1_5_slice_16 & rs1_5_neq_2
        re_1_and__rs1_5 = re_1_and__not_ & rs1_5_and__rs1_5
        if rs1_5_and__rs1_5 { // PUSH_CONDITION
          rs1_5_slice_18 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          reg_pending_rd_6 = reg_pending[rs1_5_slice_18]
          rob_idx_add_1 = rob_idx + (1:u3)
          rob_idx_cast_1 = bitcast rob_idx_add_1 to b4
          reg_pending[rs1_5_slice_18] <= rob_idx_cast_1 /* IsserImpl */ // meta cond re_1_and__rs1_5
        } // POP_CONDITION
        re_1_and__is_mem = re_1_and__not_ & is_mem
        if is_mem { // PUSH_CONDITION
          rs1_5_slice_19 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> LSQ: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_19, qj, qk) // meta cond re_1_and__is_mem
          array_0812b_rd_1 = array_0812b[(0:u1)]
          array_0812b[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0812e_rd = array_0812e[(0:u1)]
          rs1_5_slice_20 = rs1_5_cat_is_valid[(12:u4):(12:u4)]
          array_0812e[(0:u1)] <= rs1_5_slice_20 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08134_rd = array_08134[(0:u1)]
          rs1_5_slice_21 = rs1_5_cat_is_valid[(11:u4):(11:u4)]
          array_08134[(0:u1)] <= rs1_5_slice_21 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0813a_rd = array_0813a[(0:u1)]
          rob_idx_cast_2 = zext rob_idx to b4
          array_0813a[(0:u1)] <= rob_idx_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0814c_rd = array_0814c[(0:u1)]
          rs1_5_slice_22 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_0814c[(0:u1)] <= rs1_5_slice_22 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0815e_rd = array_0815e[(0:u1)]
          array_0815e[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08164_rd = array_08164[(0:u1)]
          array_08164[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08152_rd = array_08152[(0:u1)]
          array_08152[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08158_rd = array_08158[(0:u1)]
          array_08158[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0816a_rd = array_0816a[(0:u1)]
          array_0816a[(0:u1)] <= op1_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08170_rd = array_08170[(0:u1)]
          array_08170[(0:u1)] <= rs2_val /* IsserImpl */ // meta cond re_1_and__is_mem
          array_08176_rd = array_08176[(0:u1)]
          rs1_5_slice_23 = rs1_5_cat_is_valid[(101:u7):(105:u7)]
          array_08176[(0:u1)] <= rs1_5_slice_23 /* IsserImpl */ // meta cond re_1_and__is_mem
          array_0817c_rd = array_0817c[(0:u1)]
          rs1_5_slice_24 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_2 = bitcast rs1_5_slice_24 to u32
          array_0817c[(0:u1)] <= rs1_5_cast_2 /* IsserImpl */ // meta cond re_1_and__is_mem
        } // POP_CONDITION
        not__is_mem = !is_mem
        re_1_and__not__1 = re_1_and__not_ & not__is_mem
        if not__is_mem { // PUSH_CONDITION
          rs1_5_slice_25 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          log('issuer -> RS: rob_idx={} rd={} rs1_dep={} rs2_dep={}', rob_idx, rs1_5_slice_25, qj, qk) // meta cond re_1_and__not__1
          array_0805c_rd_1 = array_0805c[(0:u1)]
          array_0805c[(0:u1)] <= (1:b1) /* IsserImpl */ // meta cond re_1_and__not__1
          array_0805f_rd = array_0805f[(0:u1)]
          rs1_5_slice_26 = rs1_5_cat_is_valid[(13:u4):(27:u5)]
          array_0805f[(0:u1)] <= rs1_5_slice_26 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_27 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_28 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_3 = bitcast rs1_5_slice_28 to u32
          op2_val = rs1_5_slice_27 ? rs2_val : rs1_5_cast_3
          rs1_5_slice_29 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          rs1_5_slice_30 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          rs1_5_mux_3 = rs1_5_slice_30 ? stall_pc_1 : op1_val
          op1_val_1 = rs1_5_slice_29 ? (0:u32) : rs1_5_mux_3
          array_08065_rd = array_08065[(0:u1)]
          array_08065[(0:u1)] <= op1_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          rs1_5_slice_31 = rs1_5_cat_is_valid[(100:u7):(100:u7)]
          rs1_5_slice_32 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_4 = bitcast rs1_5_slice_32 to u32
          op2_val_1 = rs1_5_slice_31 ? rs2_val : rs1_5_cast_4
          array_0806b_rd = array_0806b[(0:u1)]
          array_0806b[(0:u1)] <= op2_val_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08071_rd = array_08071[(0:u1)]
          array_08071[(0:u1)] <= qj /* IsserImpl */ // meta cond re_1_and__not__1
          array_08077_rd = array_08077[(0:u1)]
          array_08077[(0:u1)] <= qk /* IsserImpl */ // meta cond re_1_and__not__1
          array_0807d_rd = array_0807d[(0:u1)]
          array_0807d[(0:u1)] <= qj_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08083_rd = array_08083[(0:u1)]
          array_08083[(0:u1)] <= qk_valid /* IsserImpl */ // meta cond re_1_and__not__1
          array_08089_rd = array_08089[(0:u1)]
          rs1_5_slice_33 = rs1_5_cat_is_valid[(62:u6):(66:u7)]
          array_08089[(0:u1)] <= rs1_5_slice_33 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0808f_rd = array_0808f[(0:u1)]
          rob_idx_cast_3 = zext rob_idx to b4
          array_0808f[(0:u1)] <= rob_idx_cast_3 /* IsserImpl */ // meta cond re_1_and__not__1
          array_08095_rd = array_08095[(0:u1)]
          rs1_5_slice_34 = rs1_5_cat_is_valid[(29:u5):(60:u6)]
          rs1_5_cast_5 = bitcast rs1_5_slice_34 to u32
          array_08095[(0:u1)] <= rs1_5_cast_5 /* IsserImpl */ // meta cond re_1_and__not__1
          array_0809b_rd = array_0809b[(0:u1)]
          rs1_5_slice_35 = rs1_5_cat_is_valid[(10:u4):(10:u4)]
          array_0809b[(0:u1)] <= rs1_5_slice_35 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a1_rd = array_080a1[(0:u1)]
          rs1_5_slice_36 = rs1_5_cat_is_valid[(6:u3):(6:u3)]
          array_080a1[(0:u1)] <= rs1_5_slice_36 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080a7_rd = array_080a7[(0:u1)]
          rs1_5_slice_37 = rs1_5_cat_is_valid[(5:u3):(5:u3)]
          array_080a7[(0:u1)] <= rs1_5_slice_37 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080ad_rd = array_080ad[(0:u1)]
          rs1_5_slice_38 = rs1_5_cat_is_valid[(2:u2):(2:u2)]
          array_080ad[(0:u1)] <= rs1_5_slice_38 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080b3_rd = array_080b3[(0:u1)]
          rs1_5_slice_39 = rs1_5_cat_is_valid[(1:u1):(1:u1)]
          array_080b3[(0:u1)] <= rs1_5_slice_39 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080bf_rd = array_080bf[(0:u1)]
          array_080bf[(0:u1)] <= stall_pc_1 /* IsserImpl */ // meta cond re_1_and__not__1
          array_080c2_rd = array_080c2[(0:u1)]
          rs1_5_slice_40 = rs1_5_cat_is_valid[(4:u3):(4:u3)]
          rs1_5_slice_41 = rs1_5_cat_is_valid[(3:u2):(3:u2)]
          rs1_5_or__rs1_5_2 = rs1_5_slice_40 | rs1_5_slice_41
          array_080c2[(0:u1)] <= rs1_5_or__rs1_5_2 /* IsserImpl */ // meta cond re_1_and__not__1
        } // POP_CONDITION
      } // POP_CONDITION
    } // POP_CONDITION
  }
 expr=stop_signal_1 = not__and__rs1_5 & re_1
[verilog] module FetcherImpl external port IssuerInstance_pc_addr_2 from   #[timing: 2] 
  IssuerInstance = module IssuerInstance {
    pc_addr: Port<u32>
  } {
    pc_addr_valid = IssuerInstance.pc_addr.valid()
    side effect intrinsic.wait_until({'pc_addr_valid'})
    pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
    instr = SRAM_rdata[(0:u1)]
    pc_addr_neq_alu_res = pc_addr_2 != (0:u32)
    re = pc_addr_neq_alu_res ? (1:b1) : (1:b1)
  } expr=pc_addr_2 = IssuerInstance.pc_addr.pop() // meta cond (1:b1)
[verilog] module FetcherImpl external port CDB_Arbitrator_start_signal from   // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid = tick_reg_rd_2.valid()
  //  .usedby: metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
  // External: LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  //  .usedby: LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
  //  .usedby: lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
  // External: signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  //  .usedby: signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
  //  .usedby: alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
  #[downstream]
  CDB_Arbitrator = module CDB_Arbitrator {
    tick_reg_rd_2_valid = tick_reg_rd_2.valid()
    metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
    log('CDB arb metadata={}', metadata) // meta cond (1:b1)
    LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
    lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
    signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
    alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
    lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)]
    alu_cbd_reg_rd = alu_cbd_reg[(0:u1)]
    lsu_payload_slice = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_1 = lsu_payload[(99:u7):(102:u7)]
    lsu_payload_cast = bitcast lsu_payload_slice_1 to u4
    lsu_cbd_slice = lsu_cbd_reg_rd[(99:u7):(102:u7)]
    lsu_cbd_cast = bitcast lsu_cbd_slice to u4
    lsu_payload_mux = lsu_payload_slice ? lsu_payload_cast : lsu_cbd_cast
    lsu_payload_slice_2 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_3 = lsu_payload[(67:u7):(98:u7)]
    lsu_payload_cast_1 = bitcast lsu_payload_slice_3 to u32
    lsu_cbd_slice_1 = lsu_cbd_reg_rd[(67:u7):(98:u7)]
    lsu_cbd_cast_1 = bitcast lsu_cbd_slice_1 to u32
    lsu_payload_mux_1 = lsu_payload_slice_2 ? lsu_payload_cast_1 : lsu_cbd_cast_1
    lsu_payload_slice_4 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_5 = lsu_payload[(66:u7):(66:u7)]
    lsu_cbd_slice_2 = lsu_cbd_reg_rd[(66:u7):(66:u7)]
    lsu_payload_mux_2 = lsu_payload_slice_4 ? lsu_payload_slice_5 : lsu_cbd_slice_2
    lsu_payload_slice_6 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_7 = lsu_payload[(65:u7):(65:u7)]
    lsu_cbd_slice_3 = lsu_cbd_reg_rd[(65:u7):(65:u7)]
    lsu_payload_mux_3 = lsu_payload_slice_6 ? lsu_payload_slice_7 : lsu_cbd_slice_3
    lsu_payload_slice_8 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_9 = lsu_payload[(64:u7):(64:u7)]
    lsu_cbd_slice_4 = lsu_cbd_reg_rd[(64:u7):(64:u7)]
    lsu_payload_mux_4 = lsu_payload_slice_8 ? lsu_payload_slice_9 : lsu_cbd_slice_4
    lsu_payload_slice_10 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_11 = lsu_payload[(32:u6):(63:u6)]
    lsu_payload_cast_2 = bitcast lsu_payload_slice_11 to u32
    lsu_cbd_slice_5 = lsu_cbd_reg_rd[(32:u6):(63:u6)]
    lsu_cbd_cast_2 = bitcast lsu_cbd_slice_5 to u32
    lsu_payload_mux_5 = lsu_payload_slice_10 ? lsu_payload_cast_2 : lsu_cbd_cast_2
    lsu_payload_slice_12 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_13 = lsu_payload[(0:u1):(31:u5)]
    lsu_payload_cast_3 = bitcast lsu_payload_slice_13 to u32
    lsu_cbd_slice_6 = lsu_cbd_reg_rd[(0:u1):(31:u5)]
    lsu_cbd_cast_3 = bitcast lsu_cbd_slice_6 to u32
    lsu_payload_mux_6 = lsu_payload_slice_12 ? lsu_payload_cast_3 : lsu_cbd_cast_3
    lsu_payload_cat_lsu_paylo = { lsu_payload_mux lsu_payload_mux_1 }
    lsu_payload_cat_lsu_paylo_1 = { lsu_payload_cat_lsu_paylo lsu_payload_mux_2 }
    lsu_payload_cat_lsu_paylo_2 = { lsu_payload_cat_lsu_paylo_1 lsu_payload_mux_3 }
    lsu_payload_cat_lsu_paylo_3 = { lsu_payload_cat_lsu_paylo_2 lsu_payload_mux_4 }
    lsu_payload_cat_lsu_paylo_4 = { lsu_payload_cat_lsu_paylo_3 lsu_payload_mux_5 }
    lsu_payload_cat_lsu_paylo_5 = { lsu_payload_cat_lsu_paylo_4 lsu_payload_mux_6 }
    alu_payload_slice = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_1 = alu_payload[(66:u7):(69:u7)]
    alu_payload_cast = bitcast alu_payload_slice_1 to u4
    alu_cbd_slice = alu_cbd_reg_rd[(66:u7):(69:u7)]
    alu_cbd_cast = bitcast alu_cbd_slice to u4
    alu_payload_mux = alu_payload_slice ? alu_payload_cast : alu_cbd_cast
    alu_payload_slice_2 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_3 = alu_payload[(34:u6):(65:u7)]
    alu_payload_cast_1 = bitcast alu_payload_slice_3 to u32
    alu_cbd_slice_1 = alu_cbd_reg_rd[(34:u6):(65:u7)]
    alu_cbd_cast_1 = bitcast alu_cbd_slice_1 to u32
    alu_payload_mux_1 = alu_payload_slice_2 ? alu_payload_cast_1 : alu_cbd_cast_1
    alu_payload_slice_4 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_5 = alu_payload[(33:u6):(33:u6)]
    alu_cbd_slice_2 = alu_cbd_reg_rd[(33:u6):(33:u6)]
    alu_payload_mux_2 = alu_payload_slice_4 ? alu_payload_slice_5 : alu_cbd_slice_2
    alu_payload_slice_6 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_7 = alu_payload[(32:u6):(32:u6)]
    alu_cbd_slice_3 = alu_cbd_reg_rd[(32:u6):(32:u6)]
    alu_payload_mux_3 = alu_payload_slice_6 ? alu_payload_slice_7 : alu_cbd_slice_3
    alu_payload_slice_8 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_9 = alu_payload[(0:u1):(31:u5)]
    alu_payload_cast_2 = bitcast alu_payload_slice_9 to u32
    alu_cbd_slice_4 = alu_cbd_reg_rd[(0:u1):(31:u5)]
    alu_cbd_cast_2 = bitcast alu_cbd_slice_4 to u32
    alu_payload_mux_4 = alu_payload_slice_8 ? alu_payload_cast_2 : alu_cbd_cast_2
    alu_payload_cat_alu_paylo = { alu_payload_mux alu_payload_mux_1 }
    alu_payload_cat_alu_paylo_1 = { alu_payload_cat_alu_paylo alu_payload_mux_2 }
    alu_payload_cat_alu_paylo_2 = { alu_payload_cat_alu_paylo_1 alu_payload_mux_3 }
    alu_payload_cat_alu_paylo_3 = { alu_payload_cat_alu_paylo_2 alu_payload_mux_4 }
    lsu_valid = lsu_payload_cat_lsu_paylo_5[(66:u7):(66:u7)]
    lsu_payload_slice_15 = lsu_payload_cat_lsu_paylo_5[(99:u7):(102:u7)]
    lsu_rob_idx = bitcast lsu_payload_slice_15 to u4
    lsu_payload_slice_16 = lsu_payload_cat_lsu_paylo_5[(67:u7):(98:u7)]
    lsu_rd_data = bitcast lsu_payload_slice_16 to u32
    lsu_is_store = lsu_payload_cat_lsu_paylo_5[(64:u7):(64:u7)]
    lsu_payload_slice_18 = lsu_payload_cat_lsu_paylo_5[(32:u6):(63:u6)]
    lsu_store_addr = bitcast lsu_payload_slice_18 to u32
    lsu_payload_slice_19 = lsu_payload_cat_lsu_paylo_5[(0:u1):(31:u5)]
    lsu_store_data = bitcast lsu_payload_slice_19 to u32
    alu_valid = alu_payload_cat_alu_paylo_3[(33:u6):(33:u6)]
    alu_payload_slice_11 = alu_payload_cat_alu_paylo_3[(66:u7):(69:u7)]
    alu_rob_idx = bitcast alu_payload_slice_11 to u4
    alu_payload_slice_12 = alu_payload_cat_alu_paylo_3[(34:u6):(65:u7)]
    alu_rd_data = bitcast alu_payload_slice_12 to u32
    alu_is_branch = alu_payload_cat_alu_paylo_3[(32:u6):(32:u6)]
    alu_payload_slice_14 = alu_payload_cat_alu_paylo_3[(0:u1):(31:u5)]
    alu_next_pc = bitcast alu_payload_slice_14 to u32
    valid = lsu_valid | alu_valid
    alu_valid_mux = alu_valid ? (1:b2) : (2:b2)
    select_CDB = lsu_valid ? (0:b2) : alu_valid_mux
    ROB_idx = lsu_valid ? lsu_rob_idx : alu_rob_idx
    rd_data = lsu_valid ? lsu_rd_data : alu_rd_data
    log('CDB arb: LSU_valid={} ALU_valid={} sel_rob_idx={} rd_data=0x{:08x}', lsu_valid, alu_valid, ROB_idx, rd_data) // meta cond (1:b1)
    if valid { // PUSH_CONDITION
      array_080ef_rd_2 = array_080ef[ROB_idx]
      array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid
      array_080fb_rd_3 = array_080fb[ROB_idx]
      array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid
      lsu_valid_and__lsu_is = lsu_valid & lsu_is_store
      valid_and__lsu_valid = valid & lsu_valid_and__lsu_is
      if lsu_valid_and__lsu_is { // PUSH_CONDITION
        array_08119_rd_2 = array_08119[ROB_idx]
        array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
        array_0811f_rd_2 = array_0811f[ROB_idx]
        array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
      } // POP_CONDITION
    } // POP_CONDITION
    lsu_payload_slice_20 = lsu_payload[(66:u7):(66:u7)]
    select_CDB_neq = select_CDB != (0:b2)
    lsu_payload_and__select_C = lsu_payload_slice_20 & select_CDB_neq
    if lsu_payload_and__select_C { // PUSH_CONDITION
      lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C
    } // POP_CONDITION
    alu_payload_slice_15 = alu_payload[(33:u6):(33:u6)]
    select_CDB_neq_1 = select_CDB != (1:b2)
    alu_payload_and__select_C = alu_payload_slice_15 & select_CDB_neq_1
    if alu_payload_and__select_C { // PUSH_CONDITION
      alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C
    } // POP_CONDITION
    lsu_payload_slice_21 = lsu_payload[(66:u7):(66:u7)]
    not__lsu_payload = !lsu_payload_slice_21
    lsu_valid_and__not_ = lsu_valid & not__lsu_payload
    select_CDB_eq = select_CDB == (0:b2)
    lsu_valid_and__select_CDB = lsu_valid_and__not_ & select_CDB_eq
    if lsu_valid_and__select_CDB { // PUSH_CONDITION
      lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB
    } // POP_CONDITION
    alu_payload_slice_16 = alu_payload[(33:u6):(33:u6)]
    not__alu_payload = !alu_payload_slice_16
    alu_valid_and__not_ = alu_valid & not__alu_payload
    select_CDB_eq_1 = select_CDB == (1:b2)
    alu_valid_and__select_CDB = alu_valid_and__not_ & select_CDB_eq_1
    if alu_valid_and__select_CDB { // PUSH_CONDITION
      alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB
    } // POP_CONDITION
    alu_valid_and__alu_is = alu_valid & alu_is_branch
    start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
    target_pc = alu_valid ? alu_next_pc : (0:u32)
    ROB_idx_cat_rd_data = { ROB_idx rd_data }
    ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  }
 expr=start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
[verilog] module FetcherImpl external port CDB_Arbitrator_target_pc from   // External: tick_reg_rd_2 = tick_reg[(0:u1)]
  //  .usedby: tick_reg_rd_2_valid = tick_reg_rd_2.valid()
  //  .usedby: metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
  // External: LSU_signal_cat_LSU_signal_4 = { LSU_signal_cat_LSU_signal_3 LSU_signal_cast_5 }
  //  .usedby: LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
  //  .usedby: lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
  // External: signal_slice_cat_next_pc = { signal_slice_cat_is_branc next_pc }
  //  .usedby: signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
  //  .usedby: alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
  #[downstream]
  CDB_Arbitrator = module CDB_Arbitrator {
    tick_reg_rd_2_valid = tick_reg_rd_2.valid()
    metadata = tick_reg_rd_2_valid ? tick_reg_rd_2 : (0:b8)
    log('CDB arb metadata={}', metadata) // meta cond (1:b1)
    LSU_signal_cat_LSU_signal_5 = LSU_signal_cat_LSU_signal_4.valid()
    lsu_payload = LSU_signal_cat_LSU_signal_5 ? LSU_signal_cat_LSU_signal_4 : (0:b103)
    signal_slice_cat_next_pc_ = signal_slice_cat_next_pc.valid()
    alu_payload = signal_slice_cat_next_pc_ ? signal_slice_cat_next_pc : (0:b70)
    lsu_cbd_reg_rd = lsu_cbd_reg[(0:u1)]
    alu_cbd_reg_rd = alu_cbd_reg[(0:u1)]
    lsu_payload_slice = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_1 = lsu_payload[(99:u7):(102:u7)]
    lsu_payload_cast = bitcast lsu_payload_slice_1 to u4
    lsu_cbd_slice = lsu_cbd_reg_rd[(99:u7):(102:u7)]
    lsu_cbd_cast = bitcast lsu_cbd_slice to u4
    lsu_payload_mux = lsu_payload_slice ? lsu_payload_cast : lsu_cbd_cast
    lsu_payload_slice_2 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_3 = lsu_payload[(67:u7):(98:u7)]
    lsu_payload_cast_1 = bitcast lsu_payload_slice_3 to u32
    lsu_cbd_slice_1 = lsu_cbd_reg_rd[(67:u7):(98:u7)]
    lsu_cbd_cast_1 = bitcast lsu_cbd_slice_1 to u32
    lsu_payload_mux_1 = lsu_payload_slice_2 ? lsu_payload_cast_1 : lsu_cbd_cast_1
    lsu_payload_slice_4 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_5 = lsu_payload[(66:u7):(66:u7)]
    lsu_cbd_slice_2 = lsu_cbd_reg_rd[(66:u7):(66:u7)]
    lsu_payload_mux_2 = lsu_payload_slice_4 ? lsu_payload_slice_5 : lsu_cbd_slice_2
    lsu_payload_slice_6 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_7 = lsu_payload[(65:u7):(65:u7)]
    lsu_cbd_slice_3 = lsu_cbd_reg_rd[(65:u7):(65:u7)]
    lsu_payload_mux_3 = lsu_payload_slice_6 ? lsu_payload_slice_7 : lsu_cbd_slice_3
    lsu_payload_slice_8 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_9 = lsu_payload[(64:u7):(64:u7)]
    lsu_cbd_slice_4 = lsu_cbd_reg_rd[(64:u7):(64:u7)]
    lsu_payload_mux_4 = lsu_payload_slice_8 ? lsu_payload_slice_9 : lsu_cbd_slice_4
    lsu_payload_slice_10 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_11 = lsu_payload[(32:u6):(63:u6)]
    lsu_payload_cast_2 = bitcast lsu_payload_slice_11 to u32
    lsu_cbd_slice_5 = lsu_cbd_reg_rd[(32:u6):(63:u6)]
    lsu_cbd_cast_2 = bitcast lsu_cbd_slice_5 to u32
    lsu_payload_mux_5 = lsu_payload_slice_10 ? lsu_payload_cast_2 : lsu_cbd_cast_2
    lsu_payload_slice_12 = lsu_payload[(66:u7):(66:u7)]
    lsu_payload_slice_13 = lsu_payload[(0:u1):(31:u5)]
    lsu_payload_cast_3 = bitcast lsu_payload_slice_13 to u32
    lsu_cbd_slice_6 = lsu_cbd_reg_rd[(0:u1):(31:u5)]
    lsu_cbd_cast_3 = bitcast lsu_cbd_slice_6 to u32
    lsu_payload_mux_6 = lsu_payload_slice_12 ? lsu_payload_cast_3 : lsu_cbd_cast_3
    lsu_payload_cat_lsu_paylo = { lsu_payload_mux lsu_payload_mux_1 }
    lsu_payload_cat_lsu_paylo_1 = { lsu_payload_cat_lsu_paylo lsu_payload_mux_2 }
    lsu_payload_cat_lsu_paylo_2 = { lsu_payload_cat_lsu_paylo_1 lsu_payload_mux_3 }
    lsu_payload_cat_lsu_paylo_3 = { lsu_payload_cat_lsu_paylo_2 lsu_payload_mux_4 }
    lsu_payload_cat_lsu_paylo_4 = { lsu_payload_cat_lsu_paylo_3 lsu_payload_mux_5 }
    lsu_payload_cat_lsu_paylo_5 = { lsu_payload_cat_lsu_paylo_4 lsu_payload_mux_6 }
    alu_payload_slice = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_1 = alu_payload[(66:u7):(69:u7)]
    alu_payload_cast = bitcast alu_payload_slice_1 to u4
    alu_cbd_slice = alu_cbd_reg_rd[(66:u7):(69:u7)]
    alu_cbd_cast = bitcast alu_cbd_slice to u4
    alu_payload_mux = alu_payload_slice ? alu_payload_cast : alu_cbd_cast
    alu_payload_slice_2 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_3 = alu_payload[(34:u6):(65:u7)]
    alu_payload_cast_1 = bitcast alu_payload_slice_3 to u32
    alu_cbd_slice_1 = alu_cbd_reg_rd[(34:u6):(65:u7)]
    alu_cbd_cast_1 = bitcast alu_cbd_slice_1 to u32
    alu_payload_mux_1 = alu_payload_slice_2 ? alu_payload_cast_1 : alu_cbd_cast_1
    alu_payload_slice_4 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_5 = alu_payload[(33:u6):(33:u6)]
    alu_cbd_slice_2 = alu_cbd_reg_rd[(33:u6):(33:u6)]
    alu_payload_mux_2 = alu_payload_slice_4 ? alu_payload_slice_5 : alu_cbd_slice_2
    alu_payload_slice_6 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_7 = alu_payload[(32:u6):(32:u6)]
    alu_cbd_slice_3 = alu_cbd_reg_rd[(32:u6):(32:u6)]
    alu_payload_mux_3 = alu_payload_slice_6 ? alu_payload_slice_7 : alu_cbd_slice_3
    alu_payload_slice_8 = alu_payload[(33:u6):(33:u6)]
    alu_payload_slice_9 = alu_payload[(0:u1):(31:u5)]
    alu_payload_cast_2 = bitcast alu_payload_slice_9 to u32
    alu_cbd_slice_4 = alu_cbd_reg_rd[(0:u1):(31:u5)]
    alu_cbd_cast_2 = bitcast alu_cbd_slice_4 to u32
    alu_payload_mux_4 = alu_payload_slice_8 ? alu_payload_cast_2 : alu_cbd_cast_2
    alu_payload_cat_alu_paylo = { alu_payload_mux alu_payload_mux_1 }
    alu_payload_cat_alu_paylo_1 = { alu_payload_cat_alu_paylo alu_payload_mux_2 }
    alu_payload_cat_alu_paylo_2 = { alu_payload_cat_alu_paylo_1 alu_payload_mux_3 }
    alu_payload_cat_alu_paylo_3 = { alu_payload_cat_alu_paylo_2 alu_payload_mux_4 }
    lsu_valid = lsu_payload_cat_lsu_paylo_5[(66:u7):(66:u7)]
    lsu_payload_slice_15 = lsu_payload_cat_lsu_paylo_5[(99:u7):(102:u7)]
    lsu_rob_idx = bitcast lsu_payload_slice_15 to u4
    lsu_payload_slice_16 = lsu_payload_cat_lsu_paylo_5[(67:u7):(98:u7)]
    lsu_rd_data = bitcast lsu_payload_slice_16 to u32
    lsu_is_store = lsu_payload_cat_lsu_paylo_5[(64:u7):(64:u7)]
    lsu_payload_slice_18 = lsu_payload_cat_lsu_paylo_5[(32:u6):(63:u6)]
    lsu_store_addr = bitcast lsu_payload_slice_18 to u32
    lsu_payload_slice_19 = lsu_payload_cat_lsu_paylo_5[(0:u1):(31:u5)]
    lsu_store_data = bitcast lsu_payload_slice_19 to u32
    alu_valid = alu_payload_cat_alu_paylo_3[(33:u6):(33:u6)]
    alu_payload_slice_11 = alu_payload_cat_alu_paylo_3[(66:u7):(69:u7)]
    alu_rob_idx = bitcast alu_payload_slice_11 to u4
    alu_payload_slice_12 = alu_payload_cat_alu_paylo_3[(34:u6):(65:u7)]
    alu_rd_data = bitcast alu_payload_slice_12 to u32
    alu_is_branch = alu_payload_cat_alu_paylo_3[(32:u6):(32:u6)]
    alu_payload_slice_14 = alu_payload_cat_alu_paylo_3[(0:u1):(31:u5)]
    alu_next_pc = bitcast alu_payload_slice_14 to u32
    valid = lsu_valid | alu_valid
    alu_valid_mux = alu_valid ? (1:b2) : (2:b2)
    select_CDB = lsu_valid ? (0:b2) : alu_valid_mux
    ROB_idx = lsu_valid ? lsu_rob_idx : alu_rob_idx
    rd_data = lsu_valid ? lsu_rd_data : alu_rd_data
    log('CDB arb: LSU_valid={} ALU_valid={} sel_rob_idx={} rd_data=0x{:08x}', lsu_valid, alu_valid, ROB_idx, rd_data) // meta cond (1:b1)
    if valid { // PUSH_CONDITION
      array_080ef_rd_2 = array_080ef[ROB_idx]
      array_080ef[ROB_idx] <= (1:b1) /* CDB_Arbitrator */ // meta cond valid
      array_080fb_rd_3 = array_080fb[ROB_idx]
      array_080fb[ROB_idx] <= rd_data /* CDB_Arbitrator */ // meta cond valid
      lsu_valid_and__lsu_is = lsu_valid & lsu_is_store
      valid_and__lsu_valid = valid & lsu_valid_and__lsu_is
      if lsu_valid_and__lsu_is { // PUSH_CONDITION
        array_08119_rd_2 = array_08119[ROB_idx]
        array_08119[ROB_idx] <= lsu_store_addr /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
        array_0811f_rd_2 = array_0811f[ROB_idx]
        array_0811f[ROB_idx] <= lsu_store_data /* CDB_Arbitrator */ // meta cond valid_and__lsu_valid
      } // POP_CONDITION
    } // POP_CONDITION
    lsu_payload_slice_20 = lsu_payload[(66:u7):(66:u7)]
    select_CDB_neq = select_CDB != (0:b2)
    lsu_payload_and__select_C = lsu_payload_slice_20 & select_CDB_neq
    if lsu_payload_and__select_C { // PUSH_CONDITION
      lsu_cbd_reg_rd_1 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= lsu_payload /* CDB_Arbitrator */ // meta cond lsu_payload_and__select_C
    } // POP_CONDITION
    alu_payload_slice_15 = alu_payload[(33:u6):(33:u6)]
    select_CDB_neq_1 = select_CDB != (1:b2)
    alu_payload_and__select_C = alu_payload_slice_15 & select_CDB_neq_1
    if alu_payload_and__select_C { // PUSH_CONDITION
      alu_cbd_reg_rd_1 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= alu_payload /* CDB_Arbitrator */ // meta cond alu_payload_and__select_C
    } // POP_CONDITION
    lsu_payload_slice_21 = lsu_payload[(66:u7):(66:u7)]
    not__lsu_payload = !lsu_payload_slice_21
    lsu_valid_and__not_ = lsu_valid & not__lsu_payload
    select_CDB_eq = select_CDB == (0:b2)
    lsu_valid_and__select_CDB = lsu_valid_and__not_ & select_CDB_eq
    if lsu_valid_and__select_CDB { // PUSH_CONDITION
      lsu_cbd_reg_rd_2 = lsu_cbd_reg[(0:u1)]
      lsu_cbd_reg[(0:u1)] <= (0:b103) /* CDB_Arbitrator */ // meta cond lsu_valid_and__select_CDB
    } // POP_CONDITION
    alu_payload_slice_16 = alu_payload[(33:u6):(33:u6)]
    not__alu_payload = !alu_payload_slice_16
    alu_valid_and__not_ = alu_valid & not__alu_payload
    select_CDB_eq_1 = select_CDB == (1:b2)
    alu_valid_and__select_CDB = alu_valid_and__not_ & select_CDB_eq_1
    if alu_valid_and__select_CDB { // PUSH_CONDITION
      alu_cbd_reg_rd_2 = alu_cbd_reg[(0:u1)]
      alu_cbd_reg[(0:u1)] <= (0:b70) /* CDB_Arbitrator */ // meta cond alu_valid_and__select_CDB
    } // POP_CONDITION
    alu_valid_and__alu_is = alu_valid & alu_is_branch
    start_signal = lsu_valid ? (0:b1) : alu_valid_and__alu_is
    target_pc = alu_valid ? alu_next_pc : (0:u32)
    ROB_idx_cat_rd_data = { ROB_idx rd_data }
    ROB_idx_cat_valid = { ROB_idx_cat_rd_data valid }
  }
 expr=target_pc = alu_valid ? alu_next_pc : (0:u32)    Updating crates.io index
warning: spurious network error (3 tries remaining): [7] Could not connect to server (Failed to connect to 172.30.32.1 port 7890 after 0 ms: Could not connect to server)
warning: spurious network error (2 tries remaining): [7] Could not connect to server (Failed to connect to 172.30.32.1 port 7890 after 0 ms: Could not connect to server)
warning: spurious network error (1 try remaining): [7] Could not connect to server (Failed to connect to 172.30.32.1 port 7890 after 0 ms: Could not connect to server)
error: failed to get `libloading` as a dependency of package `sim-runtime v0.1.0 (/home/zhuzemu/homework/assassyn/tools/rust-sim-runtime)`
    ... which satisfies path dependency `sim-runtime` of package `CPU_simulator v0.1.0 (/home/zhuzemu/homework/RISC-V-CPU-simulator/workspace/CPU/CPU_simulator)`

Caused by:
  download of config.json failed

Caused by:
  failed to download from `https://index.crates.io/config.json`

Caused by:
  [7] Could not connect to server (Failed to connect to 172.30.32.1 port 7890 after 0 ms: Could not connect to server)
     Locking 23 packages to latest compatible versions
   Compiling libc v0.2.178
   Compiling cfg-if v1.0.4
   Compiling zerocopy v0.8.31
   Compiling autocfg v1.5.0
   Compiling libloading v0.7.4
   Compiling num-traits v0.2.19
   Compiling num-integer v0.1.46
   Compiling getrandom v0.2.16
   Compiling num-bigint v0.4.6
   Compiling rand_core v0.6.4
   Compiling ppv-lite86 v0.2.21
   Compiling rand_chacha v0.3.1
   Compiling rand v0.8.5
   Compiling sim-runtime v0.1.0 (/home/zhuzemu/homework/assassyn/tools/rust-sim-runtime)
   Compiling CPU_simulator v0.1.0 (/home/zhuzemu/homework/RISC-V-CPU-simulator/workspace/CPU/CPU_simulator)
warning: unused import: `super::simulator::Simulator`
 --> src/modules/mod.rs:1:5
  |
1 | use super::simulator::Simulator;
  |     ^^^^^^^^^^^^^^^^^^^^^^^^^^^
  |
  = note: `#[warn(unused_imports)]` (part of `#[warn(unused)]`) on by default

warning: unused imports: `Library` and `Symbol`
 --> src/modules/mod.rs:2:31
  |
2 | use sim_runtime::libloading::{Library, Symbol};
  |                               ^^^^^^^  ^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/mod.rs:3:31
  |
3 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `sim_runtime::*`
 --> src/modules/mod.rs:4:5
  |
4 | use sim_runtime::*;
  |     ^^^^^^^^^^^^^^

warning: unused import: `std::collections::VecDeque`
 --> src/modules/mod.rs:5:5
  |
5 | use std::collections::VecDeque;
  |     ^^^^^^^^^^^^^^^^^^^^^^^^^^

warning: unused imports: `CString`, `c_char`, `c_float`, `c_longlong`, and `c_void`
 --> src/modules/mod.rs:6:16
  |
6 | use std::ffi::{c_char, c_float, c_longlong, c_void, CString};
  |                ^^^^^^  ^^^^^^^  ^^^^^^^^^^  ^^^^^^  ^^^^^^^

warning: unused import: `std::sync::Arc`
 --> src/modules/mod.rs:7:5
  |
7 | use std::sync::Arc;
  |     ^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/modules/ALUInstance.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/ALUInstance.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/modules/CDB_Arbitrator.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/CDB_Arbitrator.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/CommiterInstance.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/CommiterInstance.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/Driver.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/Driver.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/FetcherImpl.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/FetcherImpl.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/FetcherInstance.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `sim_runtime::*`
 --> src/modules/FetcherInstance.rs:3:5
  |
3 | use sim_runtime::*;
  |     ^^^^^^^^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/FetcherInstance.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/modules/IsserImpl.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/IsserImpl.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/IssuerInstance.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/IssuerInstance.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/modules/LSQ_downstream.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/LSQ_downstream.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/modules/LSUInstance.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/LSUInstance.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/MemeoryAccess.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/MemeoryAccess.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/modules/RS_downstream.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/RS_downstream.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/dcache.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/dcache.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused imports: `BigInt` and `BigUint`
 --> src/modules/icache.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^  ^^^^^^^

warning: unused import: `std::ffi::c_void`
 --> src/modules/icache.rs:4:5
  |
4 | use std::ffi::c_void;
  |     ^^^^^^^^^^^^^^^^

warning: unused import: `BigInt`
 --> src/simulator.rs:2:31
  |
2 | use sim_runtime::num_bigint::{BigInt, BigUint};
  |                               ^^^^^^

warning: unused import: `sim_runtime::rand::seq::SliceRandom`
 --> src/simulator.rs:3:5
  |
3 | use sim_runtime::rand::seq::SliceRandom;
  |     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

warning: unused import: `std::sync::Arc`
 --> src/simulator.rs:7:5
  |
7 | use std::sync::Arc;
  |     ^^^^^^^^^^^^^^

warning: unused variable: `array_080ef_rd_2`
   --> src/modules/CDB_Arbitrator.rs:658:9
    |
658 |     let array_080ef_rd_2 = { sim.array_080ef.payload[ROB_idx as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080ef_rd_2`
    |
    = note: `#[warn(unused_variables)]` (part of `#[warn(unused)]`) on by default

warning: unused variable: `array_080fb_rd_3`
   --> src/modules/CDB_Arbitrator.rs:665:9
    |
665 |     let array_080fb_rd_3 = { sim.array_080fb.payload[ROB_idx as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080fb_rd_3`

warning: unused variable: `valid_and__lsu_valid`
   --> src/modules/CDB_Arbitrator.rs:674:9
    |
674 |     let valid_and__lsu_valid =
    |         ^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_valid_and__lsu_valid`

warning: unused variable: `array_08119_rd_2`
   --> src/modules/CDB_Arbitrator.rs:677:11
    |
677 |       let array_08119_rd_2 = { sim.array_08119.payload[ROB_idx as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08119_rd_2`

warning: unused variable: `array_0811f_rd_2`
   --> src/modules/CDB_Arbitrator.rs:685:11
    |
685 |       let array_0811f_rd_2 = { sim.array_0811f.payload[ROB_idx as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0811f_rd_2`

warning: unused variable: `lsu_cbd_reg_rd_1`
   --> src/modules/CDB_Arbitrator.rs:708:9
    |
708 |     let lsu_cbd_reg_rd_1 = { sim.lsu_cbd_reg.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_lsu_cbd_reg_rd_1`

warning: unused variable: `alu_cbd_reg_rd_1`
   --> src/modules/CDB_Arbitrator.rs:730:9
    |
730 |     let alu_cbd_reg_rd_1 = { sim.alu_cbd_reg.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_alu_cbd_reg_rd_1`

warning: unused variable: `lsu_cbd_reg_rd_2`
   --> src/modules/CDB_Arbitrator.rs:754:9
    |
754 |     let lsu_cbd_reg_rd_2 = { sim.lsu_cbd_reg.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_lsu_cbd_reg_rd_2`

warning: unused variable: `alu_cbd_reg_rd_2`
   --> src/modules/CDB_Arbitrator.rs:783:9
    |
783 |     let alu_cbd_reg_rd_2 = { sim.alu_cbd_reg.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_alu_cbd_reg_rd_2`

warning: unused variable: `can_commit_and__array_081_1`
  --> src/modules/CommiterInstance.rs:56:9
   |
56 |     let can_commit_and__array_081_1 =
   |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_can_commit_and__array_081_1`

warning: unused variable: `regs_rd`
  --> src/modules/CommiterInstance.rs:78:11
   |
78 |       let regs_rd = { sim.regs.payload[array_080f5_rd_2 as usize].clone() };
   |           ^^^^^^^ help: if this is intentional, prefix it with an underscore: `_regs_rd`

warning: unused variable: `can_commit_and__clear_pen`
  --> src/modules/CommiterInstance.rs:91:11
   |
91 |       let can_commit_and__clear_pen = {
   |           ^^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_can_commit_and__clear_pen`

warning: unused variable: `reg_pending_rd_1`
  --> src/modules/CommiterInstance.rs:95:13
   |
95 |         let reg_pending_rd_1 = { sim.reg_pending.payload[array_080f5_rd_2 as usize].clone() };
   |             ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_reg_pending_rd_1`

warning: unused variable: `array_080e9_rd_1`
   --> src/modules/CommiterInstance.rs:108:9
    |
108 |     let array_080e9_rd_1 = { sim.array_080e9.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080e9_rd_1`

warning: unused variable: `array_080ef_rd_1`
   --> src/modules/CommiterInstance.rs:115:9
    |
115 |     let array_080ef_rd_1 = { sim.array_080ef.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080ef_rd_1`

warning: unused variable: `array_08101_rd`
   --> src/modules/CommiterInstance.rs:122:9
    |
122 |     let array_08101_rd = { sim.array_08101.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08101_rd`

warning: unused variable: `array_080fb_rd_2`
   --> src/modules/CommiterInstance.rs:147:9
    |
147 |     let array_080fb_rd_2 = { sim.array_080fb.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080fb_rd_2`

warning: unused variable: `array_08107_rd_1`
   --> src/modules/CommiterInstance.rs:154:9
    |
154 |     let array_08107_rd_1 = { sim.array_08107.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08107_rd_1`

warning: unused variable: `array_08119_rd_1`
   --> src/modules/CommiterInstance.rs:161:9
    |
161 |     let array_08119_rd_1 = { sim.array_08119.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08119_rd_1`

warning: unused variable: `array_0811f_rd_1`
   --> src/modules/CommiterInstance.rs:168:9
    |
168 |     let array_0811f_rd_1 = { sim.array_0811f.payload[head as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0811f_rd_1`

warning: unused variable: `array_080e0_rd_1`
   --> src/modules/CommiterInstance.rs:178:9
    |
178 |     let array_080e0_rd_1 = { sim.array_080e0.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080e0_rd_1`

warning: unused variable: `is_init_rd_1`
  --> src/modules/Driver.rs:11:9
   |
11 |     let is_init_rd_1 = { sim.is_init.payload[false as usize].clone() };
   |         ^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_is_init_rd_1`

warning: unused variable: `tick_reg_rd`
  --> src/modules/Driver.rs:55:7
   |
55 |   let tick_reg_rd = { sim.tick_reg.payload[false as usize].clone() };
   |       ^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_tick_reg_rd`

warning: unused variable: `re_reg_rd_2`
   --> src/modules/FetcherImpl.rs:139:7
    |
139 |   let re_reg_rd_2 = { sim.re_reg.payload[false as usize].clone() };
    |       ^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_re_reg_rd_2`

warning: unused variable: `pc_reg_rd_1`
   --> src/modules/FetcherImpl.rs:162:9
    |
162 |     let pc_reg_rd_1 = { sim.pc_reg.payload[false as usize].clone() };
    |         ^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_pc_reg_rd_1`

warning: unused variable: `pc_addr`
 --> src/modules/FetcherInstance.rs:8:7
  |
8 |   let pc_addr = { sim.pc_reg.payload[false as usize].clone() };
  |       ^^^^^^^ help: if this is intentional, prefix it with an underscore: `_pc_addr`

warning: unused variable: `array_080e9_rd_3`
    --> src/modules/IsserImpl.rs:1987:11
     |
1987 |       let array_080e9_rd_3 = { sim.array_080e9.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080e9_rd_3`

warning: unused variable: `array_080ef_rd_5`
    --> src/modules/IsserImpl.rs:1994:11
     |
1994 |       let array_080ef_rd_5 = { sim.array_080ef.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080ef_rd_5`

warning: unused variable: `array_08107_rd_2`
    --> src/modules/IsserImpl.rs:2001:11
     |
2001 |       let array_08107_rd_2 = { sim.array_08107.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08107_rd_2`

warning: unused variable: `array_080f5_rd_3`
    --> src/modules/IsserImpl.rs:2008:11
     |
2008 |       let array_080f5_rd_3 = { sim.array_080f5.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080f5_rd_3`

warning: unused variable: `array_080fb_rd_6`
    --> src/modules/IsserImpl.rs:2023:11
     |
2023 |       let array_080fb_rd_6 = { sim.array_080fb.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080fb_rd_6`

warning: unused variable: `array_08101_rd_1`
    --> src/modules/IsserImpl.rs:2030:11
     |
2030 |       let array_08101_rd_1 = { sim.array_08101.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08101_rd_1`

warning: unused variable: `array_0810d_rd_1`
    --> src/modules/IsserImpl.rs:2045:11
     |
2045 |       let array_0810d_rd_1 = { sim.array_0810d.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0810d_rd_1`

warning: unused variable: `array_08113_rd_3`
    --> src/modules/IsserImpl.rs:2071:11
     |
2071 |       let array_08113_rd_3 = { sim.array_08113.payload[rob_idx as usize].clone() };
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08113_rd_3`

warning: unused variable: `re_1_and__rs1_5`
    --> src/modules/IsserImpl.rs:2194:11
     |
2194 |       let re_1_and__rs1_5 = {
     |           ^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_re_1_and__rs1_5`

warning: unused variable: `reg_pending_rd_6`
    --> src/modules/IsserImpl.rs:2206:13
     |
2206 |         let reg_pending_rd_6 = { sim.reg_pending.payload[rs1_5_slice_18 as usize].clone() };
     |             ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_reg_pending_rd_6`

warning: unused variable: `re_1_and__is_mem`
    --> src/modules/IsserImpl.rs:2217:11
     |
2217 |       let re_1_and__is_mem =
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_re_1_and__is_mem`

warning: unused variable: `array_0812b_rd_1`
    --> src/modules/IsserImpl.rs:2234:13
     |
2234 |         let array_0812b_rd_1 = { sim.array_0812b.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0812b_rd_1`

warning: unused variable: `array_0812e_rd`
    --> src/modules/IsserImpl.rs:2241:13
     |
2241 |         let array_0812e_rd = { sim.array_0812e.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0812e_rd`

warning: unused variable: `array_08134_rd`
    --> src/modules/IsserImpl.rs:2256:13
     |
2256 |         let array_08134_rd = { sim.array_08134.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08134_rd`

warning: unused variable: `array_0813a_rd`
    --> src/modules/IsserImpl.rs:2271:13
     |
2271 |         let array_0813a_rd = { sim.array_0813a.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0813a_rd`

warning: unused variable: `array_0814c_rd`
    --> src/modules/IsserImpl.rs:2279:13
     |
2279 |         let array_0814c_rd = { sim.array_0814c.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0814c_rd`

warning: unused variable: `array_0815e_rd`
    --> src/modules/IsserImpl.rs:2294:13
     |
2294 |         let array_0815e_rd = { sim.array_0815e.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0815e_rd`

warning: unused variable: `array_08164_rd`
    --> src/modules/IsserImpl.rs:2301:13
     |
2301 |         let array_08164_rd = { sim.array_08164.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08164_rd`

warning: unused variable: `array_08152_rd`
    --> src/modules/IsserImpl.rs:2308:13
     |
2308 |         let array_08152_rd = { sim.array_08152.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08152_rd`

warning: unused variable: `array_08158_rd`
    --> src/modules/IsserImpl.rs:2315:13
     |
2315 |         let array_08158_rd = { sim.array_08158.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08158_rd`

warning: unused variable: `array_0816a_rd`
    --> src/modules/IsserImpl.rs:2322:13
     |
2322 |         let array_0816a_rd = { sim.array_0816a.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0816a_rd`

warning: unused variable: `array_08170_rd`
    --> src/modules/IsserImpl.rs:2329:13
     |
2329 |         let array_08170_rd = { sim.array_08170.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08170_rd`

warning: unused variable: `array_08176_rd`
    --> src/modules/IsserImpl.rs:2336:13
     |
2336 |         let array_08176_rd = { sim.array_08176.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08176_rd`

warning: unused variable: `array_0817c_rd`
    --> src/modules/IsserImpl.rs:2351:13
     |
2351 |         let array_0817c_rd = { sim.array_0817c.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0817c_rd`

warning: unused variable: `re_1_and__not__1`
    --> src/modules/IsserImpl.rs:2369:11
     |
2369 |       let re_1_and__not__1 =
     |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_re_1_and__not__1`

warning: unused variable: `array_0805c_rd_1`
    --> src/modules/IsserImpl.rs:2386:13
     |
2386 |         let array_0805c_rd_1 = { sim.array_0805c.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0805c_rd_1`

warning: unused variable: `array_0805f_rd`
    --> src/modules/IsserImpl.rs:2393:13
     |
2393 |         let array_0805f_rd = { sim.array_0805f.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0805f_rd`

warning: unused variable: `op2_val`
    --> src/modules/IsserImpl.rs:2425:13
     |
2425 |         let op2_val = {
     |             ^^^^^^^ help: if this is intentional, prefix it with an underscore: `_op2_val`

warning: unused variable: `array_08065_rd`
    --> src/modules/IsserImpl.rs:2462:13
     |
2462 |         let array_08065_rd = { sim.array_08065.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08065_rd`

warning: unused variable: `array_0806b_rd`
    --> src/modules/IsserImpl.rs:2493:13
     |
2493 |         let array_0806b_rd = { sim.array_0806b.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0806b_rd`

warning: unused variable: `array_08071_rd`
    --> src/modules/IsserImpl.rs:2500:13
     |
2500 |         let array_08071_rd = { sim.array_08071.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08071_rd`

warning: unused variable: `array_08077_rd`
    --> src/modules/IsserImpl.rs:2507:13
     |
2507 |         let array_08077_rd = { sim.array_08077.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08077_rd`

warning: unused variable: `array_0807d_rd`
    --> src/modules/IsserImpl.rs:2514:13
     |
2514 |         let array_0807d_rd = { sim.array_0807d.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0807d_rd`

warning: unused variable: `array_08083_rd`
    --> src/modules/IsserImpl.rs:2521:13
     |
2521 |         let array_08083_rd = { sim.array_08083.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08083_rd`

warning: unused variable: `array_08089_rd`
    --> src/modules/IsserImpl.rs:2528:13
     |
2528 |         let array_08089_rd = { sim.array_08089.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08089_rd`

warning: unused variable: `array_0808f_rd`
    --> src/modules/IsserImpl.rs:2543:13
     |
2543 |         let array_0808f_rd = { sim.array_0808f.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0808f_rd`

warning: unused variable: `array_08095_rd`
    --> src/modules/IsserImpl.rs:2551:13
     |
2551 |         let array_08095_rd = { sim.array_08095.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08095_rd`

warning: unused variable: `array_0809b_rd`
    --> src/modules/IsserImpl.rs:2567:13
     |
2567 |         let array_0809b_rd = { sim.array_0809b.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0809b_rd`

warning: unused variable: `array_080a1_rd`
    --> src/modules/IsserImpl.rs:2582:13
     |
2582 |         let array_080a1_rd = { sim.array_080a1.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080a1_rd`

warning: unused variable: `array_080a7_rd`
    --> src/modules/IsserImpl.rs:2597:13
     |
2597 |         let array_080a7_rd = { sim.array_080a7.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080a7_rd`

warning: unused variable: `array_080ad_rd`
    --> src/modules/IsserImpl.rs:2612:13
     |
2612 |         let array_080ad_rd = { sim.array_080ad.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080ad_rd`

warning: unused variable: `array_080b3_rd`
    --> src/modules/IsserImpl.rs:2627:13
     |
2627 |         let array_080b3_rd = { sim.array_080b3.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080b3_rd`

warning: unused variable: `array_080bf_rd`
    --> src/modules/IsserImpl.rs:2642:13
     |
2642 |         let array_080bf_rd = { sim.array_080bf.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080bf_rd`

warning: unused variable: `array_080c2_rd`
    --> src/modules/IsserImpl.rs:2649:13
     |
2649 |         let array_080c2_rd = { sim.array_080c2.payload[false as usize].clone() };
     |             ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080c2_rd`

warning: unused variable: `issue_stall`
 --> src/modules/LSQ_downstream.rs:9:7
  |
9 |   let issue_stall = {
  |       ^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_issue_stall`

warning: unused variable: `ROB_idx_and__array_0815e`
   --> src/modules/LSQ_downstream.rs:104:9
    |
104 |     let ROB_idx_and__array_0815e = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_ROB_idx_and__array_0815e`

warning: unused variable: `array_0816a_rd_1`
   --> src/modules/LSQ_downstream.rs:109:11
    |
109 |       let array_0816a_rd_1 = { sim.array_0816a.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0816a_rd_1`

warning: unused variable: `ROB_idx_and__array_08164`
   --> src/modules/LSQ_downstream.rs:169:9
    |
169 |     let ROB_idx_and__array_08164 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_ROB_idx_and__array_08164`

warning: unused variable: `array_08170_rd_1`
   --> src/modules/LSQ_downstream.rs:174:11
    |
174 |       let array_08170_rd_1 = { sim.array_08170.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08170_rd_1`

warning: unused variable: `array_0812b_rd_5`
   --> src/modules/LSQ_downstream.rs:258:9
    |
258 |     let array_0812b_rd_5 = { sim.array_0812b.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0812b_rd_5`

warning: unused variable: `array_08152_rd_3`
   --> src/modules/LSQ_downstream.rs:265:9
    |
265 |     let array_08152_rd_3 = { sim.array_08152.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08152_rd_3`

warning: unused variable: `array_08158_rd_3`
   --> src/modules/LSQ_downstream.rs:272:9
    |
272 |     let array_08158_rd_3 = { sim.array_08158.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08158_rd_3`

warning: unused variable: `array_08182_rd`
   --> src/modules/LSQ_downstream.rs:279:9
    |
279 |     let array_08182_rd = { sim.array_08182.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08182_rd`

warning: unused variable: `array_0812b_and__not__1`
   --> src/modules/LSQ_downstream.rs:381:9
    |
381 |     let array_0812b_and__not__1 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0812b_and__not__1`

warning: unused variable: `array_08170_rd_2`
   --> src/modules/LSQ_downstream.rs:386:11
    |
386 |       let array_08170_rd_2 = { sim.array_08170.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08170_rd_2`

warning: unused variable: `array_0812b_and__array_08_3`
   --> src/modules/LSQ_downstream.rs:491:9
    |
491 |     let array_0812b_and__array_08_3 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0812b_and__array_08_3`

warning: unused variable: `array_08182_rd_3`
   --> src/modules/LSQ_downstream.rs:552:11
    |
552 |       let array_08182_rd_3 = { sim.array_08182.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08182_rd_3`

warning: unused variable: `array_0812b_and__array_08_4`
   --> src/modules/LSQ_downstream.rs:611:9
    |
611 |     let array_0812b_and__array_08_4 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0812b_and__array_08_4`

warning: unused variable: `array_08182_rd_4`
   --> src/modules/LSQ_downstream.rs:671:11
    |
671 |       let array_08182_rd_4 = { sim.array_08182.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08182_rd_4`

warning: unused variable: `issue_stall_1`
 --> src/modules/RS_downstream.rs:9:7
  |
9 |   let issue_stall_1 = {
  |       ^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_issue_stall_1`

warning: unused variable: `ROB_idx_and__array_08071`
   --> src/modules/RS_downstream.rs:168:9
    |
168 |     let ROB_idx_and__array_08071 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_ROB_idx_and__array_08071`

warning: unused variable: `array_08065_rd_1`
   --> src/modules/RS_downstream.rs:173:11
    |
173 |       let array_08065_rd_1 = { sim.array_08065.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08065_rd_1`

warning: unused variable: `ROB_idx_and__array_08077`
   --> src/modules/RS_downstream.rs:232:9
    |
232 |     let ROB_idx_and__array_08077 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_ROB_idx_and__array_08077`

warning: unused variable: `array_0806b_rd_1`
   --> src/modules/RS_downstream.rs:237:11
    |
237 |       let array_0806b_rd_1 = { sim.array_0806b.payload[false as usize].clone() };
    |           ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0806b_rd_1`

warning: unused variable: `array_0805c_rd_5`
   --> src/modules/RS_downstream.rs:320:9
    |
320 |     let array_0805c_rd_5 = { sim.array_0805c.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0805c_rd_5`

warning: unused variable: `array_0807d_rd_3`
   --> src/modules/RS_downstream.rs:327:9
    |
327 |     let array_0807d_rd_3 = { sim.array_0807d.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_0807d_rd_3`

warning: unused variable: `array_08083_rd_3`
   --> src/modules/RS_downstream.rs:334:9
    |
334 |     let array_08083_rd_3 = { sim.array_08083.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_08083_rd_3`

warning: unused variable: `array_080c8_rd`
   --> src/modules/RS_downstream.rs:341:9
    |
341 |     let array_080c8_rd = { sim.array_080c8.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080c8_rd`

warning: unused variable: `array_080c8_rd_2`
   --> src/modules/RS_downstream.rs:490:9
    |
490 |     let array_080c8_rd_2 = { sim.array_080c8.payload[false as usize].clone() };
    |         ^^^^^^^^^^^^^^^^ help: if this is intentional, prefix it with an underscore: `_array_080c8_rd_2`

warning: unnecessary `unsafe` block
   --> src/simulator.rs:584:5
    |
584 |     unsafe {
    |     ^^^^^^ unnecessary `unsafe` block
    |
    = note: `#[warn(unused_unsafe)]` (part of `#[warn(unused)]`) on by default

warning: field `request_stamp_map_table` is never read
  --> src/simulator.rs:11:7
   |
 9 | pub struct Simulator {
   |            --------- field in this struct
10 |   pub stamp: usize,
11 |   pub request_stamp_map_table: HashMap<i64, usize>,
   |       ^^^^^^^^^^^^^^^^^^^^^^^
   |
   = note: `#[warn(dead_code)]` (part of `#[warn(unused)]`) on by default

warning: module `ALUInstance` should have a snake case name
 --> src/modules/mod.rs:9:9
  |
9 | pub mod ALUInstance;
  |         ^^^^^^^^^^^ help: convert the identifier to snake case: `aluinstance`
  |
  = note: `#[warn(non_snake_case)]` (part of `#[warn(nonstandard_style)]`) on by default

warning: module `CDB_Arbitrator` should have a snake case name
  --> src/modules/mod.rs:10:9
   |
10 | pub mod CDB_Arbitrator;
   |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cdb_arbitrator`

warning: module `CommiterInstance` should have a snake case name
  --> src/modules/mod.rs:11:9
   |
11 | pub mod CommiterInstance;
   |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `commiter_instance`

warning: module `Driver` should have a snake case name
  --> src/modules/mod.rs:12:9
   |
12 | pub mod Driver;
   |         ^^^^^^ help: convert the identifier to snake case: `driver`

warning: module `FetcherImpl` should have a snake case name
  --> src/modules/mod.rs:13:9
   |
13 | pub mod FetcherImpl;
   |         ^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_impl`

warning: module `FetcherInstance` should have a snake case name
  --> src/modules/mod.rs:14:9
   |
14 | pub mod FetcherInstance;
   |         ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_instance`

warning: module `IsserImpl` should have a snake case name
  --> src/modules/mod.rs:15:9
   |
15 | pub mod IsserImpl;
   |         ^^^^^^^^^ help: convert the identifier to snake case: `isser_impl`

warning: module `IssuerInstance` should have a snake case name
  --> src/modules/mod.rs:16:9
   |
16 | pub mod IssuerInstance;
   |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `issuer_instance`

warning: module `LSQ_downstream` should have a snake case name
  --> src/modules/mod.rs:17:9
   |
17 | pub mod LSQ_downstream;
   |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsq_downstream`

warning: module `LSUInstance` should have a snake case name
  --> src/modules/mod.rs:18:9
   |
18 | pub mod LSUInstance;
   |         ^^^^^^^^^^^ help: convert the identifier to snake case: `lsuinstance`

warning: module `MemeoryAccess` should have a snake case name
  --> src/modules/mod.rs:19:9
   |
19 | pub mod MemeoryAccess;
   |         ^^^^^^^^^^^^^ help: convert the identifier to snake case: `memeory_access`

warning: module `RS_downstream` should have a snake case name
  --> src/modules/mod.rs:20:9
   |
20 | pub mod RS_downstream;
   |         ^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs_downstream`

warning: function `ALUInstance` should have a snake case name
 --> src/modules/ALUInstance.rs:7:8
  |
7 | pub fn ALUInstance(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^ help: convert the identifier to snake case: `aluinstance`

warning: variable `op1_and__op2` should have a snake case name
  --> src/modules/ALUInstance.rs:66:7
   |
66 |   let op1_and__op2 = { ValueCastTo::<u32>::cast(&op1) & ValueCastTo::<u32>::cast(&op2) };
   |       ^^^^^^^^^^^^ help: convert the identifier to snake case: `op1_and_op2`

warning: variable `op1_or__op2` should have a snake case name
  --> src/modules/ALUInstance.rs:68:7
   |
68 |   let op1_or__op2 = { ValueCastTo::<u32>::cast(&op1) | ValueCastTo::<u32>::cast(&op2) };
   |       ^^^^^^^^^^^ help: convert the identifier to snake case: `op1_or_op2`

warning: variable `op1_xor__op2` should have a snake case name
  --> src/modules/ALUInstance.rs:70:7
   |
70 |   let op1_xor__op2 = { ValueCastTo::<u32>::cast(&op1) ^ ValueCastTo::<u32>::cast(&op2) };
   |       ^^^^^^^^^^^^ help: convert the identifier to snake case: `op1_xor_op2`

warning: variable `signal_slice_or__signal_s` should have a snake case name
   --> src/modules/ALUInstance.rs:231:7
    |
231 |   let signal_slice_or__signal_s =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `signal_slice_or_signal_s`

warning: variable `signal_slice_or__signal_s_1` should have a snake case name
   --> src/modules/ALUInstance.rs:267:7
    |
267 |   let signal_slice_or__signal_s_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `signal_slice_or_signal_s_1`

warning: function `CDB_Arbitrator` should have a snake case name
 --> src/modules/CDB_Arbitrator.rs:7:8
  |
7 | pub fn CDB_Arbitrator(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cdb_arbitrator`

warning: variable `LSU_signal_cat_LSU_signal_5` should have a snake case name
  --> src/modules/CDB_Arbitrator.rs:26:7
   |
26 |   let LSU_signal_cat_LSU_signal_5 = { sim.LSU_signal_cat_LSU_signal_4_value.is_some() };
   |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal_5`

warning: variable `select_CDB` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:627:7
    |
627 |   let select_CDB = {
    |       ^^^^^^^^^^ help: convert the identifier to snake case: `select_cdb`

warning: variable `ROB_idx` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:634:7
    |
634 |   let ROB_idx = {
    |       ^^^^^^^ help: convert the identifier to snake case: `rob_idx`

warning: variable `lsu_valid_and__lsu_is` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:672:9
    |
672 |     let lsu_valid_and__lsu_is =
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_valid_and_lsu_is`

warning: variable `valid_and__lsu_valid` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:674:9
    |
674 |     let valid_and__lsu_valid =
    |         ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `valid_and_lsu_valid`

warning: variable `select_CDB_neq` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:703:7
    |
703 |   let select_CDB_neq = { ValueCastTo::<u8>::cast(&select_CDB) != ValueCastTo::<u8>::cast(&0u8) };
    |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `select_cdb_neq`

warning: variable `lsu_payload_and__select_C` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:704:7
    |
704 |   let lsu_payload_and__select_C = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_payload_and_select_c`

warning: variable `select_CDB_neq_1` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:725:7
    |
725 |   let select_CDB_neq_1 = { ValueCastTo::<u8>::cast(&select_CDB) != ValueCastTo::<u8>::cast(&1u8) };
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `select_cdb_neq_1`

warning: variable `alu_payload_and__select_C` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:726:7
    |
726 |   let alu_payload_and__select_C = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `alu_payload_and_select_c`

warning: variable `not__lsu_payload` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:747:7
    |
747 |   let not__lsu_payload = { !lsu_payload_slice_21 };
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_lsu_payload`

warning: variable `lsu_valid_and__not_` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:748:7
    |
748 |   let lsu_valid_and__not_ =
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_valid_and_not`

warning: variable `select_CDB_eq` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:750:7
    |
750 |   let select_CDB_eq = { ValueCastTo::<u8>::cast(&select_CDB) == ValueCastTo::<u8>::cast(&0u8) };
    |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `select_cdb_eq`

warning: variable `lsu_valid_and__select_CDB` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:751:7
    |
751 |   let lsu_valid_and__select_CDB =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_valid_and_select_cdb`

warning: variable `not__alu_payload` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:775:7
    |
775 |   let not__alu_payload = { !alu_payload_slice_16 };
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_alu_payload`

warning: variable `alu_valid_and__not_` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:776:7
    |
776 |   let alu_valid_and__not_ =
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `alu_valid_and_not`

warning: variable `select_CDB_eq_1` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:778:7
    |
778 |   let select_CDB_eq_1 = { ValueCastTo::<u8>::cast(&select_CDB) == ValueCastTo::<u8>::cast(&1u8) };
    |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `select_cdb_eq_1`

warning: variable `alu_valid_and__select_CDB` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:779:7
    |
779 |   let alu_valid_and__select_CDB = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `alu_valid_and_select_cdb`

warning: variable `alu_valid_and__alu_is` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:796:7
    |
796 |   let alu_valid_and__alu_is =
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `alu_valid_and_alu_is`

warning: variable `ROB_idx_cat_rd_data` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:814:7
    |
814 |   let ROB_idx_cat_rd_data = {
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cat_rd_data`

warning: variable `ROB_idx_cat_valid` should have a snake case name
   --> src/modules/CDB_Arbitrator.rs:822:7
    |
822 |   let ROB_idx_cat_valid = {
    |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cat_valid`

warning: function `CommiterInstance` should have a snake case name
 --> src/modules/CommiterInstance.rs:7:8
  |
7 | pub fn CommiterInstance(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `commiter_instance`

warning: variable `can_commit_and__array_081_1` should have a snake case name
  --> src/modules/CommiterInstance.rs:56:9
   |
56 |     let can_commit_and__array_081_1 =
   |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `can_commit_and_array_081_1`

warning: variable `not__array_08113` should have a snake case name
  --> src/modules/CommiterInstance.rs:67:9
   |
67 |     let not__array_08113 = { !array_08113_rd_2 };
   |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113`

warning: variable `not__and__array_080f5` should have a snake case name
  --> src/modules/CommiterInstance.rs:71:9
   |
71 |     let not__and__array_080f5 = {
   |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_and_array_080f5`

warning: variable `can_commit_and__not_` should have a snake case name
  --> src/modules/CommiterInstance.rs:74:9
   |
74 |     let can_commit_and__not_ = {
   |         ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `can_commit_and_not`

warning: variable `can_commit_and__clear_pen` should have a snake case name
  --> src/modules/CommiterInstance.rs:91:11
   |
91 |       let can_commit_and__clear_pen = {
   |           ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `can_commit_and_clear_pen`

warning: function `Driver` should have a snake case name
 --> src/modules/Driver.rs:7:8
  |
7 | pub fn Driver(sim: &mut Simulator) -> bool {
  |        ^^^^^^ help: convert the identifier to snake case: `driver`

warning: function `FetcherImpl` should have a snake case name
 --> src/modules/FetcherImpl.rs:7:8
  |
7 | pub fn FetcherImpl(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_impl`

warning: variable `not__re_reg` should have a snake case name
  --> src/modules/FetcherImpl.rs:99:7
   |
99 |   let not__re_reg = { !re_reg_rd };
   |       ^^^^^^^^^^^ help: convert the identifier to snake case: `not_re_reg`

warning: function `FetcherInstance` should have a snake case name
 --> src/modules/FetcherInstance.rs:7:8
  |
7 | pub fn FetcherInstance(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_instance`

warning: function `IsserImpl` should have a snake case name
 --> src/modules/IsserImpl.rs:7:8
  |
7 | pub fn IsserImpl(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^ help: convert the identifier to snake case: `isser_impl`

warning: variable `ROB_idx_cat_valid_valid` should have a snake case name
  --> src/modules/IsserImpl.rs:54:7
   |
54 |   let ROB_idx_cat_valid_valid = { sim.ROB_idx_cat_valid_value.is_some() };
   |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cat_valid_valid`

warning: variable `opcode_eq_and__funct3_eq` should have a snake case name
   --> src/modules/IsserImpl.rs:119:7
    |
119 |   let opcode_eq_and__funct3_eq =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq`

warning: variable `is_R_1` should have a snake case name
   --> src/modules/IsserImpl.rs:125:7
    |
125 |   let is_R_1 = { ValueCastTo::<bool>::cast(&false) | ValueCastTo::<bool>::cast(&eq) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_1`

warning: variable `opcode_eq_and__funct3_eq_1` should have a snake case name
   --> src/modules/IsserImpl.rs:140:7
    |
140 |   let opcode_eq_and__funct3_eq_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_1`

warning: variable `is_R_2` should have a snake case name
   --> src/modules/IsserImpl.rs:146:7
    |
146 |   let is_R_2 = { ValueCastTo::<bool>::cast(&is_R_1) | ValueCastTo::<bool>::cast(&eq_1) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_2`

warning: variable `opcode_eq_and__funct3_eq_2` should have a snake case name
   --> src/modules/IsserImpl.rs:161:7
    |
161 |   let opcode_eq_and__funct3_eq_2 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_2`

warning: variable `is_R_3` should have a snake case name
   --> src/modules/IsserImpl.rs:167:7
    |
167 |   let is_R_3 = { ValueCastTo::<bool>::cast(&is_R_2) | ValueCastTo::<bool>::cast(&eq_2) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_3`

warning: variable `opcode_eq_and__funct3_eq_3` should have a snake case name
   --> src/modules/IsserImpl.rs:182:7
    |
182 |   let opcode_eq_and__funct3_eq_3 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_3`

warning: variable `is_R_4` should have a snake case name
   --> src/modules/IsserImpl.rs:188:7
    |
188 |   let is_R_4 = { ValueCastTo::<bool>::cast(&is_R_3) | ValueCastTo::<bool>::cast(&eq_3) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_4`

warning: variable `opcode_eq_and__funct3_eq_4` should have a snake case name
   --> src/modules/IsserImpl.rs:203:7
    |
203 |   let opcode_eq_and__funct3_eq_4 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_4`

warning: variable `is_R_5` should have a snake case name
   --> src/modules/IsserImpl.rs:209:7
    |
209 |   let is_R_5 = { ValueCastTo::<bool>::cast(&is_R_4) | ValueCastTo::<bool>::cast(&eq_4) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_5`

warning: variable `opcode_eq_and__funct3_eq_5` should have a snake case name
   --> src/modules/IsserImpl.rs:224:7
    |
224 |   let opcode_eq_and__funct3_eq_5 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_5`

warning: variable `is_R_6` should have a snake case name
   --> src/modules/IsserImpl.rs:230:7
    |
230 |   let is_R_6 = { ValueCastTo::<bool>::cast(&is_R_5) | ValueCastTo::<bool>::cast(&eq_5) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_6`

warning: variable `opcode_eq_and__funct3_eq_6` should have a snake case name
   --> src/modules/IsserImpl.rs:245:7
    |
245 |   let opcode_eq_and__funct3_eq_6 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_6`

warning: variable `is_R_7` should have a snake case name
   --> src/modules/IsserImpl.rs:251:7
    |
251 |   let is_R_7 = { ValueCastTo::<bool>::cast(&is_R_6) | ValueCastTo::<bool>::cast(&eq_6) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_7`

warning: variable `opcode_eq_and__funct3_eq_7` should have a snake case name
   --> src/modules/IsserImpl.rs:266:7
    |
266 |   let opcode_eq_and__funct3_eq_7 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_7`

warning: variable `is_R_8` should have a snake case name
   --> src/modules/IsserImpl.rs:272:7
    |
272 |   let is_R_8 = { ValueCastTo::<bool>::cast(&is_R_7) | ValueCastTo::<bool>::cast(&eq_7) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_8`

warning: variable `opcode_eq_and__funct3_eq_8` should have a snake case name
   --> src/modules/IsserImpl.rs:287:7
    |
287 |   let opcode_eq_and__funct3_eq_8 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_8`

warning: variable `is_R_9` should have a snake case name
   --> src/modules/IsserImpl.rs:293:7
    |
293 |   let is_R_9 = { ValueCastTo::<bool>::cast(&is_R_8) | ValueCastTo::<bool>::cast(&eq_8) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_r_9`

warning: variable `opcode_eq_and__funct3_eq_9` should have a snake case name
   --> src/modules/IsserImpl.rs:308:7
    |
308 |   let opcode_eq_and__funct3_eq_9 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_eq_and_funct3_eq_9`

warning: variable `is_R_10` should have a snake case name
   --> src/modules/IsserImpl.rs:314:7
    |
314 |   let is_R_10 = { ValueCastTo::<bool>::cast(&is_R_9) | ValueCastTo::<bool>::cast(&eq_9) };
    |       ^^^^^^^ help: convert the identifier to snake case: `is_r_10`

warning: variable `opcode_1_and__funct3_1` should have a snake case name
   --> src/modules/IsserImpl.rs:369:7
    |
369 |   let opcode_1_and__funct3_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1`

warning: variable `is_I_1` should have a snake case name
   --> src/modules/IsserImpl.rs:373:7
    |
373 |   let is_I_1 = { ValueCastTo::<bool>::cast(&false) | ValueCastTo::<bool>::cast(&is_jalr) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_1`

warning: variable `opcode_1_and__funct3_1_1` should have a snake case name
   --> src/modules/IsserImpl.rs:388:7
    |
388 |   let opcode_1_and__funct3_1_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_1`

warning: variable `is_I_2` should have a snake case name
   --> src/modules/IsserImpl.rs:392:7
    |
392 |   let is_I_2 = { ValueCastTo::<bool>::cast(&is_I_1) | ValueCastTo::<bool>::cast(&eq_11) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_2`

warning: variable `opcode_1_and__funct3_1_2` should have a snake case name
   --> src/modules/IsserImpl.rs:407:7
    |
407 |   let opcode_1_and__funct3_1_2 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_2`

warning: variable `is_I_3` should have a snake case name
   --> src/modules/IsserImpl.rs:411:7
    |
411 |   let is_I_3 = { ValueCastTo::<bool>::cast(&is_I_2) | ValueCastTo::<bool>::cast(&eq_12) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_3`

warning: variable `opcode_1_and__funct3_1_3` should have a snake case name
   --> src/modules/IsserImpl.rs:426:7
    |
426 |   let opcode_1_and__funct3_1_3 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_3`

warning: variable `is_I_4` should have a snake case name
   --> src/modules/IsserImpl.rs:430:7
    |
430 |   let is_I_4 = { ValueCastTo::<bool>::cast(&is_I_3) | ValueCastTo::<bool>::cast(&eq_13) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_4`

warning: variable `opcode_1_and__funct3_1_4` should have a snake case name
   --> src/modules/IsserImpl.rs:445:7
    |
445 |   let opcode_1_and__funct3_1_4 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_4`

warning: variable `is_I_5` should have a snake case name
   --> src/modules/IsserImpl.rs:449:7
    |
449 |   let is_I_5 = { ValueCastTo::<bool>::cast(&is_I_4) | ValueCastTo::<bool>::cast(&eq_14) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_5`

warning: variable `opcode_1_and__funct3_1_5` should have a snake case name
   --> src/modules/IsserImpl.rs:464:7
    |
464 |   let opcode_1_and__funct3_1_5 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_5`

warning: variable `is_I_6` should have a snake case name
   --> src/modules/IsserImpl.rs:468:7
    |
468 |   let is_I_6 = { ValueCastTo::<bool>::cast(&is_I_5) | ValueCastTo::<bool>::cast(&eq_15) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_6`

warning: variable `opcode_1_and__funct3_1_6` should have a snake case name
   --> src/modules/IsserImpl.rs:483:7
    |
483 |   let opcode_1_and__funct3_1_6 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_6`

warning: variable `is_I_7` should have a snake case name
   --> src/modules/IsserImpl.rs:487:7
    |
487 |   let is_I_7 = { ValueCastTo::<bool>::cast(&is_I_6) | ValueCastTo::<bool>::cast(&eq_16) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_7`

warning: variable `opcode_1_and__funct3_1_7` should have a snake case name
   --> src/modules/IsserImpl.rs:502:7
    |
502 |   let opcode_1_and__funct3_1_7 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_7`

warning: variable `is_I_8` should have a snake case name
   --> src/modules/IsserImpl.rs:506:7
    |
506 |   let is_I_8 = { ValueCastTo::<bool>::cast(&is_I_7) | ValueCastTo::<bool>::cast(&eq_17) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_8`

warning: variable `opcode_1_and__funct3_1_8` should have a snake case name
   --> src/modules/IsserImpl.rs:521:7
    |
521 |   let opcode_1_and__funct3_1_8 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_8`

warning: variable `is_I_9` should have a snake case name
   --> src/modules/IsserImpl.rs:525:7
    |
525 |   let is_I_9 = { ValueCastTo::<bool>::cast(&is_I_8) | ValueCastTo::<bool>::cast(&eq_18) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_9`

warning: variable `opcode_1_and__funct3_1_9` should have a snake case name
   --> src/modules/IsserImpl.rs:540:7
    |
540 |   let opcode_1_and__funct3_1_9 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_9`

warning: variable `is_I_10` should have a snake case name
   --> src/modules/IsserImpl.rs:544:7
    |
544 |   let is_I_10 = { ValueCastTo::<bool>::cast(&is_I_9) | ValueCastTo::<bool>::cast(&eq_19) };
    |       ^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_10`

warning: variable `opcode_1_and__funct3_1_10` should have a snake case name
   --> src/modules/IsserImpl.rs:559:7
    |
559 |   let opcode_1_and__funct3_1_10 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_10`

warning: variable `is_I_11` should have a snake case name
   --> src/modules/IsserImpl.rs:563:7
    |
563 |   let is_I_11 = { ValueCastTo::<bool>::cast(&is_I_10) | ValueCastTo::<bool>::cast(&eq_20) };
    |       ^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_11`

warning: variable `opcode_1_and__funct3_1_11` should have a snake case name
   --> src/modules/IsserImpl.rs:578:7
    |
578 |   let opcode_1_and__funct3_1_11 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_11`

warning: variable `is_I_12` should have a snake case name
   --> src/modules/IsserImpl.rs:582:7
    |
582 |   let is_I_12 = { ValueCastTo::<bool>::cast(&is_I_11) | ValueCastTo::<bool>::cast(&eq_21) };
    |       ^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_12`

warning: variable `opcode_1_and__funct3_1_12` should have a snake case name
   --> src/modules/IsserImpl.rs:598:7
    |
598 |   let opcode_1_and__funct3_1_12 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_12`

warning: variable `is_I_13` should have a snake case name
   --> src/modules/IsserImpl.rs:603:7
    |
603 |   let is_I_13 = { ValueCastTo::<bool>::cast(&is_I_12) | ValueCastTo::<bool>::cast(&is_ecall) };
    |       ^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_13`

warning: variable `opcode_1_and__funct3_1_13` should have a snake case name
   --> src/modules/IsserImpl.rs:619:7
    |
619 |   let opcode_1_and__funct3_1_13 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_1_and_funct3_1_13`

warning: variable `is_I_14` should have a snake case name
   --> src/modules/IsserImpl.rs:624:7
    |
624 |   let is_I_14 = { ValueCastTo::<bool>::cast(&is_I_13) | ValueCastTo::<bool>::cast(&is_ebreak) };
    |       ^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_14`

warning: variable `opcode_2_and__funct3_2` should have a snake case name
   --> src/modules/IsserImpl.rs:688:7
    |
688 |   let opcode_2_and__funct3_2 =
    |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_2_and_funct3_2`

warning: variable `is_I_star_1` should have a snake case name
   --> src/modules/IsserImpl.rs:692:7
    |
692 |   let is_I_star_1 = { ValueCastTo::<bool>::cast(&false) | ValueCastTo::<bool>::cast(&eq_24) };
    |       ^^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_star_1`

warning: variable `opcode_2_and__funct3_2_1` should have a snake case name
   --> src/modules/IsserImpl.rs:708:7
    |
708 |   let opcode_2_and__funct3_2_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_2_and_funct3_2_1`

warning: variable `is_I_star_2` should have a snake case name
   --> src/modules/IsserImpl.rs:712:7
    |
712 |   let is_I_star_2 = { ValueCastTo::<bool>::cast(&is_I_star_1) | ValueCastTo::<bool>::cast(&eq_25) };
    |       ^^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_star_2`

warning: variable `opcode_2_and__funct3_2_2` should have a snake case name
   --> src/modules/IsserImpl.rs:728:7
    |
728 |   let opcode_2_and__funct3_2_2 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `opcode_2_and_funct3_2_2`

warning: variable `is_I_star_3` should have a snake case name
   --> src/modules/IsserImpl.rs:732:7
    |
732 |   let is_I_star_3 = { ValueCastTo::<bool>::cast(&is_I_star_2) | ValueCastTo::<bool>::cast(&eq_26) };
    |       ^^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_star_3`

warning: variable `is_S_1` should have a snake case name
   --> src/modules/IsserImpl.rs:804:7
    |
804 |   let is_S_1 = { ValueCastTo::<bool>::cast(&false) | ValueCastTo::<bool>::cast(&eq_27) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_s_1`

warning: variable `is_S_2` should have a snake case name
   --> src/modules/IsserImpl.rs:814:7
    |
814 |   let is_S_2 = { ValueCastTo::<bool>::cast(&is_S_1) | ValueCastTo::<bool>::cast(&eq_28) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_s_2`

warning: variable `is_S_3` should have a snake case name
   --> src/modules/IsserImpl.rs:824:7
    |
824 |   let is_S_3 = { ValueCastTo::<bool>::cast(&is_S_2) | ValueCastTo::<bool>::cast(&eq_29) };
    |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_s_3`

warning: variable `is_B_1` should have a snake case name
   --> src/modules/IsserImpl.rs:929:7
    |
929 |   let is_B_1 = { ValueCastTo::<bool>::cast(&false) | ValueCastTo::<bool>::cast(&eq_30) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_b_1`

warning: variable `is_B_2` should have a snake case name
   --> src/modules/IsserImpl.rs:946:7
    |
946 |   let is_B_2 = { ValueCastTo::<bool>::cast(&is_B_1) | ValueCastTo::<bool>::cast(&eq_31) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_b_2`

warning: variable `is_B_3` should have a snake case name
   --> src/modules/IsserImpl.rs:963:7
    |
963 |   let is_B_3 = { ValueCastTo::<bool>::cast(&is_B_2) | ValueCastTo::<bool>::cast(&eq_32) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_b_3`

warning: variable `is_B_4` should have a snake case name
   --> src/modules/IsserImpl.rs:980:7
    |
980 |   let is_B_4 = { ValueCastTo::<bool>::cast(&is_B_3) | ValueCastTo::<bool>::cast(&eq_33) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_b_4`

warning: variable `is_B_5` should have a snake case name
   --> src/modules/IsserImpl.rs:997:7
    |
997 |   let is_B_5 = { ValueCastTo::<bool>::cast(&is_B_4) | ValueCastTo::<bool>::cast(&eq_34) };
    |       ^^^^^^ help: convert the identifier to snake case: `is_b_5`

warning: variable `is_B_6` should have a snake case name
    --> src/modules/IsserImpl.rs:1014:7
     |
1014 |   let is_B_6 = { ValueCastTo::<bool>::cast(&is_B_5) | ValueCastTo::<bool>::cast(&eq_35) };
     |       ^^^^^^ help: convert the identifier to snake case: `is_b_6`

warning: variable `is_U_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1052:7
     |
1052 |   let is_U_1 = { ValueCastTo::<bool>::cast(&false) | ValueCastTo::<bool>::cast(&is_lui) };
     |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_u_1`

warning: variable `is_U_2` should have a snake case name
    --> src/modules/IsserImpl.rs:1059:7
     |
1059 |   let is_U_2 = { ValueCastTo::<bool>::cast(&is_U_1) | ValueCastTo::<bool>::cast(&is_auipc) };
     |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_u_2`

warning: variable `is_R_or__is_I` should have a snake case name
    --> src/modules/IsserImpl.rs:1152:7
     |
1152 |   let is_R_or__is_I = { ValueCastTo::<bool>::cast(&is_R_10) | ValueCastTo::<bool>::cast(&is_I_14) };
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_i`

warning: variable `is_R_or__is_I_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1153:7
     |
1153 |   let is_R_or__is_I_1 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_i_1`

warning: variable `is_R_or__is_S` should have a snake case name
    --> src/modules/IsserImpl.rs:1155:7
     |
1155 |   let is_R_or__is_S =
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_s`

warning: variable `is_B_mux` should have a snake case name
    --> src/modules/IsserImpl.rs:1158:7
     |
1158 |   let is_B_mux = {
     |       ^^^^^^^^ help: convert the identifier to snake case: `is_b_mux`

warning: variable `is_S_mux` should have a snake case name
    --> src/modules/IsserImpl.rs:1165:7
     |
1165 |   let is_S_mux = {
     |       ^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_s_mux`

warning: variable `is_I_mux` should have a snake case name
    --> src/modules/IsserImpl.rs:1172:7
     |
1172 |   let is_I_mux = {
     |       ^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux`

warning: variable `is_I_mux_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1179:7
     |
1179 |   let is_I_mux_1 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux_1`

warning: variable `is_R_or__is_S_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1193:7
     |
1193 |   let is_R_or__is_S_1 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_s_1`

warning: variable `is_B_mux_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1197:7
     |
1197 |   let is_B_mux_1 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case: `is_b_mux_1`

warning: variable `is_S_mux_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1204:7
     |
1204 |   let is_S_mux_1 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_s_mux_1`

warning: variable `ecall_or__ebreak` should have a snake case name
    --> src/modules/IsserImpl.rs:1218:7
     |
1218 |   let ecall_or__ebreak =
     |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `ecall_or_ebreak`

warning: variable `not__ecall_or` should have a snake case name
    --> src/modules/IsserImpl.rs:1220:7
     |
1220 |   let not__ecall_or = { !ecall_or__ebreak };
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_ecall_or`

warning: variable `is_I_writes` should have a snake case name
    --> src/modules/IsserImpl.rs:1221:7
     |
1221 |   let is_I_writes =
     |       ^^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_writes`

warning: variable `is_R_or__is_I_2` should have a snake case name
    --> src/modules/IsserImpl.rs:1223:7
     |
1223 |   let is_R_or__is_I_2 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_i_2`

warning: variable `is_R_or__is_I_3` should have a snake case name
    --> src/modules/IsserImpl.rs:1225:7
     |
1225 |   let is_R_or__is_I_3 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_i_3`

warning: variable `is_R_or__is_U` should have a snake case name
    --> src/modules/IsserImpl.rs:1227:7
     |
1227 |   let is_R_or__is_U =
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_r_or_is_u`

warning: variable `is_J_mux` should have a snake case name
    --> src/modules/IsserImpl.rs:1230:7
     |
1230 |   let is_J_mux = {
     |       ^^^^^^^^ help: convert the identifier to snake case: `is_j_mux`

warning: variable `is_U_mux` should have a snake case name
    --> src/modules/IsserImpl.rs:1237:7
     |
1237 |   let is_U_mux = {
     |       ^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_u_mux`

warning: variable `is_I_mux_2` should have a snake case name
    --> src/modules/IsserImpl.rs:1244:7
     |
1244 |   let is_I_mux_2 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux_2`

warning: variable `is_I_mux_3` should have a snake case name
    --> src/modules/IsserImpl.rs:1251:7
     |
1251 |   let is_I_mux_3 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux_3`

warning: variable `is_I_or__is_I` should have a snake case name
    --> src/modules/IsserImpl.rs:1265:7
     |
1265 |   let is_I_or__is_I =
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_i_or_is_i`

warning: variable `is_I_or__is_S` should have a snake case name
    --> src/modules/IsserImpl.rs:1267:7
     |
1267 |   let is_I_or__is_S =
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_i_or_is_s`

warning: variable `is_I_or__is_B` should have a snake case name
    --> src/modules/IsserImpl.rs:1269:7
     |
1269 |   let is_I_or__is_B =
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_i_or_is_b`

warning: variable `is_I_or__is_U` should have a snake case name
    --> src/modules/IsserImpl.rs:1271:7
     |
1271 |   let is_I_or__is_U =
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_i_or_is_u`

warning: variable `I_sign` should have a snake case name
    --> src/modules/IsserImpl.rs:1274:7
     |
1274 |   let I_sign = {
     |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `i_sign`

warning: variable `I_high` should have a snake case name
    --> src/modules/IsserImpl.rs:1282:7
     |
1282 |   let I_high = {
     |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `i_high`

warning: variable `imm_I_sext` should have a snake case name
    --> src/modules/IsserImpl.rs:1289:7
     |
1289 |   let imm_I_sext = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `imm_i_sext`

warning: variable `S_sign` should have a snake case name
    --> src/modules/IsserImpl.rs:1297:7
     |
1297 |   let S_sign = {
     |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `s_sign`

warning: variable `S_high` should have a snake case name
    --> src/modules/IsserImpl.rs:1305:7
     |
1305 |   let S_high = {
     |       ^^^^^^ help: convert the identifier to snake case (notice the capitalization): `s_high`

warning: variable `imm_S_sext` should have a snake case name
    --> src/modules/IsserImpl.rs:1312:7
     |
1312 |   let imm_S_sext = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `imm_s_sext`

warning: variable `B_sign` should have a snake case name
    --> src/modules/IsserImpl.rs:1320:7
     |
1320 |   let B_sign = {
     |       ^^^^^^ help: convert the identifier to snake case: `b_sign`

warning: variable `B_high` should have a snake case name
    --> src/modules/IsserImpl.rs:1328:7
     |
1328 |   let B_high = {
     |       ^^^^^^ help: convert the identifier to snake case: `b_high`

warning: variable `imm_B_sext` should have a snake case name
    --> src/modules/IsserImpl.rs:1335:7
     |
1335 |   let imm_B_sext = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case: `imm_b_sext`

warning: variable `J_sign` should have a snake case name
    --> src/modules/IsserImpl.rs:1343:7
     |
1343 |   let J_sign = {
     |       ^^^^^^ help: convert the identifier to snake case: `j_sign`

warning: variable `J_high` should have a snake case name
    --> src/modules/IsserImpl.rs:1351:7
     |
1351 |   let J_high = {
     |       ^^^^^^ help: convert the identifier to snake case: `j_high`

warning: variable `imm_J_sext` should have a snake case name
    --> src/modules/IsserImpl.rs:1358:7
     |
1358 |   let imm_J_sext = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case: `imm_j_sext`

warning: variable `imm_U_shifted` should have a snake case name
    --> src/modules/IsserImpl.rs:1366:7
     |
1366 |   let imm_U_shifted = {
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `imm_u_shifted`

warning: variable `imm_Istar_zext` should have a snake case name
    --> src/modules/IsserImpl.rs:1374:7
     |
1374 |   let imm_Istar_zext = { ValueCastTo::<u32>::cast(&imm_1) };
     |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `imm_istar_zext`

warning: variable `is_J_mux_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1375:7
     |
1375 |   let is_J_mux_1 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case: `is_j_mux_1`

warning: variable `is_U_mux_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1382:7
     |
1382 |   let is_U_mux_1 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_u_mux_1`

warning: variable `is_B_mux_2` should have a snake case name
    --> src/modules/IsserImpl.rs:1389:7
     |
1389 |   let is_B_mux_2 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case: `is_b_mux_2`

warning: variable `is_S_mux_2` should have a snake case name
    --> src/modules/IsserImpl.rs:1396:7
     |
1396 |   let is_S_mux_2 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_s_mux_2`

warning: variable `is_I_mux_4` should have a snake case name
    --> src/modules/IsserImpl.rs:1403:7
     |
1403 |   let is_I_mux_4 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux_4`

warning: variable `eq_11_or__eq_12` should have a snake case name
    --> src/modules/IsserImpl.rs:1417:7
     |
1417 |   let eq_11_or__eq_12 = { ValueCastTo::<bool>::cast(&eq_11) | ValueCastTo::<bool>::cast(&eq_12) };
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `eq_11_or_eq_12`

warning: variable `eq_11_or__eq_13` should have a snake case name
    --> src/modules/IsserImpl.rs:1418:7
     |
1418 |   let eq_11_or__eq_13 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `eq_11_or_eq_13`

warning: variable `eq_11_or__eq_14` should have a snake case name
    --> src/modules/IsserImpl.rs:1420:7
     |
1420 |   let eq_11_or__eq_14 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `eq_11_or_eq_14`

warning: variable `eq_27_or__eq_28` should have a snake case name
    --> src/modules/IsserImpl.rs:1424:7
     |
1424 |   let eq_27_or__eq_28 = { ValueCastTo::<bool>::cast(&eq_27) | ValueCastTo::<bool>::cast(&eq_28) };
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `eq_27_or_eq_28`

warning: variable `is_B_or__is_J` should have a snake case name
    --> src/modules/IsserImpl.rs:1427:7
     |
1427 |   let is_B_or__is_J = { ValueCastTo::<bool>::cast(&is_B_6) | ValueCastTo::<bool>::cast(&is_jal) };
     |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_b_or_is_j`

warning: variable `is_U_mux_2` should have a snake case name
    --> src/modules/IsserImpl.rs:1445:7
     |
1445 |   let is_U_mux_2 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_u_mux_2`

warning: variable `is_B_mux_4` should have a snake case name
    --> src/modules/IsserImpl.rs:1452:7
     |
1452 |   let is_B_mux_4 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case: `is_b_mux_4`

warning: variable `is_I_mux_6` should have a snake case name
    --> src/modules/IsserImpl.rs:1459:7
     |
1459 |   let is_I_mux_6 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux_6`

warning: variable `is_I_mux_7` should have a snake case name
    --> src/modules/IsserImpl.rs:1466:7
     |
1466 |   let is_I_mux_7 = {
     |       ^^^^^^^^^^ help: convert the identifier to snake case (notice the capitalization): `is_i_mux_7`

warning: variable `rs1_used_or__rs1_5` should have a snake case name
    --> src/modules/IsserImpl.rs:1503:7
     |
1503 |   let rs1_used_or__rs1_5 =
     |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs1_used_or_rs1_5`

warning: variable `cbd_payload_and__rs1_rob` should have a snake case name
    --> src/modules/IsserImpl.rs:1524:7
     |
1524 |   let cbd_payload_and__rs1_rob = {
     |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cbd_payload_and_rs1_rob`

warning: variable `rs2_used_or__rs2_3` should have a snake case name
    --> src/modules/IsserImpl.rs:1551:7
     |
1551 |   let rs2_used_or__rs2_3 =
     |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs2_used_or_rs2_3`

warning: variable `cbd_payload_and__rs2_rob` should have a snake case name
    --> src/modules/IsserImpl.rs:1572:7
     |
1572 |   let cbd_payload_and__rs2_rob = {
     |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cbd_payload_and_rs2_rob`

warning: variable `rs1_used_or__rs1_5_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1599:7
     |
1599 |   let rs1_used_or__rs1_5_1 =
     |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs1_used_or_rs1_5_1`

warning: variable `cbd_payload_and__rs1_rob_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1620:7
     |
1620 |   let cbd_payload_and__rs1_rob_1 = {
     |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cbd_payload_and_rs1_rob_1`

warning: variable `rs2_used_or__rs2_3_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1657:7
     |
1657 |   let rs2_used_or__rs2_3_1 =
     |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs2_used_or_rs2_3_1`

warning: variable `cbd_payload_and__rs2_rob_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1678:7
     |
1678 |   let cbd_payload_and__rs2_rob_1 = {
     |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cbd_payload_and_rs2_rob_1`

warning: variable `array_080e3_and__array_08` should have a snake case name
    --> src/modules/IsserImpl.rs:1929:7
     |
1929 |   let array_080e3_and__array_08 = {
     |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_080e3_and_array_08`

warning: variable `array_080e3_or__is_mem` should have a snake case name
    --> src/modules/IsserImpl.rs:1942:7
     |
1942 |   let array_080e3_or__is_mem = {
     |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_080e3_or_is_mem`

warning: variable `not__stall_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1948:7
     |
1948 |   let not__stall_1 = { !stall_1 };
     |       ^^^^^^^^^^^^ help: convert the identifier to snake case: `not_stall_1`

warning: variable `not__and__rs1_5` should have a snake case name
    --> src/modules/IsserImpl.rs:1957:7
     |
1957 |   let not__and__rs1_5 =
     |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_and_rs1_5`

warning: variable `not__stall_1_1` should have a snake case name
    --> src/modules/IsserImpl.rs:1973:9
     |
1973 |     let not__stall_1_1 = { !stall_1 };
     |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_stall_1_1`

warning: variable `re_1_and__not_` should have a snake case name
    --> src/modules/IsserImpl.rs:1974:9
     |
1974 |     let re_1_and__not_ =
     |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `re_1_and_not`

warning: variable `rs1_5_or__rs1_5_1` should have a snake case name
    --> src/modules/IsserImpl.rs:2062:11
     |
2062 |       let rs1_5_or__rs1_5_1 =
     |           ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs1_5_or_rs1_5_1`

warning: variable `rs1_5_and__rs1_5` should have a snake case name
    --> src/modules/IsserImpl.rs:2192:11
     |
2192 |       let rs1_5_and__rs1_5 =
     |           ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs1_5_and_rs1_5`

warning: variable `re_1_and__rs1_5` should have a snake case name
    --> src/modules/IsserImpl.rs:2194:11
     |
2194 |       let re_1_and__rs1_5 = {
     |           ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `re_1_and_rs1_5`

warning: variable `re_1_and__is_mem` should have a snake case name
    --> src/modules/IsserImpl.rs:2217:11
     |
2217 |       let re_1_and__is_mem =
     |           ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `re_1_and_is_mem`

warning: variable `not__is_mem` should have a snake case name
    --> src/modules/IsserImpl.rs:2368:11
     |
2368 |       let not__is_mem = { !is_mem };
     |           ^^^^^^^^^^^ help: convert the identifier to snake case: `not_is_mem`

warning: variable `re_1_and__not__1` should have a snake case name
    --> src/modules/IsserImpl.rs:2369:11
     |
2369 |       let re_1_and__not__1 =
     |           ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `re_1_and_not_1`

warning: variable `rs1_5_or__rs1_5_2` should have a snake case name
    --> src/modules/IsserImpl.rs:2666:13
     |
2666 |         let rs1_5_or__rs1_5_2 = {
     |             ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs1_5_or_rs1_5_2`

warning: function `IssuerInstance` should have a snake case name
 --> src/modules/IssuerInstance.rs:7:8
  |
7 | pub fn IssuerInstance(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `issuer_instance`

warning: function `LSQ_downstream` should have a snake case name
 --> src/modules/LSQ_downstream.rs:7:8
  |
7 | pub fn LSQ_downstream(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsq_downstream`

warning: variable `ROB_idx_slice` should have a snake case name
  --> src/modules/LSQ_downstream.rs:53:7
   |
53 |   let ROB_idx_slice = {
   |       ^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice`

warning: variable `ROB_idx_and__array_0812b` should have a snake case name
  --> src/modules/LSQ_downstream.rs:73:7
   |
73 |   let ROB_idx_and__array_0812b = {
   |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_0812b`

warning: variable `ROB_idx_slice_1` should have a snake case name
  --> src/modules/LSQ_downstream.rs:78:9
   |
78 |     let ROB_idx_slice_1 = {
   |         ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_1`

warning: variable `ROB_idx_cast` should have a snake case name
  --> src/modules/LSQ_downstream.rs:95:9
   |
95 |     let ROB_idx_cast = { ValueCastTo::<u8>::cast(&ROB_idx_slice_1) };
   |         ^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast`

warning: variable `array_0815e_eq_ROB_idx` should have a snake case name
  --> src/modules/LSQ_downstream.rs:96:9
   |
96 |     let array_0815e_eq_ROB_idx =
   |         ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0815e_eq_rob_idx`

warning: variable `not__array_08152` should have a snake case name
  --> src/modules/LSQ_downstream.rs:99:9
   |
99 |     let not__array_08152 = { !array_08152_rd_2 };
   |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08152`

warning: variable `array_0815e_and__not_` should have a snake case name
   --> src/modules/LSQ_downstream.rs:100:9
    |
100 |     let array_0815e_and__not_ = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0815e_and_not`

warning: variable `ROB_idx_and__array_0815e` should have a snake case name
   --> src/modules/LSQ_downstream.rs:104:9
    |
104 |     let ROB_idx_and__array_0815e = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_0815e`

warning: variable `ROB_idx_slice_2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:110:11
    |
110 |       let ROB_idx_slice_2 = {
    |           ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_2`

warning: variable `ROB_idx_cast_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:127:11
    |
127 |       let ROB_idx_cast_1 = { ValueCastTo::<u32>::cast(&ROB_idx_slice_2) };
    |           ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_1`

warning: variable `ROB_idx_slice_3` should have a snake case name
   --> src/modules/LSQ_downstream.rs:143:9
    |
143 |     let ROB_idx_slice_3 = {
    |         ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_3`

warning: variable `ROB_idx_cast_2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:160:9
    |
160 |     let ROB_idx_cast_2 = { ValueCastTo::<u8>::cast(&ROB_idx_slice_3) };
    |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_2`

warning: variable `array_08164_eq_ROB_idx` should have a snake case name
   --> src/modules/LSQ_downstream.rs:161:9
    |
161 |     let array_08164_eq_ROB_idx =
    |         ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08164_eq_rob_idx`

warning: variable `not__array_08158` should have a snake case name
   --> src/modules/LSQ_downstream.rs:164:9
    |
164 |     let not__array_08158 = { !array_08158_rd_2 };
    |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08158`

warning: variable `array_08164_and__not_` should have a snake case name
   --> src/modules/LSQ_downstream.rs:165:9
    |
165 |     let array_08164_and__not_ = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08164_and_not`

warning: variable `ROB_idx_and__array_08164` should have a snake case name
   --> src/modules/LSQ_downstream.rs:169:9
    |
169 |     let ROB_idx_and__array_08164 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_08164`

warning: variable `ROB_idx_slice_4` should have a snake case name
   --> src/modules/LSQ_downstream.rs:175:11
    |
175 |       let ROB_idx_slice_4 = {
    |           ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_4`

warning: variable `ROB_idx_cast_3` should have a snake case name
   --> src/modules/LSQ_downstream.rs:192:11
    |
192 |       let ROB_idx_cast_3 = { ValueCastTo::<u32>::cast(&ROB_idx_slice_4) };
    |           ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_3`

warning: variable `ROB_idx_slice_5` should have a snake case name
   --> src/modules/LSQ_downstream.rs:208:7
    |
208 |   let ROB_idx_slice_5 = {
    |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_5`

warning: variable `ROB_idx_and__array_0812b_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:228:7
    |
228 |   let ROB_idx_and__array_0812b_1 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_0812b_1`

warning: variable `ROB_idx_slice_6` should have a snake case name
   --> src/modules/LSQ_downstream.rs:232:7
    |
232 |   let ROB_idx_slice_6 = {
    |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_6`

warning: variable `ROB_idx_cast_4` should have a snake case name
   --> src/modules/LSQ_downstream.rs:249:7
    |
249 |   let ROB_idx_cast_4 = { ValueCastTo::<u8>::cast(&ROB_idx_slice_6) };
    |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_4`

warning: variable `ROB_idx_eq_array_0813a` should have a snake case name
   --> src/modules/LSQ_downstream.rs:251:7
    |
251 |   let ROB_idx_eq_array_0813a =
    |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_eq_array_0813a`

warning: variable `ROB_idx_and__ROB_idx` should have a snake case name
   --> src/modules/LSQ_downstream.rs:253:7
    |
253 |   let ROB_idx_and__ROB_idx = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_rob_idx`

warning: variable `not__array_08113_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:293:7
    |
293 |   let not__array_08113_1 = { !array_08113_rd_4 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_1`

warning: variable `extra_14_and__not_` should have a snake case name
   --> src/modules/LSQ_downstream.rs:294:7
    |
294 |   let extra_14_and__not_ =
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not`

warning: variable `not__array_08113_2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:297:7
    |
297 |   let not__array_08113_2 = { !array_08113_rd_5 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_2`

warning: variable `extra_14_and__not__1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:298:7
    |
298 |   let extra_14_and__not__1 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_1`

warning: variable `not__array_08113_3` should have a snake case name
   --> src/modules/LSQ_downstream.rs:302:7
    |
302 |   let not__array_08113_3 = { !array_08113_rd_6 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_3`

warning: variable `extra_14_and__not__2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:303:7
    |
303 |   let extra_14_and__not__2 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_2`

warning: variable `not__array_08113_4` should have a snake case name
   --> src/modules/LSQ_downstream.rs:308:7
    |
308 |   let not__array_08113_4 = { !array_08113_rd_7 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_4`

warning: variable `extra_14_and__not__3` should have a snake case name
   --> src/modules/LSQ_downstream.rs:309:7
    |
309 |   let extra_14_and__not__3 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_3`

warning: variable `not__array_08113_5` should have a snake case name
   --> src/modules/LSQ_downstream.rs:314:7
    |
314 |   let not__array_08113_5 = { !array_08113_rd_8 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_5`

warning: variable `extra_14_and__not__4` should have a snake case name
   --> src/modules/LSQ_downstream.rs:315:7
    |
315 |   let extra_14_and__not__4 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_4`

warning: variable `not__array_08113_6` should have a snake case name
   --> src/modules/LSQ_downstream.rs:320:7
    |
320 |   let not__array_08113_6 = { !array_08113_rd_9 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_6`

warning: variable `extra_14_and__not__5` should have a snake case name
   --> src/modules/LSQ_downstream.rs:321:7
    |
321 |   let extra_14_and__not__5 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_5`

warning: variable `not__array_08113_7` should have a snake case name
   --> src/modules/LSQ_downstream.rs:326:7
    |
326 |   let not__array_08113_7 = { !array_08113_rd_10 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_7`

warning: variable `extra_14_and__not__6` should have a snake case name
   --> src/modules/LSQ_downstream.rs:327:7
    |
327 |   let extra_14_and__not__6 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_6`

warning: variable `not__array_08113_8` should have a snake case name
   --> src/modules/LSQ_downstream.rs:332:7
    |
332 |   let not__array_08113_8 = { !array_08113_rd_11 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_8`

warning: variable `extra_14_and__not__7` should have a snake case name
   --> src/modules/LSQ_downstream.rs:333:7
    |
333 |   let extra_14_and__not__7 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_7`

warning: variable `array_08152_and__array_08` should have a snake case name
   --> src/modules/LSQ_downstream.rs:351:7
    |
351 |   let array_08152_and__array_08 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08152_and_array_08`

warning: variable `not__array_08152_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:353:7
    |
353 |   let not__array_08152_1 = { !array_08152_and__array_08 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08152_1`

warning: variable `array_0812b_and__not_` should have a snake case name
   --> src/modules/LSQ_downstream.rs:354:7
    |
354 |   let array_0812b_and__not_ = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_not`

warning: variable `not__array_08158_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:373:9
    |
373 |     let not__array_08158_1 = { !array_08158_rd_6 };
    |         ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08158_1`

warning: variable `array_080e9_eq_is_J` should have a snake case name
   --> src/modules/LSQ_downstream.rs:375:9
    |
375 |     let array_080e9_eq_is_J =
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_080e9_eq_is_j`

warning: variable `not__and__array_080e9` should have a snake case name
   --> src/modules/LSQ_downstream.rs:377:9
    |
377 |     let not__and__array_080e9 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_and_array_080e9`

warning: variable `array_0812b_and__not__1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:381:9
    |
381 |     let array_0812b_and__not__1 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_not_1`

warning: variable `array_08152_and__array_08_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:406:7
    |
406 |   let array_08152_and__array_08_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08152_and_array_08_1`

warning: variable `array_0812b_and__array_08` should have a snake case name
   --> src/modules/LSQ_downstream.rs:408:7
    |
408 |   let array_0812b_and__array_08 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_array_08`

warning: variable `not__array_08182` should have a snake case name
   --> src/modules/LSQ_downstream.rs:413:7
    |
413 |   let not__array_08182 = { !array_08182_rd_1 };
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08182`

warning: variable `array_0812b_and__not__2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:414:7
    |
414 |   let array_0812b_and__not__2 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_not_2`

warning: variable `array_0812b_and__array_08_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:419:7
    |
419 |   let array_0812b_and__array_08_1 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_array_08_1`

warning: variable `not__array_08113_9` should have a snake case name
   --> src/modules/LSQ_downstream.rs:424:7
    |
424 |   let not__array_08113_9 = { !array_08113_rd_12 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_9`

warning: variable `extra_14_and__not__8` should have a snake case name
   --> src/modules/LSQ_downstream.rs:425:7
    |
425 |   let extra_14_and__not__8 =
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_8`

warning: variable `not__array_08113_10` should have a snake case name
   --> src/modules/LSQ_downstream.rs:428:7
    |
428 |   let not__array_08113_10 = { !array_08113_rd_13 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_10`

warning: variable `extra_14_and__not__9` should have a snake case name
   --> src/modules/LSQ_downstream.rs:429:7
    |
429 |   let extra_14_and__not__9 = {
    |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_9`

warning: variable `not__array_08113_11` should have a snake case name
   --> src/modules/LSQ_downstream.rs:434:7
    |
434 |   let not__array_08113_11 = { !array_08113_rd_14 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_11`

warning: variable `extra_14_and__not__10` should have a snake case name
   --> src/modules/LSQ_downstream.rs:435:7
    |
435 |   let extra_14_and__not__10 = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_10`

warning: variable `not__array_08113_12` should have a snake case name
   --> src/modules/LSQ_downstream.rs:440:7
    |
440 |   let not__array_08113_12 = { !array_08113_rd_15 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_12`

warning: variable `extra_14_and__not__11` should have a snake case name
   --> src/modules/LSQ_downstream.rs:441:7
    |
441 |   let extra_14_and__not__11 = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_11`

warning: variable `not__array_08113_13` should have a snake case name
   --> src/modules/LSQ_downstream.rs:446:7
    |
446 |   let not__array_08113_13 = { !array_08113_rd_16 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_13`

warning: variable `extra_14_and__not__12` should have a snake case name
   --> src/modules/LSQ_downstream.rs:447:7
    |
447 |   let extra_14_and__not__12 = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_12`

warning: variable `not__array_08113_14` should have a snake case name
   --> src/modules/LSQ_downstream.rs:452:7
    |
452 |   let not__array_08113_14 = { !array_08113_rd_17 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_14`

warning: variable `extra_14_and__not__13` should have a snake case name
   --> src/modules/LSQ_downstream.rs:453:7
    |
453 |   let extra_14_and__not__13 = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_13`

warning: variable `not__array_08113_15` should have a snake case name
   --> src/modules/LSQ_downstream.rs:458:7
    |
458 |   let not__array_08113_15 = { !array_08113_rd_18 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_15`

warning: variable `extra_14_and__not__14` should have a snake case name
   --> src/modules/LSQ_downstream.rs:459:7
    |
459 |   let extra_14_and__not__14 = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_14`

warning: variable `not__array_08113_16` should have a snake case name
   --> src/modules/LSQ_downstream.rs:464:7
    |
464 |   let not__array_08113_16 = { !array_08113_rd_19 };
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_16`

warning: variable `extra_14_and__not__15` should have a snake case name
   --> src/modules/LSQ_downstream.rs:465:7
    |
465 |   let extra_14_and__not__15 = {
    |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_15`

warning: variable `array_08152_and__array_08_2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:477:7
    |
477 |   let array_08152_and__array_08_2 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08152_and_array_08_2`

warning: variable `array_0812b_and__array_08_2` should have a snake case name
   --> src/modules/LSQ_downstream.rs:479:7
    |
479 |   let array_0812b_and__array_08_2 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_array_08_2`

warning: variable `not__array_08182_1` should have a snake case name
   --> src/modules/LSQ_downstream.rs:484:7
    |
484 |   let not__array_08182_1 = { !array_08182_rd_2 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08182_1`

warning: variable `array_0812b_and__not__3` should have a snake case name
   --> src/modules/LSQ_downstream.rs:485:7
    |
485 |   let array_0812b_and__not__3 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_not_3`

warning: variable `array_0812b_and__array_08_3` should have a snake case name
   --> src/modules/LSQ_downstream.rs:491:9
    |
491 |     let array_0812b_and__array_08_3 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_array_08_3`

warning: variable `not__array_08113_17` should have a snake case name
   --> src/modules/LSQ_downstream.rs:562:9
    |
562 |     let not__array_08113_17 = { !array_08113_rd_20 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_17`

warning: variable `extra_14_and__not__16` should have a snake case name
   --> src/modules/LSQ_downstream.rs:563:9
    |
563 |     let extra_14_and__not__16 =
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_16`

warning: variable `not__array_08113_18` should have a snake case name
   --> src/modules/LSQ_downstream.rs:566:9
    |
566 |     let not__array_08113_18 = { !array_08113_rd_21 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_18`

warning: variable `extra_14_and__not__17` should have a snake case name
   --> src/modules/LSQ_downstream.rs:567:9
    |
567 |     let extra_14_and__not__17 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_17`

warning: variable `not__array_08113_19` should have a snake case name
   --> src/modules/LSQ_downstream.rs:572:9
    |
572 |     let not__array_08113_19 = { !array_08113_rd_22 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_19`

warning: variable `extra_14_and__not__18` should have a snake case name
   --> src/modules/LSQ_downstream.rs:573:9
    |
573 |     let extra_14_and__not__18 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_18`

warning: variable `not__array_08113_20` should have a snake case name
   --> src/modules/LSQ_downstream.rs:578:9
    |
578 |     let not__array_08113_20 = { !array_08113_rd_23 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_20`

warning: variable `extra_14_and__not__19` should have a snake case name
   --> src/modules/LSQ_downstream.rs:579:9
    |
579 |     let extra_14_and__not__19 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_19`

warning: variable `not__array_08113_21` should have a snake case name
   --> src/modules/LSQ_downstream.rs:584:9
    |
584 |     let not__array_08113_21 = { !array_08113_rd_24 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_21`

warning: variable `extra_14_and__not__20` should have a snake case name
   --> src/modules/LSQ_downstream.rs:585:9
    |
585 |     let extra_14_and__not__20 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_20`

warning: variable `not__array_08113_22` should have a snake case name
   --> src/modules/LSQ_downstream.rs:590:9
    |
590 |     let not__array_08113_22 = { !array_08113_rd_25 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_22`

warning: variable `extra_14_and__not__21` should have a snake case name
   --> src/modules/LSQ_downstream.rs:591:9
    |
591 |     let extra_14_and__not__21 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_21`

warning: variable `not__array_08113_23` should have a snake case name
   --> src/modules/LSQ_downstream.rs:596:9
    |
596 |     let not__array_08113_23 = { !array_08113_rd_26 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_23`

warning: variable `extra_14_and__not__22` should have a snake case name
   --> src/modules/LSQ_downstream.rs:597:9
    |
597 |     let extra_14_and__not__22 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_22`

warning: variable `not__array_08113_24` should have a snake case name
   --> src/modules/LSQ_downstream.rs:602:9
    |
602 |     let not__array_08113_24 = { !array_08113_rd_27 };
    |         ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08113_24`

warning: variable `extra_14_and__not__23` should have a snake case name
   --> src/modules/LSQ_downstream.rs:603:9
    |
603 |     let extra_14_and__not__23 = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `extra_14_and_not_23`

warning: variable `array_0812e_and__extra_14` should have a snake case name
   --> src/modules/LSQ_downstream.rs:607:9
    |
607 |     let array_0812e_and__extra_14 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812e_and_extra_14`

warning: variable `array_0812b_and__array_08_4` should have a snake case name
   --> src/modules/LSQ_downstream.rs:611:9
    |
611 |     let array_0812b_and__array_08_4 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0812b_and_array_08_4`

warning: function `LSUInstance` should have a snake case name
 --> src/modules/LSUInstance.rs:7:8
  |
7 | pub fn LSUInstance(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^ help: convert the identifier to snake case: `lsuinstance`

warning: variable `LSU_signal` should have a snake case name
  --> src/modules/LSUInstance.rs:13:7
   |
13 |   let LSU_signal = {
   |       ^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal`

warning: variable `LSU_signal_slice` should have a snake case name
  --> src/modules/LSUInstance.rs:26:7
   |
26 |   let LSU_signal_slice = {
   |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice`

warning: variable `LSU_signal_slice_1` should have a snake case name
  --> src/modules/LSUInstance.rs:34:7
   |
34 |   let LSU_signal_slice_1 = {
   |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_1`

warning: variable `LSU_signal_slice_2` should have a snake case name
  --> src/modules/LSUInstance.rs:42:7
   |
42 |   let LSU_signal_slice_2 = {
   |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_2`

warning: variable `LSU_signal_cast` should have a snake case name
  --> src/modules/LSUInstance.rs:50:7
   |
50 |   let LSU_signal_cast = { ValueCastTo::<u32>::cast(&LSU_signal_slice_2) };
   |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cast`

warning: variable `LSU_signal_slice_3` should have a snake case name
  --> src/modules/LSUInstance.rs:51:7
   |
51 |   let LSU_signal_slice_3 = {
   |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_3`

warning: variable `LSU_signal_cast_1` should have a snake case name
  --> src/modules/LSUInstance.rs:59:7
   |
59 |   let LSU_signal_cast_1 = { ValueCastTo::<u32>::cast(&LSU_signal_slice_3) };
   |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cast_1`

warning: variable `LSU_signal_slice_4` should have a snake case name
  --> src/modules/LSUInstance.rs:60:7
   |
60 |   let LSU_signal_slice_4 = {
   |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_4`

warning: variable `LSU_signal_cast_2` should have a snake case name
  --> src/modules/LSUInstance.rs:68:7
   |
68 |   let LSU_signal_cast_2 = { ValueCastTo::<u8>::cast(&LSU_signal_slice_4) };
   |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cast_2`

warning: variable `LSU_signal_slice_5` should have a snake case name
  --> src/modules/LSUInstance.rs:79:7
   |
79 |   let LSU_signal_slice_5 = {
   |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_5`

warning: variable `LSU_signal_cast_3` should have a snake case name
  --> src/modules/LSUInstance.rs:87:7
   |
87 |   let LSU_signal_cast_3 = { ValueCastTo::<u8>::cast(&LSU_signal_slice_5) };
   |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cast_3`

warning: variable `LSU_signal_slice_6` should have a snake case name
  --> src/modules/LSUInstance.rs:88:7
   |
88 |   let LSU_signal_slice_6 = {
   |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_6`

warning: variable `SRAM_1_rdata_rd` should have a snake case name
  --> src/modules/LSUInstance.rs:96:7
   |
96 |   let SRAM_1_rdata_rd = { sim.SRAM_1_rdata.payload[false as usize].clone() };
   |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `sram_1_rdata_rd`

warning: variable `SRAM_1_cast` should have a snake case name
  --> src/modules/LSUInstance.rs:97:7
   |
97 |   let SRAM_1_cast = { ValueCastTo::<u32>::cast(&SRAM_1_rdata_rd) };
   |       ^^^^^^^^^^^ help: convert the identifier to snake case: `sram_1_cast`

warning: variable `LSU_signal_mux` should have a snake case name
  --> src/modules/LSUInstance.rs:98:7
   |
98 |   let LSU_signal_mux = {
   |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_mux`

warning: variable `LSU_signal_slice_7` should have a snake case name
   --> src/modules/LSUInstance.rs:105:7
    |
105 |   let LSU_signal_slice_7 = {
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_7`

warning: variable `LSU_signal_slice_8` should have a snake case name
   --> src/modules/LSUInstance.rs:113:7
    |
113 |   let LSU_signal_slice_8 = {
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_8`

warning: variable `LSU_signal_slice_9` should have a snake case name
   --> src/modules/LSUInstance.rs:121:7
    |
121 |   let LSU_signal_slice_9 = {
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_9`

warning: variable `LSU_signal_cast_4` should have a snake case name
   --> src/modules/LSUInstance.rs:129:7
    |
129 |   let LSU_signal_cast_4 = { ValueCastTo::<u32>::cast(&LSU_signal_slice_9) };
    |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cast_4`

warning: variable `LSU_signal_slice_10` should have a snake case name
   --> src/modules/LSUInstance.rs:130:7
    |
130 |   let LSU_signal_slice_10 = {
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_slice_10`

warning: variable `LSU_signal_cast_5` should have a snake case name
   --> src/modules/LSUInstance.rs:138:7
    |
138 |   let LSU_signal_cast_5 = { ValueCastTo::<u32>::cast(&LSU_signal_slice_10) };
    |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cast_5`

warning: variable `LSU_signal_cat_LSU_signal` should have a snake case name
   --> src/modules/LSUInstance.rs:139:7
    |
139 |   let LSU_signal_cat_LSU_signal = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal`

warning: variable `LSU_signal_cat` should have a snake case name
   --> src/modules/LSUInstance.rs:147:7
    |
147 |   let LSU_signal_cat = {
    |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat`

warning: variable `LSU_signal_cat_LSU_signal_1` should have a snake case name
   --> src/modules/LSUInstance.rs:155:7
    |
155 |   let LSU_signal_cat_LSU_signal_1 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal_1`

warning: variable `LSU_signal_cat_LSU_signal_2` should have a snake case name
   --> src/modules/LSUInstance.rs:163:7
    |
163 |   let LSU_signal_cat_LSU_signal_2 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal_2`

warning: variable `LSU_signal_cat_LSU_signal_3` should have a snake case name
   --> src/modules/LSUInstance.rs:171:7
    |
171 |   let LSU_signal_cat_LSU_signal_3 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal_3`

warning: variable `LSU_signal_cat_LSU_signal_4` should have a snake case name
   --> src/modules/LSUInstance.rs:179:7
    |
179 |   let LSU_signal_cat_LSU_signal_4 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal_4`

warning: function `MemeoryAccess` should have a snake case name
 --> src/modules/MemeoryAccess.rs:7:8
  |
7 | pub fn MemeoryAccess(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^ help: convert the identifier to snake case: `memeory_access`

warning: function `RS_downstream` should have a snake case name
 --> src/modules/RS_downstream.rs:7:8
  |
7 | pub fn RS_downstream(sim: &mut Simulator) -> bool {
  |        ^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs_downstream`

warning: variable `ROB_idx_slice_7` should have a snake case name
  --> src/modules/RS_downstream.rs:55:7
   |
55 |   let ROB_idx_slice_7 = {
   |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_7`

warning: variable `ROB_idx_slice_8` should have a snake case name
  --> src/modules/RS_downstream.rs:72:7
   |
72 |   let ROB_idx_slice_8 = {
   |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_8`

warning: variable `ROB_idx_cast_5` should have a snake case name
  --> src/modules/RS_downstream.rs:89:7
   |
89 |   let ROB_idx_cast_5 = { ValueCastTo::<u8>::cast(&ROB_idx_slice_8) };
   |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_5`

warning: variable `ROB_idx_slice_9` should have a snake case name
  --> src/modules/RS_downstream.rs:90:7
   |
90 |   let ROB_idx_slice_9 = {
   |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_9`

warning: variable `ROB_idx_cast_6` should have a snake case name
   --> src/modules/RS_downstream.rs:107:7
    |
107 |   let ROB_idx_cast_6 = { ValueCastTo::<u32>::cast(&ROB_idx_slice_9) };
    |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_6`

warning: variable `ROB_idx_slice_10` should have a snake case name
   --> src/modules/RS_downstream.rs:116:7
    |
116 |   let ROB_idx_slice_10 = {
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_10`

warning: variable `ROB_idx_and__array_0805c` should have a snake case name
   --> src/modules/RS_downstream.rs:136:7
    |
136 |   let ROB_idx_and__array_0805c = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_0805c`

warning: variable `ROB_idx_slice_11` should have a snake case name
   --> src/modules/RS_downstream.rs:142:9
    |
142 |     let ROB_idx_slice_11 = {
    |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_11`

warning: variable `ROB_idx_cast_7` should have a snake case name
   --> src/modules/RS_downstream.rs:159:9
    |
159 |     let ROB_idx_cast_7 = { ValueCastTo::<u8>::cast(&ROB_idx_slice_11) };
    |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_7`

warning: variable `array_08071_eq_ROB_idx` should have a snake case name
   --> src/modules/RS_downstream.rs:160:9
    |
160 |     let array_08071_eq_ROB_idx =
    |         ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08071_eq_rob_idx`

warning: variable `not__array_0807d` should have a snake case name
   --> src/modules/RS_downstream.rs:163:9
    |
163 |     let not__array_0807d = { !array_0807d_rd_2 };
    |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_0807d`

warning: variable `array_08071_and__not_` should have a snake case name
   --> src/modules/RS_downstream.rs:164:9
    |
164 |     let array_08071_and__not_ = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08071_and_not`

warning: variable `ROB_idx_and__array_08071` should have a snake case name
   --> src/modules/RS_downstream.rs:168:9
    |
168 |     let ROB_idx_and__array_08071 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_08071`

warning: variable `ROB_idx_slice_12` should have a snake case name
   --> src/modules/RS_downstream.rs:174:11
    |
174 |       let ROB_idx_slice_12 = {
    |           ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_12`

warning: variable `ROB_idx_cast_8` should have a snake case name
   --> src/modules/RS_downstream.rs:191:11
    |
191 |       let ROB_idx_cast_8 = { ValueCastTo::<u32>::cast(&ROB_idx_slice_12) };
    |           ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_8`

warning: variable `ROB_idx_slice_13` should have a snake case name
   --> src/modules/RS_downstream.rs:206:9
    |
206 |     let ROB_idx_slice_13 = {
    |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_13`

warning: variable `ROB_idx_cast_9` should have a snake case name
   --> src/modules/RS_downstream.rs:223:9
    |
223 |     let ROB_idx_cast_9 = { ValueCastTo::<u8>::cast(&ROB_idx_slice_13) };
    |         ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_9`

warning: variable `array_08077_eq_ROB_idx` should have a snake case name
   --> src/modules/RS_downstream.rs:224:9
    |
224 |     let array_08077_eq_ROB_idx =
    |         ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08077_eq_rob_idx`

warning: variable `not__array_08083` should have a snake case name
   --> src/modules/RS_downstream.rs:227:9
    |
227 |     let not__array_08083 = { !array_08083_rd_2 };
    |         ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_08083`

warning: variable `array_08077_and__not_` should have a snake case name
   --> src/modules/RS_downstream.rs:228:9
    |
228 |     let array_08077_and__not_ = {
    |         ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_08077_and_not`

warning: variable `ROB_idx_and__array_08077` should have a snake case name
   --> src/modules/RS_downstream.rs:232:9
    |
232 |     let ROB_idx_and__array_08077 = {
    |         ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_array_08077`

warning: variable `ROB_idx_slice_14` should have a snake case name
   --> src/modules/RS_downstream.rs:238:11
    |
238 |       let ROB_idx_slice_14 = {
    |           ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_14`

warning: variable `ROB_idx_cast_10` should have a snake case name
   --> src/modules/RS_downstream.rs:255:11
    |
255 |       let ROB_idx_cast_10 = { ValueCastTo::<u32>::cast(&ROB_idx_slice_14) };
    |           ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_10`

warning: variable `ROB_idx_slice_15` should have a snake case name
   --> src/modules/RS_downstream.rs:272:7
    |
272 |   let ROB_idx_slice_15 = {
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_15`

warning: variable `ROB_idx_and__busy_flag` should have a snake case name
   --> src/modules/RS_downstream.rs:291:7
    |
291 |   let ROB_idx_and__busy_flag = {
    |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_busy_flag`

warning: variable `ROB_idx_slice_16` should have a snake case name
   --> src/modules/RS_downstream.rs:294:7
    |
294 |   let ROB_idx_slice_16 = {
    |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_slice_16`

warning: variable `ROB_idx_cast_11` should have a snake case name
   --> src/modules/RS_downstream.rs:311:7
    |
311 |   let ROB_idx_cast_11 = { ValueCastTo::<u8>::cast(&ROB_idx_slice_16) };
    |       ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cast_11`

warning: variable `ROB_idx_eq_array_0808f` should have a snake case name
   --> src/modules/RS_downstream.rs:313:7
    |
313 |   let ROB_idx_eq_array_0808f =
    |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_eq_array_0808f`

warning: variable `ROB_idx_and__ROB_idx_1` should have a snake case name
   --> src/modules/RS_downstream.rs:315:7
    |
315 |   let ROB_idx_and__ROB_idx_1 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_and_rob_idx_1`

warning: variable `array_0807d_and__array_08` should have a snake case name
   --> src/modules/RS_downstream.rs:353:7
    |
353 |   let array_0807d_and__array_08 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0807d_and_array_08`

warning: variable `not__array_0807d_1` should have a snake case name
   --> src/modules/RS_downstream.rs:355:7
    |
355 |   let not__array_0807d_1 = { !array_0807d_and__array_08 };
    |       ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_array_0807d_1`

warning: variable `busy_flag_and__not_` should have a snake case name
   --> src/modules/RS_downstream.rs:356:7
    |
356 |   let busy_flag_and__not_ = {
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `busy_flag_and_not`

warning: variable `array_0807d_and__array_08_1` should have a snake case name
   --> src/modules/RS_downstream.rs:381:7
    |
381 |   let array_0807d_and__array_08_1 =
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_0807d_and_array_08_1`

warning: variable `busy_flag_and__array_0807` should have a snake case name
   --> src/modules/RS_downstream.rs:383:7
    |
383 |   let busy_flag_and__array_0807 = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `busy_flag_and_array_0807`

warning: variable `array_080c8_eq_is_J` should have a snake case name
   --> src/modules/RS_downstream.rs:388:7
    |
388 |   let array_080c8_eq_is_J =
    |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `array_080c8_eq_is_j`

warning: variable `busy_flag_and__array_080c` should have a snake case name
   --> src/modules/RS_downstream.rs:390:7
    |
390 |   let busy_flag_and__array_080c = {
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `busy_flag_and_array_080c`

warning: variable `mem_write_and__re_2` should have a snake case name
 --> src/modules/dcache.rs:8:7
  |
8 |   let mem_write_and__re_2 = {
  |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `mem_write_and_re_2`

warning: variable `not__mem_write` should have a snake case name
  --> src/modules/dcache.rs:29:7
   |
29 |   let not__mem_write = { !mem_write_and__re_2 };
   |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `not_mem_write`

warning: variable `SRAM_1_val_rd` should have a snake case name
  --> src/modules/dcache.rs:77:9
   |
77 |     let SRAM_1_val_rd = {
   |         ^^^^^^^^^^^^^ help: convert the identifier to snake case: `sram_1_val_rd`

warning: variable `is_J_and__re_3` should have a snake case name
 --> src/modules/icache.rs:8:7
  |
8 |   let is_J_and__re_3 = {
  |       ^^^^^^^^^^^^^^ help: convert the identifier to snake case: `is_j_and_re_3`

warning: variable `not__is_J` should have a snake case name
  --> src/modules/icache.rs:21:7
   |
21 |   let not__is_J = { !is_J_and__re_3 };
   |       ^^^^^^^^^ help: convert the identifier to snake case: `not_is_j`

warning: variable `SRAM_val_rd` should have a snake case name
  --> src/modules/icache.rs:53:9
   |
53 |     let SRAM_val_rd = {
   |         ^^^^^^^^^^^ help: convert the identifier to snake case: `sram_val_rd`

warning: structure field `SRAM_val` should have a snake case name
  --> src/simulator.rs:12:7
   |
12 |   pub SRAM_val: Array<u32>,
   |       ^^^^^^^^ help: convert the identifier to snake case: `sram_val`

warning: structure field `SRAM_rdata` should have a snake case name
  --> src/simulator.rs:13:7
   |
13 |   pub SRAM_rdata: Array<u32>,
   |       ^^^^^^^^^^ help: convert the identifier to snake case: `sram_rdata`

warning: structure field `SRAM_1_val` should have a snake case name
  --> src/simulator.rs:14:7
   |
14 |   pub SRAM_1_val: Array<u32>,
   |       ^^^^^^^^^^ help: convert the identifier to snake case: `sram_1_val`

warning: structure field `SRAM_1_rdata` should have a snake case name
  --> src/simulator.rs:15:7
   |
15 |   pub SRAM_1_rdata: Array<u32>,
   |       ^^^^^^^^^^^^ help: convert the identifier to snake case: `sram_1_rdata`

warning: structure field `FetcherInstance_triggered` should have a snake case name
  --> src/simulator.rs:71:7
   |
71 |   pub FetcherInstance_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_instance_triggered`

warning: structure field `FetcherInstance_event` should have a snake case name
  --> src/simulator.rs:72:7
   |
72 |   pub FetcherInstance_event: VecDeque<usize>,
   |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_instance_event`

warning: structure field `IssuerInstance_triggered` should have a snake case name
  --> src/simulator.rs:73:7
   |
73 |   pub IssuerInstance_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `issuer_instance_triggered`

warning: structure field `IssuerInstance_event` should have a snake case name
  --> src/simulator.rs:74:7
   |
74 |   pub IssuerInstance_event: VecDeque<usize>,
   |       ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `issuer_instance_event`

warning: structure field `IssuerInstance_pc_addr` should have a snake case name
  --> src/simulator.rs:75:7
   |
75 |   pub IssuerInstance_pc_addr: FIFO<u32>,
   |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `issuer_instance_pc_addr`

warning: structure field `Driver_triggered` should have a snake case name
  --> src/simulator.rs:76:7
   |
76 |   pub Driver_triggered: bool,
   |       ^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `driver_triggered`

warning: structure field `Driver_event` should have a snake case name
  --> src/simulator.rs:77:7
   |
77 |   pub Driver_event: VecDeque<usize>,
   |       ^^^^^^^^^^^^ help: convert the identifier to snake case: `driver_event`

warning: structure field `ALUInstance_triggered` should have a snake case name
  --> src/simulator.rs:78:7
   |
78 |   pub ALUInstance_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `aluinstance_triggered`

warning: structure field `ALUInstance_event` should have a snake case name
  --> src/simulator.rs:79:7
   |
79 |   pub ALUInstance_event: VecDeque<usize>,
   |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `aluinstance_event`

warning: structure field `ALUInstance_alu_signals` should have a snake case name
  --> src/simulator.rs:80:7
   |
80 |   pub ALUInstance_alu_signals: FIFO<BigUint>,
   |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `aluinstance_alu_signals`

warning: structure field `LSUInstance_triggered` should have a snake case name
  --> src/simulator.rs:81:7
   |
81 |   pub LSUInstance_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsuinstance_triggered`

warning: structure field `LSUInstance_event` should have a snake case name
  --> src/simulator.rs:82:7
   |
82 |   pub LSUInstance_event: VecDeque<usize>,
   |       ^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsuinstance_event`

warning: structure field `LSUInstance_lsu_signal` should have a snake case name
  --> src/simulator.rs:83:7
   |
83 |   pub LSUInstance_lsu_signal: FIFO<BigUint>,
   |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsuinstance_lsu_signal`

warning: structure field `CommiterInstance_triggered` should have a snake case name
  --> src/simulator.rs:84:7
   |
84 |   pub CommiterInstance_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `commiter_instance_triggered`

warning: structure field `CommiterInstance_event` should have a snake case name
  --> src/simulator.rs:85:7
   |
85 |   pub CommiterInstance_event: VecDeque<usize>,
   |       ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `commiter_instance_event`

warning: structure field `IsserImpl_triggered` should have a snake case name
  --> src/simulator.rs:88:7
   |
88 |   pub IsserImpl_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `isser_impl_triggered`

warning: structure field `RS_downstream_triggered` should have a snake case name
  --> src/simulator.rs:89:7
   |
89 |   pub RS_downstream_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rs_downstream_triggered`

warning: structure field `LSQ_downstream_triggered` should have a snake case name
  --> src/simulator.rs:90:7
   |
90 |   pub LSQ_downstream_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsq_downstream_triggered`

warning: structure field `MemeoryAccess_triggered` should have a snake case name
  --> src/simulator.rs:91:7
   |
91 |   pub MemeoryAccess_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `memeory_access_triggered`

warning: structure field `CDB_Arbitrator_triggered` should have a snake case name
  --> src/simulator.rs:92:7
   |
92 |   pub CDB_Arbitrator_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `cdb_arbitrator_triggered`

warning: structure field `FetcherImpl_triggered` should have a snake case name
  --> src/simulator.rs:93:7
   |
93 |   pub FetcherImpl_triggered: bool,
   |       ^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `fetcher_impl_triggered`

warning: structure field `ROB_idx_cat_valid_value` should have a snake case name
   --> src/simulator.rs:101:7
    |
101 |   pub ROB_idx_cat_valid_value: Option<u64>,
    |       ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `rob_idx_cat_valid_value`

warning: structure field `LSU_signal_cat_LSU_signal_4_value` should have a snake case name
   --> src/simulator.rs:113:7
    |
113 |   pub LSU_signal_cat_LSU_signal_4_value: Option<BigUint>,
    |       ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `lsu_signal_cat_lsu_signal_4_value`

warning: method `simulate_FetcherInstance` should have a snake case name
   --> src/simulator.rs:386:6
    |
386 |   fn simulate_FetcherInstance(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_fetcher_instance`

warning: method `simulate_IssuerInstance` should have a snake case name
   --> src/simulator.rs:397:6
    |
397 |   fn simulate_IssuerInstance(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_issuer_instance`

warning: method `simulate_Driver` should have a snake case name
   --> src/simulator.rs:411:6
    |
411 |   fn simulate_Driver(&mut self) {
    |      ^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_driver`

warning: method `simulate_ALUInstance` should have a snake case name
   --> src/simulator.rs:423:6
    |
423 |   fn simulate_ALUInstance(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_aluinstance`

warning: method `simulate_LSUInstance` should have a snake case name
   --> src/simulator.rs:435:6
    |
435 |   fn simulate_LSUInstance(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_lsuinstance`

warning: method `simulate_CommiterInstance` should have a snake case name
   --> src/simulator.rs:447:6
    |
447 |   fn simulate_CommiterInstance(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_commiter_instance`

warning: method `simulate_IsserImpl` should have a snake case name
   --> src/simulator.rs:475:6
    |
475 |   fn simulate_IsserImpl(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_isser_impl`

warning: method `simulate_RS_downstream` should have a snake case name
   --> src/simulator.rs:482:6
    |
482 |   fn simulate_RS_downstream(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_rs_downstream`

warning: method `simulate_LSQ_downstream` should have a snake case name
   --> src/simulator.rs:489:6
    |
489 |   fn simulate_LSQ_downstream(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_lsq_downstream`

warning: method `simulate_MemeoryAccess` should have a snake case name
   --> src/simulator.rs:496:6
    |
496 |   fn simulate_MemeoryAccess(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_memeory_access`

warning: method `simulate_CDB_Arbitrator` should have a snake case name
   --> src/simulator.rs:503:6
    |
503 |   fn simulate_CDB_Arbitrator(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_cdb_arbitrator`

warning: method `simulate_FetcherImpl` should have a snake case name
   --> src/simulator.rs:510:6
    |
510 |   fn simulate_FetcherImpl(&mut self) {
    |      ^^^^^^^^^^^^^^^^^^^^ help: convert the identifier to snake case: `simulate_fetcher_impl`

warning: `CPU_simulator` (bin "CPU_simulator") generated 529 warnings (run `cargo fix --bin "CPU_simulator"` to apply 39 suggestions)
    Finished `release` profile [optimized] target(s) in 3.73s
     Running `workspace/CPU/CPU_simulator/target/release/CPU_simulator`

['cargo', 'run', '--manifest-path', PosixPath('workspace/CPU/CPU_simulator/Cargo.toml'), '--release']
['cargo', 'run', '--manifest-path', PosixPath('workspace/CPU/CPU_simulator/Cargo.toml'), '--offline', '--release']
simulate output is written in /workspace/log
