$date
	Sun Jan 11 10:25:58 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ASCON_CONTROLLER $end
$var wire 3 ! xor_position [2:0] $end
$var wire 1 " xor_enable $end
$var wire 5 # state [4:0] $end
$var wire 1 $ start_perm $end
$var wire 1 % ready $end
$var wire 4 & perm_rounds [3:0] $end
$var wire 1 ' output_enable $end
$var wire 1 ( load_init $end
$var wire 3 ) init_select [2:0] $end
$var wire 1 * busy $end
$var reg 1 + ad_last $end
$var reg 1 , ad_valid $end
$var reg 1 - clk $end
$var reg 1 . data_last $end
$var reg 1 / data_valid $end
$var reg 2 0 mode [1:0] $end
$var reg 1 1 perm_done $end
$var reg 1 2 rst_n $end
$var reg 1 3 start $end
$var reg 201 4 state_name [200:0] $end
$var integer 32 5 i [31:0] $end
$var integer 32 6 test_num [31:0] $end
$scope function get_state_name $end
$var reg 5 7 s [4:0] $end
$upscope $end
$scope module dut $end
$var wire 1 + ad_last $end
$var wire 1 , ad_valid $end
$var wire 1 - clk $end
$var wire 1 . data_last $end
$var wire 1 / data_valid $end
$var wire 2 8 mode [1:0] $end
$var wire 1 1 perm_done $end
$var wire 1 2 rst_n $end
$var wire 1 3 start $end
$var parameter 5 9 AD_FINAL $end
$var parameter 5 : AD_PERM $end
$var parameter 5 ; DATA_PERM $end
$var parameter 5 < FINALIZE $end
$var parameter 5 = FINAL_PERM $end
$var parameter 5 > HASH_ABSORB $end
$var parameter 5 ? HASH_INIT $end
$var parameter 5 @ HASH_SQUEEZE $end
$var parameter 5 A IDLE $end
$var parameter 5 B INIT $end
$var parameter 3 C INIT_DOMAIN_SEP $end
$var parameter 3 D INIT_HASH_IV $end
$var parameter 3 E INIT_IV_KEY_NONCE $end
$var parameter 3 F INIT_KEY_XOR $end
$var parameter 5 G INIT_PERM $end
$var parameter 2 H MODE_DECRYPT $end
$var parameter 2 I MODE_ENCRYPT $end
$var parameter 2 J MODE_HASH $end
$var parameter 5 K OUTPUT_TAG $end
$var parameter 5 L PROCESS_AD $end
$var parameter 5 M PROCESS_DATA $end
$var parameter 5 N WAIT_PERM $end
$var reg 1 * busy $end
$var reg 1 O data_phase_done $end
$var reg 1 P has_ad $end
$var reg 3 Q init_select [2:0] $end
$var reg 1 ( load_init $end
$var reg 2 R mode_reg [1:0] $end
$var reg 5 S next_state [4:0] $end
$var reg 1 ' output_enable $end
$var reg 4 T perm_rounds [3:0] $end
$var reg 1 % ready $end
$var reg 1 $ start_perm $end
$var reg 5 U state [4:0] $end
$var reg 1 " xor_enable $end
$var reg 3 V xor_position [2:0] $end
$upscope $end
$scope task check_signal $end
$var reg 1 W actual $end
$var reg 1 X expected $end
$var reg 201 Y signal_name [200:0] $end
$upscope $end
$scope task check_state $end
$var reg 5 Z expected [4:0] $end
$var reg 201 [ msg [200:0] $end
$upscope $end
$scope task check_value $end
$var reg 32 \ actual [31:0] $end
$var reg 32 ] expected [31:0] $end
$var reg 201 ^ value_name [200:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1110 N
b110 M
b11 L
b1010 K
b10 J
b0 I
b1 H
b10 G
b10 F
b0 E
b1 D
b11 C
b1 B
b0 A
b1101 @
b1011 ?
b1100 >
b1001 =
b1000 <
b111 ;
b100 :
b101 9
$end
#0
$dumpvars
bx ^
bx ]
bx \
bx [
bx Z
bx Y
xX
xW
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
0P
0O
b0 8
bx 7
b0 6
bx 5
b1001001010001000100110001000101 4
03
02
01
b0 0
0/
0.
0-
0,
0+
0*
b0 )
0(
0'
b0 &
1%
0$
b0 #
0"
b0 !
$end
#5000
1-
#10000
0-
#15000
1-
#20000
0-
12
#25000
1-
#30000
0-
b1100010011101010111001101111001 Y
0X
0W
b1001001010001000100110001000101 [
b0 Z
b1 6
#35000
1-
#40000
0-
#45000
1-
#50000
0*
1%
b1 S
0-
13
b10 6
#55000
1(
b1001001010011100100100101010100 4
b1 #
b1 U
1*
0%
b10 S
b1 7
03
1-
#60000
0-
#65000
0(
b10010010100111001001001010101000101111101010000010001010101001001001101 4
b10 #
b10 U
b11011000110111101100001011001000101111101101001011011100110100101110100 Y
1X
1W
b1001001010011100100100101010100 [
b1 Z
b10 7
1-
#70000
0-
#75000
b1110011011101000110000101110010011101000101111101110000011001010111001001101101 Y
0W
b10010010100111001001001010101000101111101010000010001010101001001001101 [
b10 Z
1-
