/*
 *  Copyright (C) 2010-2023 Fabio Cavallo (aka FHorse)
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include <string.h>
#include "mappers.h"
#include "irqA12.h"
#include "save_slot.h"

void (*MMC3_prg_fix)(void);
void (*MMC3_prg_swap)(WORD address, WORD value);
void (*MMC3_chr_fix)(void);
void (*MMC3_chr_swap)(WORD address, WORD value);
void (*MMC3_wram_fix)(void);
void (*MMC3_wram_swap)(WORD address, WORD value);
void (*MMC3_mirroring_fix)(void);

_mmc3 mmc3;

// promemoria
//void map_init_MMC3(void) {
//	EXTCL_AFTER_MAPPER_INIT(MMC3);
//	EXTCL_CPU_WR_MEM(MMC3);
//	EXTCL_SAVE_MAPPER(MMC3);
//	EXTCL_CPU_EVERY_CYCLE(MMC3);
//	EXTCL_PPU_000_TO_34X(MMC3);
//	EXTCL_PPU_000_TO_255(MMC3);
//	EXTCL_PPU_256_TO_319(MMC3);
//	EXTCL_PPU_320_TO_34X(MMC3);
//	EXTCL_UPDATE_R2006(MMC3);
//}

void extcl_after_mapper_init_MMC3(void) {
	MMC3_prg_fix();
	MMC3_chr_fix();
	MMC3_wram_fix();
	MMC3_mirroring_fix();
}
void extcl_cpu_wr_mem_MMC3(BYTE nidx, WORD address, BYTE value) {
	switch (address & 0xE001) {
		case 0x8000: {
			const BYTE btu = mmc3.bank_to_update;

			mmc3.bank_to_update = value;

			if ((value & 0x40) != (btu & 0x40)) {
				MMC3_prg_fix();
			}
			if ((value & 0x80) != (btu & 0x80)) {
				MMC3_chr_fix();
			}
			return;
		}
		case 0x8001: {
			WORD cbase = (mmc3.bank_to_update & 0x80) << 5;

			mmc3.reg[mmc3.bank_to_update & 0x07] = value;

			switch (mmc3.bank_to_update & 0x07) {
				case 0:
					MMC3_chr_swap(cbase ^ 0x0000, value & (~1));
					MMC3_chr_swap(cbase ^ 0x0400, value | 1);
					return;
				case 1:
					MMC3_chr_swap(cbase ^ 0x0800, value & (~1));
					MMC3_chr_swap(cbase ^ 0x0C00, value | 1);
					return;
				case 2:
					MMC3_chr_swap(cbase ^ 0x1000, value);
					return;
				case 3:
					MMC3_chr_swap(cbase ^ 0x1400, value);
					return;
				case 4:
					MMC3_chr_swap(cbase ^ 0x1800, value);
					return;
				case 5:
					MMC3_chr_swap(cbase ^ 0x1C00, value);
					return;
				case 6:
					if (mmc3.bank_to_update & 0x40) {
						MMC3_prg_swap(0xC000, value);
					} else {
						MMC3_prg_swap(0x8000, value);
					}
					return;
				case 7:
					MMC3_prg_swap(0xA000, value);
					return;
			}
			return;
		}
		case 0xA000:
			mmc3.mirroring = value;
			MMC3_mirroring_fix();
			break;
		case 0xA001:
			mmc3.wram_protect = value;
			MMC3_wram_fix();
			break;
		case 0xC000:
			nes[nidx].irqA12.latch = value;
			break;
		case 0xC001:
			// in "Downtown Special - Kunio-kun no Jidaigeki Dayo Zenin Shuugou! (J)"
			// avviene uno sfarfallio dell'ultima riga dello screen perche' avviene
			// una scrittura in questo registro nel momento esatto in cui avviene un
			// clock irqA12_SB() facendo gia' caricare il counter con il nuovo latch
			// cosa che invece dovrebbe avvenire nel clock successivo.
			nes[nidx].irqA12.race.C001 = TRUE;
			nes[nidx].irqA12.race.reload = nes[nidx].irqA12.reload;
			nes[nidx].irqA12.race.counter = nes[nidx].irqA12.counter;

			nes[nidx].irqA12.reload = TRUE;
			nes[nidx].irqA12.counter = 0;
			break;
		case 0xE000:
			nes[nidx].irqA12.enable = FALSE;
			// disabilito l'IRQ dell'MMC3
			nes[nidx].c.irq.high &= ~EXT_IRQ;
			break;
		case 0xE001:
			nes[nidx].irqA12.enable = TRUE;
			break;
		default:
			return;
	}
}
BYTE extcl_save_mapper_MMC3(BYTE mode, BYTE slot, FILE *fp) {
	save_slot_ele(mode, slot, mmc3.bank_to_update);
	save_slot_ele(mode, slot, mmc3.reg);
	save_slot_ele(mode, slot, mmc3.mirroring);
	save_slot_ele(mode, slot, mmc3.wram_protect);
	return (EXIT_OK);
}
void extcl_cpu_every_cycle_MMC3(BYTE nidx) {
	if (nes[nidx].irqA12.delay && !(--nes[nidx].irqA12.delay)) {
		nes[nidx].c.irq.high |= EXT_IRQ;
	}
}
void extcl_ppu_000_to_34x_MMC3(BYTE nidx) {
	irqA12_RS(nidx);
}
void extcl_ppu_000_to_255_MMC3(BYTE nidx) {
	if (nes[nidx].p.r2001.visible) {
		irqA12_SB(nidx);
	}
}
void extcl_ppu_256_to_319_MMC3(BYTE nidx) {
	irqA12_BS(nidx);
}
void extcl_ppu_320_to_34x_MMC3(BYTE nidx) {
	irqA12_SB(nidx);
}
void extcl_update_r2006_MMC3(BYTE nidx, WORD new_r2006, WORD old_r2006) {
	irqA12_IO(nidx, new_r2006, old_r2006);
}
void extcl_irq_A12_clock_MMC3_NEC(BYTE nidx) {
	if (!nes[nidx].irqA12.counter) {
		nes[nidx].irqA12.counter = nes[nidx].irqA12.latch;
		nes[nidx].irqA12.reload = FALSE;
	} else {
		nes[nidx].irqA12.counter--;
	}
	if (!nes[nidx].irqA12.counter && nes[nidx].irqA12.enable) {
		nes[nidx].c.irq.high |= EXT_IRQ;
	}
}

void init_MMC3(BYTE reset) {
	if (reset >= HARD) {
		memset(&mmc3, 0x00, sizeof(mmc3));

		mmc3.reg[0] = 0;
		mmc3.reg[1] = 2;
		mmc3.reg[2] = 4;
		mmc3.reg[3] = 5;
		mmc3.reg[4] = 6;
		mmc3.reg[5] = 7;
		mmc3.reg[6] = 0;
		mmc3.reg[7] = 1;
	}

	mmc3.wram_protect = 0x80;
	nes[0].c.irq.high &= ~EXT_IRQ;

	MMC3_prg_fix = prg_fix_MMC3_base;
	MMC3_prg_swap = prg_swap_MMC3_base;
	MMC3_chr_fix = chr_fix_MMC3_base;
	MMC3_chr_swap = chr_swap_MMC3_base;
	MMC3_wram_fix = wram_fix_MMC3_base;
	MMC3_wram_swap = wram_swap_MMC3_base;
	MMC3_mirroring_fix = mirroring_fix_MMC3_base;
}
void prg_fix_MMC3_base(void) {
	if (mmc3.bank_to_update & 0x40) {
		MMC3_prg_swap(0x8000, ~1);
		MMC3_prg_swap(0xC000, mmc3.reg[6]);
	} else {
		MMC3_prg_swap(0x8000, mmc3.reg[6]);
		MMC3_prg_swap(0xC000, ~1);
	}
	MMC3_prg_swap(0xA000, mmc3.reg[7]);
	MMC3_prg_swap(0xE000, ~0);
}
void prg_swap_MMC3_base(WORD address, WORD value) {
	memmap_auto_8k(0, MMCPU(address), value);
}
void chr_fix_MMC3_base(void) {
	WORD cbase = (mmc3.bank_to_update & 0x80) << 5;

	MMC3_chr_swap(cbase ^ 0x0000, mmc3.reg[0] & (~1));
	MMC3_chr_swap(cbase ^ 0x0400, mmc3.reg[0] |   1);
	MMC3_chr_swap(cbase ^ 0x0800, mmc3.reg[1] & (~1));
	MMC3_chr_swap(cbase ^ 0x0C00, mmc3.reg[1] |   1);
	MMC3_chr_swap(cbase ^ 0x1000, mmc3.reg[2]);
	MMC3_chr_swap(cbase ^ 0x1400, mmc3.reg[3]);
	MMC3_chr_swap(cbase ^ 0x1800, mmc3.reg[4]);
	MMC3_chr_swap(cbase ^ 0x1C00, mmc3.reg[5]);
}
void chr_swap_MMC3_base(WORD address, WORD value) {
	memmap_auto_1k(0, MMPPU(address), value);
}
void wram_fix_MMC3_base(void) {
	MMC3_wram_swap(0x6000, 0);
}
void wram_swap_MMC3_base(WORD address, WORD value) {
	BYTE rd = (mmc3.wram_protect & 0x80) >> 7;
	BYTE wr = rd ? !(mmc3.wram_protect & 0x40) : FALSE;

	// 7  bit  0
	// ---- ----
	// RWxx xxxx
	// ||
	// |+-------- Write protection (0: allow writes; 1: deny writes)
	// +--------- Chip enable (0: disable chip; 1: enable chip)
	memmap_auto_wp_8k(0, MMCPU(address), value, rd, wr);
}
void mirroring_fix_MMC3_base(void) {
	// se e' abilitato il 4 schermi, il cambio
	// di mirroring deve essere ignorato.
	if (info.mapper.mirroring == MIRRORING_FOURSCR) {
		return;
	}
	if (mmc3.mirroring & 0x01) {
		mirroring_H(0);
	} else {
		mirroring_V(0);
	}
}
