
tmcheck -par "Lattice_Project_1_impl_1.par" 

bitgen -w "Lattice_Project_1_impl_1.udb" -f "Lattice_Project_1_impl_1.t2b" -s "C:/Users/timot/Documents/Programming/fpga-accelerator/Software/Lattice_Project_1/security_setting/Lattice_Project_1.secproj"
Loading Lattice_Project_1_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.



Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 5 secs , REAL time: 6 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.1.200.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                            3.3  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                            3.3  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.1.
 
Saving bit stream in "C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 39 secs 
Total REAL Time: 41 secs 
Peak Memory Usage: 523 MB


ibisgen "Lattice_Project_1_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/lifcl.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.1.200.1

Mon Oct  2 17:43:11 2023

Loading Lattice_Project_1_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 117.1.



Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 7 secs , REAL time: 7 secs 

Created design models.


Generating: C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\IBIS\Lattice_Project_1_impl_1.ibs


    <postMsg mid="1191031" type="Info" dynamic="0" navigation="0"  />

Generating package file:  "C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\IBIS\lifcl-40-cabga256.pkg"


backanno "Lattice_Project_1_impl_1.udb"  -o "Lattice_Project_1_impl_1_vo.vo"      -sp "7_High-Performance_1.0V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.1.200.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Final          Version 39.
Loading udb::Database ...
Design:  main
Family:  LIFCL
Device:  LIFCL-40
Package: CABGA256
Performance Grade:   7_High-Performance_1.0V
Performance Hardware Data Status:   Final          Version 117.1.



Derating parameters:
   Voltage:     1.00 V
Writing a verilog netlist based on the Lattice_Project_1_impl_1 design file.

Writing Verilog netlist to file Lattice_Project_1_impl_1_vo.vo
    <postMsg mid="35400233" type="Info" dynamic="1" navigation="0" arg0="Lattice_Project_1_impl_1_vo.vo"  />
Writing SDF timing to file Lattice_Project_1_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 7 secs 
Total REAL Time: 8 secs 
Peak Memory Usage: 342 MB
