Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  6 14:01:36 2024
| Host         : TABLET-LEUQMGK6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                186         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (434)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 186 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (434)
--------------------------------------------------
 There are 434 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.303        0.000                      0                  121        0.097        0.000                      0                  121        3.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_wizard/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          34.303        0.000                      0                  121        0.097        0.000                      0                  121       20.333        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard/inst/clk_in1
  To Clock:  clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.303ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 3.309ns (47.413%)  route 3.670ns (52.587%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 43.311 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=27, routed)          1.759     5.994    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.154     6.148 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=2, routed)           0.816     6.964    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.353     7.317 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=1, routed)           0.571     7.888    i2c_master_inst/Inst_I2C_Controller/state_reg[0]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.348     8.236 r  i2c_master_inst/Inst_I2C_Controller/state[3]_i_1/O
                         net (fo=4, routed)           0.524     8.761    i2c_master_inst/Inst_I2C_Controller/state[3]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.644    43.311    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X3Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[0]/C
                         clock pessimism              0.115    43.426    
                         clock uncertainty           -0.157    43.269    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    43.064    i2c_master_inst/Inst_I2C_Controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         43.064    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 34.303    

Slack (MET) :             34.303ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 3.309ns (47.413%)  route 3.670ns (52.587%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 43.311 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=27, routed)          1.759     5.994    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.154     6.148 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=2, routed)           0.816     6.964    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.353     7.317 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=1, routed)           0.571     7.888    i2c_master_inst/Inst_I2C_Controller/state_reg[0]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.348     8.236 r  i2c_master_inst/Inst_I2C_Controller/state[3]_i_1/O
                         net (fo=4, routed)           0.524     8.761    i2c_master_inst/Inst_I2C_Controller/state[3]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.644    43.311    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X3Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
                         clock pessimism              0.115    43.426    
                         clock uncertainty           -0.157    43.269    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    43.064    i2c_master_inst/Inst_I2C_Controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         43.064    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 34.303    

Slack (MET) :             34.340ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 3.309ns (47.675%)  route 3.632ns (52.325%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 43.309 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=27, routed)          1.759     5.994    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.154     6.148 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=2, routed)           0.816     6.964    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.353     7.317 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=1, routed)           0.571     7.888    i2c_master_inst/Inst_I2C_Controller/state_reg[0]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.348     8.236 r  i2c_master_inst/Inst_I2C_Controller/state[3]_i_1/O
                         net (fo=4, routed)           0.486     8.722    i2c_master_inst/Inst_I2C_Controller/state[3]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.642    43.309    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X1Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[2]/C
                         clock pessimism              0.115    43.424    
                         clock uncertainty           -0.157    43.267    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    43.062    i2c_master_inst/Inst_I2C_Controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         43.062    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                 34.340    

Slack (MET) :             34.468ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 2.854ns (42.319%)  route 3.890ns (57.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 43.311 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.235 f  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[5]
                         net (fo=16, routed)          2.090     6.326    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[5]
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_bits_left[3]_i_6/O
                         net (fo=3, routed)           0.658     7.108    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.232 r  i2c_master_inst/Inst_adau1761_configuration_data/state[1]_i_2/O
                         net (fo=1, routed)           0.667     7.899    i2c_master_inst/Inst_I2C_Controller/state_reg[1]_1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.152     8.051 r  i2c_master_inst/Inst_I2C_Controller/state[1]_i_1/O
                         net (fo=1, routed)           0.475     8.525    i2c_master_inst/Inst_I2C_Controller/state[1]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.644    43.311    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X3Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
                         clock pessimism              0.115    43.426    
                         clock uncertainty           -0.157    43.269    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)       -0.275    42.994    i2c_master_inst/Inst_I2C_Controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         42.994    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                 34.468    

Slack (MET) :             34.529ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.309ns (48.735%)  route 3.481ns (51.265%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 43.311 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=27, routed)          1.759     5.994    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.154     6.148 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=2, routed)           0.816     6.964    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.353     7.317 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=1, routed)           0.571     7.888    i2c_master_inst/Inst_I2C_Controller/state_reg[0]_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.348     8.236 r  i2c_master_inst/Inst_I2C_Controller/state[3]_i_1/O
                         net (fo=4, routed)           0.335     8.571    i2c_master_inst/Inst_I2C_Controller/state[3]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.644    43.311    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X2Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[3]/C
                         clock pessimism              0.115    43.426    
                         clock uncertainty           -0.157    43.269    
    SLICE_X2Y28          FDRE (Setup_fdre_C_CE)      -0.169    43.100    i2c_master_inst/Inst_I2C_Controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                         43.100    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 34.529    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 3.080ns (46.541%)  route 3.538ns (53.459%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 43.310 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[8]
                         net (fo=21, routed)          1.675     5.910    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[8]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.148     6.058 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_8/O
                         net (fo=2, routed)           0.323     6.381    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.328     6.709 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.024     7.734    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_7_n_0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.150     7.884 r  i2c_master_inst/Inst_I2C_Controller/pcnext[0]_i_1/O
                         net (fo=1, routed)           0.516     8.399    i2c_master_inst/Inst_I2C_Controller/pcnext[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.643    43.310    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X5Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/C
                         clock pessimism              0.115    43.425    
                         clock uncertainty           -0.157    43.268    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)       -0.251    43.017    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             35.021ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/skip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 2.826ns (43.485%)  route 3.673ns (56.515%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 43.312 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.235 f  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[8]
                         net (fo=21, routed)          1.709     5.945    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[8]
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.124     6.069 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[5]_i_3/O
                         net (fo=2, routed)           0.869     6.938    i2c_master_inst/Inst_adau1761_configuration_data/i2c_data[5]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.062 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_5/O
                         net (fo=1, routed)           1.094     8.156    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_5_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.280 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_1/O
                         net (fo=1, routed)           0.000     8.280    i2c_master_inst/Inst_I2C_Controller/skip_reg_2
    SLICE_X3Y29          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.645    43.312    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X3Y29          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/C
                         clock pessimism              0.115    43.427    
                         clock uncertainty           -0.157    43.270    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031    43.301    i2c_master_inst/Inst_I2C_Controller/skip_reg
  -------------------------------------------------------------------
                         required time                         43.301    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 35.021    

Slack (MET) :             35.049ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 3.054ns (47.199%)  route 3.417ns (52.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 43.230 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[8]
                         net (fo=21, routed)          1.675     5.910    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[8]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.148     6.058 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_8/O
                         net (fo=2, routed)           0.323     6.381    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.328     6.709 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.419     8.128    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_7_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  i2c_master_inst/Inst_I2C_Controller/pcnext[6]_i_1/O
                         net (fo=1, routed)           0.000     8.252    i2c_master_inst/Inst_I2C_Controller/pcnext[6]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.563    43.230    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/C
                         clock pessimism              0.151    43.381    
                         clock uncertainty           -0.157    43.224    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.077    43.301    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         43.301    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                 35.049    

Slack (MET) :             35.063ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 3.054ns (47.272%)  route 3.407ns (52.728%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 43.230 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[8]
                         net (fo=21, routed)          1.675     5.910    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[8]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.148     6.058 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_8/O
                         net (fo=2, routed)           0.323     6.381    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.328     6.709 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.409     8.118    i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_7_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.124     8.242 r  i2c_master_inst/Inst_I2C_Controller/pcnext[8]_i_1/O
                         net (fo=1, routed)           0.000     8.242    i2c_master_inst/Inst_I2C_Controller/pcnext[8]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.563    43.230    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/C
                         clock pessimism              0.151    43.381    
                         clock uncertainty           -0.157    43.224    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.081    43.305    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]
  -------------------------------------------------------------------
                         required time                         43.305    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 35.063    

Slack (MET) :             35.068ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.826ns (44.803%)  route 3.482ns (55.197%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 43.230 - 41.667 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.781     1.781    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.235 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=27, routed)          1.759     5.994    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.118 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.669     6.788    i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.124     6.912 r  i2c_master_inst/Inst_adau1761_configuration_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.282     7.194    i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.318 r  i2c_master_inst/Inst_I2C_Controller/pcnext[9]_i_1/O
                         net (fo=11, routed)          0.771     8.089    i2c_master_inst/Inst_adau1761_configuration_data/pwropt
    SLICE_X9Y27          FDCE                                         r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.563    43.230    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    SLICE_X9Y27          FDCE                                         r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.151    43.381    
                         clock uncertainty           -0.157    43.224    
    SLICE_X9Y27          FDCE (Setup_fdce_C_D)       -0.067    43.157    i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         43.157    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                 35.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.710%)  route 0.173ns (51.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584     0.584    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.748 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/Q
                         net (fo=3, routed)           0.173     0.920    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[7]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.640    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.823    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.441%)  route 0.144ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584     0.584    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    SLICE_X9Y27          FDCE                                         r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     0.725 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     0.869    i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_sig_1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.640    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.736    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.197%)  route 0.216ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584     0.584    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.748 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/Q
                         net (fo=2, routed)           0.216     0.963    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[9]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.640    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.823    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.461%)  route 0.232ns (58.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584     0.584    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.748 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/Q
                         net (fo=3, routed)           0.232     0.979    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[8]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.640    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.823    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.553%)  route 0.256ns (64.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X7Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.754 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/Q
                         net (fo=7, routed)           0.256     1.009    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[1]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.233     0.660    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.843    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.361%)  route 0.242ns (59.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.584     0.584    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X8Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     0.748 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/Q
                         net (fo=4, routed)           0.242     0.990    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[6]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.640    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.823    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X0Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     0.777 r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/Q
                         net (fo=8, routed)           0.107     0.884    i2c_master_inst/Inst_I2C_Controller/bitcount[5]
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.045     0.929 r  i2c_master_inst/Inst_I2C_Controller/bitcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.929    i2c_master_inst/Inst_I2C_Controller/bitcount[6]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.881     0.881    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X1Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/C
                         clock pessimism             -0.255     0.626    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091     0.717    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.362%)  route 0.309ns (68.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X5Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.754 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/Q
                         net (fo=5, routed)           0.309     1.062    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[3]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.233     0.660    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.843    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.334%)  route 0.268ns (67.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X5Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.128     0.741 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[0]/Q
                         net (fo=8, routed)           0.268     1.008    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[0]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.233     0.660    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     0.789    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.313%)  route 0.309ns (68.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X5Y28          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.754 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/Q
                         net (fo=3, routed)           0.309     1.063    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_9[5]
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.893     0.893    i2c_master_inst/Inst_adau1761_configuration_data/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.233     0.660    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.843    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y10     i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X3Y29      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y28      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X2Y27      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y28      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y29      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y29      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y28      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y28      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y27      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y27      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y29      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X3Y29      i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y26      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y28      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y28      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y27      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X2Y27      i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           435 Endpoints
Min Delay           435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter_inst/sd_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AC_GPIO0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 4.009ns (63.960%)  route 2.259ns (36.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  transmitter_inst/sd_out_reg/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter_inst/sd_out_reg/Q
                         net (fo=1, routed)           2.259     2.715    AC_GPIO0_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         3.553     6.268 r  AC_GPIO0_OBUF_inst/O
                         net (fo=0)                   0.000     6.268    AC_GPIO0
    Y8                                                                r  AC_GPIO0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 1.619ns (27.834%)  route 4.197ns (72.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          2.177     5.816    transmitter_inst/SR[0]
    SLICE_X9Y44          FDRE                                         r  transmitter_inst/shift_register_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 1.619ns (27.834%)  route 4.197ns (72.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          2.177     5.816    transmitter_inst/SR[0]
    SLICE_X9Y44          FDRE                                         r  transmitter_inst/shift_register_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 1.619ns (27.834%)  route 4.197ns (72.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          2.177     5.816    transmitter_inst/SR[0]
    SLICE_X9Y44          FDRE                                         r  transmitter_inst/shift_register_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 1.619ns (27.834%)  route 4.197ns (72.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          2.177     5.816    transmitter_inst/SR[0]
    SLICE_X9Y44          FDRE                                         r  transmitter_inst/shift_register_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            transmitter_inst/shift_register_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 1.619ns (29.419%)  route 3.884ns (70.581%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          1.863     5.502    transmitter_inst/SR[0]
    SLICE_X11Y44         FDRE                                         r  transmitter_inst/shift_register_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 1.619ns (30.235%)  route 3.735ns (69.765%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          1.715     5.354    receiver_inst/SR[0]
    SLICE_X11Y43         FDRE                                         r  receiver_inst/shift_register_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 1.619ns (30.235%)  route 3.735ns (69.765%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          1.715     5.354    receiver_inst/SR[0]
    SLICE_X11Y43         FDRE                                         r  receiver_inst/shift_register_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 1.619ns (30.235%)  route 3.735ns (69.765%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          1.715     5.354    receiver_inst/SR[0]
    SLICE_X11Y43         FDRE                                         r  receiver_inst/shift_register_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AC_GPIO2
                            (input port)
  Destination:            receiver_inst/shift_register_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 1.619ns (30.235%)  route 3.735ns (69.765%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  AC_GPIO2 (IN)
                         net (fo=0)                   0.000     0.000    AC_GPIO2
    AA6                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  AC_GPIO2_IBUF_inst/O
                         net (fo=12, routed)          2.020     3.515    receiver_inst/AC_GPIO2_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     3.639 r  receiver_inst/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=70, routed)          1.715     5.354    receiver_inst/SR[0]
    SLICE_X11Y43         FDRE                                         r  receiver_inst/shift_register_reg[13]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver_inst/shift_register_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver_inst/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.148ns (67.499%)  route 0.071ns (32.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  receiver_inst/shift_register_reg[1]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  receiver_inst/shift_register_reg[1]/Q
                         net (fo=3, routed)           0.071     0.219    receiver_inst/shift_register_reg_n_0_[1]
    SLICE_X2Y42          FDRE                                         r  receiver_inst/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[23]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_right_reg[23]/Q
                         net (fo=1, routed)           0.104     0.232    processor_inst/audio_right_out_reg[27]_1[23]
    SLICE_X4Y42          FDRE                                         r  processor_inst/audio_right_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[8]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_right_reg[8]/Q
                         net (fo=1, routed)           0.105     0.233    processor_inst/audio_right_out_reg[27]_1[8]
    SLICE_X6Y44          FDRE                                         r  processor_inst/audio_right_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[4]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/audio_right_reg[4]/Q
                         net (fo=1, routed)           0.099     0.240    processor_inst/audio_right_out_reg[27]_1[4]
    SLICE_X6Y44          FDRE                                         r  processor_inst/audio_right_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[27]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/audio_right_reg[27]/Q
                         net (fo=1, routed)           0.099     0.240    processor_inst/audio_right_out_reg[27]_1[27]
    SLICE_X6Y45          FDRE                                         r  processor_inst/audio_right_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[3]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/audio_right_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    processor_inst/audio_right_out_reg[27]_1[3]
    SLICE_X4Y45          FDRE                                         r  processor_inst/audio_right_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_left_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_left_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE                         0.000     0.000 r  receiver_inst/audio_left_reg[12]/C
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/audio_left_reg[12]/Q
                         net (fo=1, routed)           0.112     0.253    processor_inst/audio_left_out_reg[27]_0[12]
    SLICE_X8Y44          FDRE                                         r  processor_inst/audio_left_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_left_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_left_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.148ns (58.356%)  route 0.106ns (41.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  receiver_inst/audio_left_reg[7]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  receiver_inst/audio_left_reg[7]/Q
                         net (fo=1, routed)           0.106     0.254    processor_inst/audio_left_out_reg[27]_0[7]
    SLICE_X6Y44          FDRE                                         r  processor_inst/audio_left_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_left_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_left_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.144%)  route 0.115ns (44.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE                         0.000     0.000 r  receiver_inst/audio_left_reg[18]/C
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/audio_left_reg[18]/Q
                         net (fo=1, routed)           0.115     0.256    processor_inst/audio_left_out_reg[27]_0[18]
    SLICE_X8Y42          FDRE                                         r  processor_inst/audio_left_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/shift_register_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver_inst/audio_right_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.806%)  route 0.129ns (50.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE                         0.000     0.000 r  receiver_inst/shift_register_reg[16]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/shift_register_reg[16]/Q
                         net (fo=3, routed)           0.129     0.257    receiver_inst/shift_register_reg_n_0_[16]
    SLICE_X10Y43         FDRE                                         r  receiver_inst/audio_right_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 3.660ns (42.188%)  route 5.015ns (57.812%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.833 f  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803    22.636    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    18.843 f  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    20.732    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.833 f  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          3.126    23.959    AC_MCLK_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         3.559    27.518 f  AC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    27.518    AC_MCLK
    AB2                                                               f  AC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.069ns (68.040%)  route 1.911ns (31.960%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.818     1.818    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X0Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.518     2.336 f  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/Q
                         net (fo=1, routed)           1.911     4.247    i_i2s_sda_obuf/T
    AB5                  OBUFT (TriStatE_obuft_T_O)
                                                      3.551     7.798 r  i_i2s_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     7.798    AC_SDA
    AB5                                                               r  AC_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 3.992ns (67.080%)  route 1.959ns (32.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.817     1.817    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X1Y26          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     2.273 r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/Q
                         net (fo=1, routed)           1.959     4.232    AC_SCK_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         3.536     7.769 r  AC_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.769    AC_SCK
    AB4                                                               r  AC_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.285ns (49.765%)  route 1.297ns (50.235%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.768     0.768    AC_MCLK_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         1.259     2.028 r  AC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.028    AC_MCLK
    AB2                                                               r  AC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 0.988ns (57.803%)  route 0.721ns (42.197%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.613     0.613    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X0Y27          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     0.777 r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/Q
                         net (fo=1, routed)           0.721     1.498    i_i2s_sda_obuf/T
    AB5                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.322 r  i_i2s_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.322    AC_SDA
    AB5                                                               r  AC_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.378ns (74.681%)  route 0.467ns (25.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.611     0.611    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X1Y26          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.752 r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/Q
                         net (fo=1, routed)           0.467     1.219    AC_SCK_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         1.237     2.456 r  AC_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.456    AC_SCK
    AB4                                                               r  AC_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.803    26.803    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    23.010 f  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    24.899    clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    25.000 f  clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    26.803    clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.595     0.595    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_SDA
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.087ns  (logic 1.605ns (51.977%)  route 1.483ns (48.023%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  AC_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_i2s_sda_obuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_i2s_sda_obuf/IBUF/O
                         net (fo=1, routed)           1.483     2.963    i2c_master_inst/Inst_I2C_Controller/i2c_sda_i
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.124     3.087 r  i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1/O
                         net (fo=1, routed)           0.000     3.087    i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.609     1.609    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          1.641     1.641    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X2Y26          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_SDA
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.294ns (33.468%)  route 0.584ns (66.532%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  AC_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_i2s_sda_obuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_i2s_sda_obuf/IBUF/O
                         net (fo=1, routed)           0.584     0.832    i2c_master_inst/Inst_I2C_Controller/i2c_sda_i
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.877 r  i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.877    i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=59, routed)          0.878     0.878    i2c_master_inst/Inst_I2C_Controller/clk_out1
    SLICE_X2Y26          FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C





